
Robot_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3dc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  0800c56c  0800c56c  0000d56c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c6a8  0800c6a8  0000e090  2**0
                  CONTENTS
  4 .ARM          00000008  0800c6a8  0800c6a8  0000d6a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c6b0  0800c6b0  0000e090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c6b0  0800c6b0  0000d6b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c6b4  0800c6b4  0000d6b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800c6b8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e090  2**0
                  CONTENTS
 10 .bss          00005018  20000090  20000090  0000e090  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200050a8  200050a8  0000e090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f78a  00000000  00000000  0000e0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004cb2  00000000  00000000  0002d84a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a58  00000000  00000000  00032500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001487  00000000  00000000  00033f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027d6a  00000000  00000000  000353df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020fb2  00000000  00000000  0005d149  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db041  00000000  00000000  0007e0fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015913c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000071ec  00000000  00000000  00159180  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000047  00000000  00000000  0016036c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c554 	.word	0x0800c554

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	0800c554 	.word	0x0800c554

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b96a 	b.w	80004bc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	460c      	mov	r4, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14e      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020c:	4694      	mov	ip, r2
 800020e:	458c      	cmp	ip, r1
 8000210:	4686      	mov	lr, r0
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	d962      	bls.n	80002de <__udivmoddi4+0xde>
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0320 	rsb	r3, r2, #32
 800021e:	4091      	lsls	r1, r2
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	fa0c fc02 	lsl.w	ip, ip, r2
 8000228:	4319      	orrs	r1, r3
 800022a:	fa00 fe02 	lsl.w	lr, r0, r2
 800022e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000232:	fa1f f68c 	uxth.w	r6, ip
 8000236:	fbb1 f4f7 	udiv	r4, r1, r7
 800023a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023e:	fb07 1114 	mls	r1, r7, r4, r1
 8000242:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000246:	fb04 f106 	mul.w	r1, r4, r6
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f104 30ff 	add.w	r0, r4, #4294967295
 8000256:	f080 8112 	bcs.w	800047e <__udivmoddi4+0x27e>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 810f 	bls.w	800047e <__udivmoddi4+0x27e>
 8000260:	3c02      	subs	r4, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a59      	subs	r1, r3, r1
 8000266:	fa1f f38e 	uxth.w	r3, lr
 800026a:	fbb1 f0f7 	udiv	r0, r1, r7
 800026e:	fb07 1110 	mls	r1, r7, r0, r1
 8000272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000276:	fb00 f606 	mul.w	r6, r0, r6
 800027a:	429e      	cmp	r6, r3
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x94>
 800027e:	eb1c 0303 	adds.w	r3, ip, r3
 8000282:	f100 31ff 	add.w	r1, r0, #4294967295
 8000286:	f080 80fc 	bcs.w	8000482 <__udivmoddi4+0x282>
 800028a:	429e      	cmp	r6, r3
 800028c:	f240 80f9 	bls.w	8000482 <__udivmoddi4+0x282>
 8000290:	4463      	add	r3, ip
 8000292:	3802      	subs	r0, #2
 8000294:	1b9b      	subs	r3, r3, r6
 8000296:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa6>
 800029e:	40d3      	lsrs	r3, r2
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xba>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb4>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x150>
 80002c2:	42a3      	cmp	r3, r4
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xcc>
 80002c6:	4290      	cmp	r0, r2
 80002c8:	f0c0 80f0 	bcc.w	80004ac <__udivmoddi4+0x2ac>
 80002cc:	1a86      	subs	r6, r0, r2
 80002ce:	eb64 0303 	sbc.w	r3, r4, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	2d00      	cmp	r5, #0
 80002d6:	d0e6      	beq.n	80002a6 <__udivmoddi4+0xa6>
 80002d8:	e9c5 6300 	strd	r6, r3, [r5]
 80002dc:	e7e3      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002de:	2a00      	cmp	r2, #0
 80002e0:	f040 8090 	bne.w	8000404 <__udivmoddi4+0x204>
 80002e4:	eba1 040c 	sub.w	r4, r1, ip
 80002e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ec:	fa1f f78c 	uxth.w	r7, ip
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fa:	fb08 4416 	mls	r4, r8, r6, r4
 80002fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000302:	fb07 f006 	mul.w	r0, r7, r6
 8000306:	4298      	cmp	r0, r3
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x11c>
 800030a:	eb1c 0303 	adds.w	r3, ip, r3
 800030e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x11a>
 8000314:	4298      	cmp	r0, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 800031a:	4626      	mov	r6, r4
 800031c:	1a1c      	subs	r4, r3, r0
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	fbb4 f0f8 	udiv	r0, r4, r8
 8000326:	fb08 4410 	mls	r4, r8, r0, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb00 f707 	mul.w	r7, r0, r7
 8000332:	429f      	cmp	r7, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x148>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f100 34ff 	add.w	r4, r0, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x146>
 8000340:	429f      	cmp	r7, r3
 8000342:	f200 80b0 	bhi.w	80004a6 <__udivmoddi4+0x2a6>
 8000346:	4620      	mov	r0, r4
 8000348:	1bdb      	subs	r3, r3, r7
 800034a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x9c>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000360:	fa04 f301 	lsl.w	r3, r4, r1
 8000364:	ea43 030c 	orr.w	r3, r3, ip
 8000368:	40f4      	lsrs	r4, r6
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	0c38      	lsrs	r0, r7, #16
 8000370:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000374:	fbb4 fef0 	udiv	lr, r4, r0
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	fb00 441e 	mls	r4, r0, lr, r4
 8000380:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000384:	fb0e f90c 	mul.w	r9, lr, ip
 8000388:	45a1      	cmp	r9, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d90a      	bls.n	80003a6 <__udivmoddi4+0x1a6>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000396:	f080 8084 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f240 8081 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 80003a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a4:	443c      	add	r4, r7
 80003a6:	eba4 0409 	sub.w	r4, r4, r9
 80003aa:	fa1f f983 	uxth.w	r9, r3
 80003ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b2:	fb00 4413 	mls	r4, r0, r3, r4
 80003b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d907      	bls.n	80003d2 <__udivmoddi4+0x1d2>
 80003c2:	193c      	adds	r4, r7, r4
 80003c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c8:	d267      	bcs.n	800049a <__udivmoddi4+0x29a>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d965      	bls.n	800049a <__udivmoddi4+0x29a>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d6:	fba0 9302 	umull	r9, r3, r0, r2
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	429c      	cmp	r4, r3
 80003e0:	46ce      	mov	lr, r9
 80003e2:	469c      	mov	ip, r3
 80003e4:	d351      	bcc.n	800048a <__udivmoddi4+0x28a>
 80003e6:	d04e      	beq.n	8000486 <__udivmoddi4+0x286>
 80003e8:	b155      	cbz	r5, 8000400 <__udivmoddi4+0x200>
 80003ea:	ebb8 030e 	subs.w	r3, r8, lr
 80003ee:	eb64 040c 	sbc.w	r4, r4, ip
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	40cb      	lsrs	r3, r1
 80003f8:	431e      	orrs	r6, r3
 80003fa:	40cc      	lsrs	r4, r1
 80003fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	e750      	b.n	80002a6 <__udivmoddi4+0xa6>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f103 	lsr.w	r1, r0, r3
 800040c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000410:	fa24 f303 	lsr.w	r3, r4, r3
 8000414:	4094      	lsls	r4, r2
 8000416:	430c      	orrs	r4, r1
 8000418:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800041c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000420:	fa1f f78c 	uxth.w	r7, ip
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3110 	mls	r1, r8, r0, r3
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000432:	fb00 f107 	mul.w	r1, r0, r7
 8000436:	4299      	cmp	r1, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x24c>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000442:	d22c      	bcs.n	800049e <__udivmoddi4+0x29e>
 8000444:	4299      	cmp	r1, r3
 8000446:	d92a      	bls.n	800049e <__udivmoddi4+0x29e>
 8000448:	3802      	subs	r0, #2
 800044a:	4463      	add	r3, ip
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb3 f1f8 	udiv	r1, r3, r8
 8000454:	fb08 3311 	mls	r3, r8, r1, r3
 8000458:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800045c:	fb01 f307 	mul.w	r3, r1, r7
 8000460:	42a3      	cmp	r3, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x276>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f101 36ff 	add.w	r6, r1, #4294967295
 800046c:	d213      	bcs.n	8000496 <__udivmoddi4+0x296>
 800046e:	42a3      	cmp	r3, r4
 8000470:	d911      	bls.n	8000496 <__udivmoddi4+0x296>
 8000472:	3902      	subs	r1, #2
 8000474:	4464      	add	r4, ip
 8000476:	1ae4      	subs	r4, r4, r3
 8000478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800047c:	e739      	b.n	80002f2 <__udivmoddi4+0xf2>
 800047e:	4604      	mov	r4, r0
 8000480:	e6f0      	b.n	8000264 <__udivmoddi4+0x64>
 8000482:	4608      	mov	r0, r1
 8000484:	e706      	b.n	8000294 <__udivmoddi4+0x94>
 8000486:	45c8      	cmp	r8, r9
 8000488:	d2ae      	bcs.n	80003e8 <__udivmoddi4+0x1e8>
 800048a:	ebb9 0e02 	subs.w	lr, r9, r2
 800048e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000492:	3801      	subs	r0, #1
 8000494:	e7a8      	b.n	80003e8 <__udivmoddi4+0x1e8>
 8000496:	4631      	mov	r1, r6
 8000498:	e7ed      	b.n	8000476 <__udivmoddi4+0x276>
 800049a:	4603      	mov	r3, r0
 800049c:	e799      	b.n	80003d2 <__udivmoddi4+0x1d2>
 800049e:	4630      	mov	r0, r6
 80004a0:	e7d4      	b.n	800044c <__udivmoddi4+0x24c>
 80004a2:	46d6      	mov	lr, sl
 80004a4:	e77f      	b.n	80003a6 <__udivmoddi4+0x1a6>
 80004a6:	4463      	add	r3, ip
 80004a8:	3802      	subs	r0, #2
 80004aa:	e74d      	b.n	8000348 <__udivmoddi4+0x148>
 80004ac:	4606      	mov	r6, r0
 80004ae:	4623      	mov	r3, r4
 80004b0:	4608      	mov	r0, r1
 80004b2:	e70f      	b.n	80002d4 <__udivmoddi4+0xd4>
 80004b4:	3e02      	subs	r6, #2
 80004b6:	4463      	add	r3, ip
 80004b8:	e730      	b.n	800031c <__udivmoddi4+0x11c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>:

class STEP {
private :
	Resolution x;
	GPIO_TypeDef* ports[3];
	inline void write_pin(GPIO_TypeDef* port, uint8_t pin, bool val)
 80004c0:	b480      	push	{r7}
 80004c2:	b085      	sub	sp, #20
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	60f8      	str	r0, [r7, #12]
 80004c8:	60b9      	str	r1, [r7, #8]
 80004ca:	4611      	mov	r1, r2
 80004cc:	461a      	mov	r2, r3
 80004ce:	460b      	mov	r3, r1
 80004d0:	71fb      	strb	r3, [r7, #7]
 80004d2:	4613      	mov	r3, r2
 80004d4:	71bb      	strb	r3, [r7, #6]
	{
	    port->BSRR = val ? (1U << pin) : (1U << (pin + 16));
 80004d6:	79bb      	ldrb	r3, [r7, #6]
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d004      	beq.n	80004e6 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb+0x26>
 80004dc:	79fb      	ldrb	r3, [r7, #7]
 80004de:	2201      	movs	r2, #1
 80004e0:	fa02 f303 	lsl.w	r3, r2, r3
 80004e4:	e004      	b.n	80004f0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb+0x30>
 80004e6:	79fb      	ldrb	r3, [r7, #7]
 80004e8:	3310      	adds	r3, #16
 80004ea:	2201      	movs	r2, #1
 80004ec:	fa02 f303 	lsl.w	r3, r2, r3
 80004f0:	68ba      	ldr	r2, [r7, #8]
 80004f2:	6193      	str	r3, [r2, #24]
	}
 80004f4:	bf00      	nop
 80004f6:	3714      	adds	r7, #20
 80004f8:	46bd      	mov	sp, r7
 80004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fe:	4770      	bx	lr

08000500 <_ZN4STEP17update_ResolutionEv>:

	inline void update_Resolution()
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
	{
	    write_pin(ports[0], x.P0, x.M0);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	6859      	ldr	r1, [r3, #4]
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8000514:	b2db      	uxtb	r3, r3
 8000516:	461a      	mov	r2, r3
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	f003 0301 	and.w	r3, r3, #1
 8000520:	b2db      	uxtb	r3, r3
 8000522:	2b00      	cmp	r3, #0
 8000524:	bf14      	ite	ne
 8000526:	2301      	movne	r3, #1
 8000528:	2300      	moveq	r3, #0
 800052a:	b2db      	uxtb	r3, r3
 800052c:	6878      	ldr	r0, [r7, #4]
 800052e:	f7ff ffc7 	bl	80004c0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>
	    write_pin(ports[1], x.P1, x.M1);
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	6899      	ldr	r1, [r3, #8]
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	785b      	ldrb	r3, [r3, #1]
 800053a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800053e:	b2db      	uxtb	r3, r3
 8000540:	461a      	mov	r2, r3
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	f003 0302 	and.w	r3, r3, #2
 800054a:	b2db      	uxtb	r3, r3
 800054c:	2b00      	cmp	r3, #0
 800054e:	bf14      	ite	ne
 8000550:	2301      	movne	r3, #1
 8000552:	2300      	moveq	r3, #0
 8000554:	b2db      	uxtb	r3, r3
 8000556:	6878      	ldr	r0, [r7, #4]
 8000558:	f7ff ffb2 	bl	80004c0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>
	    write_pin(ports[2], x.P2, x.M2);
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	68d9      	ldr	r1, [r3, #12]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	785b      	ldrb	r3, [r3, #1]
 8000564:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000568:	b2db      	uxtb	r3, r3
 800056a:	461a      	mov	r2, r3
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	f003 0304 	and.w	r3, r3, #4
 8000574:	b2db      	uxtb	r3, r3
 8000576:	2b00      	cmp	r3, #0
 8000578:	bf14      	ite	ne
 800057a:	2301      	movne	r3, #1
 800057c:	2300      	moveq	r3, #0
 800057e:	b2db      	uxtb	r3, r3
 8000580:	6878      	ldr	r0, [r7, #4]
 8000582:	f7ff ff9d 	bl	80004c0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>
	}
 8000586:	bf00      	nop
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}

0800058e <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>:
    uint32_t getPosition();
    friend void Sensor_AS5600_RTOS();


public:
	STEP(uint8_t M0, uint8_t M1, uint8_t M2,
 800058e:	b580      	push	{r7, lr}
 8000590:	b082      	sub	sp, #8
 8000592:	af00      	add	r7, sp, #0
 8000594:	6078      	str	r0, [r7, #4]
 8000596:	4608      	mov	r0, r1
 8000598:	4611      	mov	r1, r2
 800059a:	461a      	mov	r2, r3
 800059c:	4603      	mov	r3, r0
 800059e:	70fb      	strb	r3, [r7, #3]
 80005a0:	460b      	mov	r3, r1
 80005a2:	70bb      	strb	r3, [r7, #2]
 80005a4:	4613      	mov	r3, r2
 80005a6:	707b      	strb	r3, [r7, #1]
	         uint8_t pin0, GPIO_TypeDef* port0,
	         uint8_t pin1, GPIO_TypeDef* port1,
	         uint8_t pin2, GPIO_TypeDef* port2,
	         uint16_t step_pin, GPIO_TypeDef* step_port,
	         uint16_t dir_pin, GPIO_TypeDef* dir_port)
	        : _step_port(step_port), _step_pin(step_pin),
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80005ac:	611a      	str	r2, [r3, #16]
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80005b2:	829a      	strh	r2, [r3, #20]
	          _dir_port(dir_port), _dir_pin(dir_pin), step_state(0)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80005b8:	619a      	str	r2, [r3, #24]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80005be:	839a      	strh	r2, [r3, #28]
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	2200      	movs	r2, #0
 80005c4:	621a      	str	r2, [r3, #32]
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	2200      	movs	r2, #0
 80005ca:	625a      	str	r2, [r3, #36]	@ 0x24
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	2200      	movs	r2, #0
 80005d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	2200      	movs	r2, #0
 80005d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	2200      	movs	r2, #0
 80005de:	639a      	str	r2, [r3, #56]	@ 0x38
	  {
        x.M0 = M0;
 80005e0:	78fb      	ldrb	r3, [r7, #3]
 80005e2:	f003 0301 	and.w	r3, r3, #1
 80005e6:	b2d9      	uxtb	r1, r3
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	7813      	ldrb	r3, [r2, #0]
 80005ec:	f361 0300 	bfi	r3, r1, #0, #1
 80005f0:	7013      	strb	r3, [r2, #0]
        x.M1 = M1;
 80005f2:	78bb      	ldrb	r3, [r7, #2]
 80005f4:	f003 0301 	and.w	r3, r3, #1
 80005f8:	b2d9      	uxtb	r1, r3
 80005fa:	687a      	ldr	r2, [r7, #4]
 80005fc:	7813      	ldrb	r3, [r2, #0]
 80005fe:	f361 0341 	bfi	r3, r1, #1, #1
 8000602:	7013      	strb	r3, [r2, #0]
        x.M2 = M2;
 8000604:	787b      	ldrb	r3, [r7, #1]
 8000606:	f003 0301 	and.w	r3, r3, #1
 800060a:	b2d9      	uxtb	r1, r3
 800060c:	687a      	ldr	r2, [r7, #4]
 800060e:	7813      	ldrb	r3, [r2, #0]
 8000610:	f361 0382 	bfi	r3, r1, #2, #1
 8000614:	7013      	strb	r3, [r2, #0]

        x.P0= pin0;
 8000616:	7c3b      	ldrb	r3, [r7, #16]
 8000618:	f003 030f 	and.w	r3, r3, #15
 800061c:	b2d9      	uxtb	r1, r3
 800061e:	687a      	ldr	r2, [r7, #4]
 8000620:	7813      	ldrb	r3, [r2, #0]
 8000622:	f361 03c6 	bfi	r3, r1, #3, #4
 8000626:	7013      	strb	r3, [r2, #0]
        x.P1 = pin1;
 8000628:	7e3b      	ldrb	r3, [r7, #24]
 800062a:	f003 030f 	and.w	r3, r3, #15
 800062e:	b2d9      	uxtb	r1, r3
 8000630:	687a      	ldr	r2, [r7, #4]
 8000632:	7853      	ldrb	r3, [r2, #1]
 8000634:	f361 0303 	bfi	r3, r1, #0, #4
 8000638:	7053      	strb	r3, [r2, #1]
        x.P2 = pin2;
 800063a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800063e:	f003 030f 	and.w	r3, r3, #15
 8000642:	b2d9      	uxtb	r1, r3
 8000644:	687a      	ldr	r2, [r7, #4]
 8000646:	7853      	ldrb	r3, [r2, #1]
 8000648:	f361 1307 	bfi	r3, r1, #4, #4
 800064c:	7053      	strb	r3, [r2, #1]

        ports[0] = port0;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	697a      	ldr	r2, [r7, #20]
 8000652:	605a      	str	r2, [r3, #4]
        ports[1] = port1;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	69fa      	ldr	r2, [r7, #28]
 8000658:	609a      	str	r2, [r3, #8]
        ports[2] = port2;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800065e:	60da      	str	r2, [r3, #12]

        update_Resolution();
 8000660:	6878      	ldr	r0, [r7, #4]
 8000662:	f7ff ff4d 	bl	8000500 <_ZN4STEP17update_ResolutionEv>
    }
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4618      	mov	r0, r3
 800066a:	3708      	adds	r7, #8
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}

08000670 <_Z18pos_state_to_arrayyPh>:
uint64_t pos_e=0;

uint8_t pos_dbg[64];

void pos_state_to_array(uint64_t state, uint8_t *arr)
{
 8000670:	b4f0      	push	{r4, r5, r6, r7}
 8000672:	b086      	sub	sp, #24
 8000674:	af00      	add	r7, sp, #0
 8000676:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800067a:	607a      	str	r2, [r7, #4]
    for (uint8_t i = 0; i < 64; i++)
 800067c:	2300      	movs	r3, #0
 800067e:	75fb      	strb	r3, [r7, #23]
 8000680:	e01b      	b.n	80006ba <_Z18pos_state_to_arrayyPh+0x4a>
    {
        arr[i] = (state >> i) & 0x01;
 8000682:	7df9      	ldrb	r1, [r7, #23]
 8000684:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000688:	f1c1 0620 	rsb	r6, r1, #32
 800068c:	f1a1 0020 	sub.w	r0, r1, #32
 8000690:	fa22 f401 	lsr.w	r4, r2, r1
 8000694:	fa03 f606 	lsl.w	r6, r3, r6
 8000698:	4334      	orrs	r4, r6
 800069a:	fa23 f000 	lsr.w	r0, r3, r0
 800069e:	4304      	orrs	r4, r0
 80006a0:	fa23 f501 	lsr.w	r5, r3, r1
 80006a4:	b2e2      	uxtb	r2, r4
 80006a6:	7dfb      	ldrb	r3, [r7, #23]
 80006a8:	6879      	ldr	r1, [r7, #4]
 80006aa:	440b      	add	r3, r1
 80006ac:	f002 0201 	and.w	r2, r2, #1
 80006b0:	b2d2      	uxtb	r2, r2
 80006b2:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 64; i++)
 80006b4:	7dfb      	ldrb	r3, [r7, #23]
 80006b6:	3301      	adds	r3, #1
 80006b8:	75fb      	strb	r3, [r7, #23]
 80006ba:	7dfb      	ldrb	r3, [r7, #23]
 80006bc:	2b3f      	cmp	r3, #63	@ 0x3f
 80006be:	d9e0      	bls.n	8000682 <_Z18pos_state_to_arrayyPh+0x12>
    }
}
 80006c0:	bf00      	nop
 80006c2:	bf00      	nop
 80006c4:	3718      	adds	r7, #24
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bcf0      	pop	{r4, r5, r6, r7}
 80006ca:	4770      	bx	lr

080006cc <HAL_UARTEx_RxEventCallback>:




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
 80006d4:	460b      	mov	r3, r1
 80006d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
  if (huart->Instance==USART3){
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a1a      	ldr	r2, [pc, #104]	@ (8000748 <HAL_UARTEx_RxEventCallback+0x7c>)
 80006de:	4293      	cmp	r3, r2
 80006e0:	d12e      	bne.n	8000740 <HAL_UARTEx_RxEventCallback+0x74>
	  memset(data,'0',64);
 80006e2:	2240      	movs	r2, #64	@ 0x40
 80006e4:	2130      	movs	r1, #48	@ 0x30
 80006e6:	4819      	ldr	r0, [pc, #100]	@ (800074c <HAL_UARTEx_RxEventCallback+0x80>)
 80006e8:	f00b fe9e 	bl	800c428 <memset>
	  memcpy ( data, _Dwin->RxData, Size );
 80006ec:	4b18      	ldr	r3, [pc, #96]	@ (8000750 <HAL_UARTEx_RxEventCallback+0x84>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	3308      	adds	r3, #8
 80006f2:	887a      	ldrh	r2, [r7, #2]
 80006f4:	4619      	mov	r1, r3
 80006f6:	4815      	ldr	r0, [pc, #84]	@ (800074c <HAL_UARTEx_RxEventCallback+0x80>)
 80006f8:	f00b ff1e 	bl	800c538 <memcpy>
	  _Dwin->handled_data_interrupt();
 80006fc:	4b14      	ldr	r3, [pc, #80]	@ (8000750 <HAL_UARTEx_RxEventCallback+0x84>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4618      	mov	r0, r3
 8000702:	f007 ff71 	bl	80085e8 <_ZN8DwinDgus22handled_data_interruptEv>
	  pos_state_to_array(_Dwin->pos_state, pos_dbg);
 8000706:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <HAL_UARTEx_RxEventCallback+0x84>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800070e:	4a11      	ldr	r2, [pc, #68]	@ (8000754 <HAL_UARTEx_RxEventCallback+0x88>)
 8000710:	f7ff ffae 	bl	8000670 <_Z18pos_state_to_arrayyPh>

		HAL_UARTEx_ReceiveToIdle_DMA(_Dwin->_huart, _Dwin->RxData, 32);
 8000714:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <HAL_UARTEx_RxEventCallback+0x84>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	6818      	ldr	r0, [r3, #0]
 800071a:	4b0d      	ldr	r3, [pc, #52]	@ (8000750 <HAL_UARTEx_RxEventCallback+0x84>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	3308      	adds	r3, #8
 8000720:	2220      	movs	r2, #32
 8000722:	4619      	mov	r1, r3
 8000724:	f006 fd10 	bl	8007148 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(_Dwin->_hdma_rx,DMA_IT_HT);
 8000728:	4b09      	ldr	r3, [pc, #36]	@ (8000750 <HAL_UARTEx_RxEventCallback+0x84>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	681a      	ldr	r2, [r3, #0]
 8000732:	4b07      	ldr	r3, [pc, #28]	@ (8000750 <HAL_UARTEx_RxEventCallback+0x84>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	685b      	ldr	r3, [r3, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	f022 0208 	bic.w	r2, r2, #8
 800073e:	601a      	str	r2, [r3, #0]

  }

}
 8000740:	bf00      	nop
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	40004800 	.word	0x40004800
 800074c:	200000b0 	.word	0x200000b0
 8000750:	200000f0 	.word	0x200000f0
 8000754:	20000100 	.word	0x20000100

08000758 <HAL_I2C_MasterRxCpltCallback>:
uint8_t data_i2c3[2];
uint32_t raw[3];
uint8_t flag_init_step=0;


void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]

    if (hi2c->Instance == I2C1) {
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a34      	ldr	r2, [pc, #208]	@ (8000838 <HAL_I2C_MasterRxCpltCallback+0xe0>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d11c      	bne.n	80007a4 <HAL_I2C_MasterRxCpltCallback+0x4c>
        raw[0] = (((uint16_t)data_i2c1[0] << 8) | data_i2c1[1]) & 0x0FFF;
 800076a:	4b34      	ldr	r3, [pc, #208]	@ (800083c <HAL_I2C_MasterRxCpltCallback+0xe4>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	021b      	lsls	r3, r3, #8
 8000770:	4a32      	ldr	r2, [pc, #200]	@ (800083c <HAL_I2C_MasterRxCpltCallback+0xe4>)
 8000772:	7852      	ldrb	r2, [r2, #1]
 8000774:	4313      	orrs	r3, r2
 8000776:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800077a:	4a31      	ldr	r2, [pc, #196]	@ (8000840 <HAL_I2C_MasterRxCpltCallback+0xe8>)
 800077c:	6013      	str	r3, [r2, #0]
        if (!(flag_init_step & (1 <<0))) {
 800077e:	4b31      	ldr	r3, [pc, #196]	@ (8000844 <HAL_I2C_MasterRxCpltCallback+0xec>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	f003 0301 	and.w	r3, r3, #1
 8000786:	2b00      	cmp	r3, #0
 8000788:	d14f      	bne.n	800082a <HAL_I2C_MasterRxCpltCallback+0xd2>
        	_STEP3->angle_init=raw[0];
 800078a:	4b2f      	ldr	r3, [pc, #188]	@ (8000848 <HAL_I2C_MasterRxCpltCallback+0xf0>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4a2c      	ldr	r2, [pc, #176]	@ (8000840 <HAL_I2C_MasterRxCpltCallback+0xe8>)
 8000790:	6812      	ldr	r2, [r2, #0]
 8000792:	621a      	str	r2, [r3, #32]
        	flag_init_step |= (1<<0);
 8000794:	4b2b      	ldr	r3, [pc, #172]	@ (8000844 <HAL_I2C_MasterRxCpltCallback+0xec>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	b2da      	uxtb	r2, r3
 800079e:	4b29      	ldr	r3, [pc, #164]	@ (8000844 <HAL_I2C_MasterRxCpltCallback+0xec>)
 80007a0:	701a      	strb	r2, [r3, #0]
        	_STEP2->angle_init=raw[2];
        	flag_init_step |= (1<<2);
        }

    }
}
 80007a2:	e042      	b.n	800082a <HAL_I2C_MasterRxCpltCallback+0xd2>
    else if (hi2c->Instance == I2C2) {
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4a28      	ldr	r2, [pc, #160]	@ (800084c <HAL_I2C_MasterRxCpltCallback+0xf4>)
 80007aa:	4293      	cmp	r3, r2
 80007ac:	d11c      	bne.n	80007e8 <HAL_I2C_MasterRxCpltCallback+0x90>
        raw[1] = (((uint16_t)data_i2c2[0] << 8) | data_i2c2[1]) & 0x0FFF;
 80007ae:	4b28      	ldr	r3, [pc, #160]	@ (8000850 <HAL_I2C_MasterRxCpltCallback+0xf8>)
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	021b      	lsls	r3, r3, #8
 80007b4:	4a26      	ldr	r2, [pc, #152]	@ (8000850 <HAL_I2C_MasterRxCpltCallback+0xf8>)
 80007b6:	7852      	ldrb	r2, [r2, #1]
 80007b8:	4313      	orrs	r3, r2
 80007ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80007be:	4a20      	ldr	r2, [pc, #128]	@ (8000840 <HAL_I2C_MasterRxCpltCallback+0xe8>)
 80007c0:	6053      	str	r3, [r2, #4]
        if (!(flag_init_step & (1 <<1))) {
 80007c2:	4b20      	ldr	r3, [pc, #128]	@ (8000844 <HAL_I2C_MasterRxCpltCallback+0xec>)
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	f003 0302 	and.w	r3, r3, #2
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d12d      	bne.n	800082a <HAL_I2C_MasterRxCpltCallback+0xd2>
        	_STEP1->angle_init=raw[1];
 80007ce:	4b21      	ldr	r3, [pc, #132]	@ (8000854 <HAL_I2C_MasterRxCpltCallback+0xfc>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4a1b      	ldr	r2, [pc, #108]	@ (8000840 <HAL_I2C_MasterRxCpltCallback+0xe8>)
 80007d4:	6852      	ldr	r2, [r2, #4]
 80007d6:	621a      	str	r2, [r3, #32]
        	flag_init_step |= (1<<1);
 80007d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000844 <HAL_I2C_MasterRxCpltCallback+0xec>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	f043 0302 	orr.w	r3, r3, #2
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	4b18      	ldr	r3, [pc, #96]	@ (8000844 <HAL_I2C_MasterRxCpltCallback+0xec>)
 80007e4:	701a      	strb	r2, [r3, #0]
}
 80007e6:	e020      	b.n	800082a <HAL_I2C_MasterRxCpltCallback+0xd2>
    else if (hi2c->Instance == I2C3) {
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a1a      	ldr	r2, [pc, #104]	@ (8000858 <HAL_I2C_MasterRxCpltCallback+0x100>)
 80007ee:	4293      	cmp	r3, r2
 80007f0:	d11b      	bne.n	800082a <HAL_I2C_MasterRxCpltCallback+0xd2>
        raw[2] = (((uint16_t)data_i2c3[0] << 8) | data_i2c3[1]) & 0x0FFF;
 80007f2:	4b1a      	ldr	r3, [pc, #104]	@ (800085c <HAL_I2C_MasterRxCpltCallback+0x104>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	021b      	lsls	r3, r3, #8
 80007f8:	4a18      	ldr	r2, [pc, #96]	@ (800085c <HAL_I2C_MasterRxCpltCallback+0x104>)
 80007fa:	7852      	ldrb	r2, [r2, #1]
 80007fc:	4313      	orrs	r3, r2
 80007fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000802:	4a0f      	ldr	r2, [pc, #60]	@ (8000840 <HAL_I2C_MasterRxCpltCallback+0xe8>)
 8000804:	6093      	str	r3, [r2, #8]
        if (!(flag_init_step & (1 <<2))) {
 8000806:	4b0f      	ldr	r3, [pc, #60]	@ (8000844 <HAL_I2C_MasterRxCpltCallback+0xec>)
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	f003 0304 	and.w	r3, r3, #4
 800080e:	2b00      	cmp	r3, #0
 8000810:	d10b      	bne.n	800082a <HAL_I2C_MasterRxCpltCallback+0xd2>
        	_STEP2->angle_init=raw[2];
 8000812:	4b13      	ldr	r3, [pc, #76]	@ (8000860 <HAL_I2C_MasterRxCpltCallback+0x108>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a0a      	ldr	r2, [pc, #40]	@ (8000840 <HAL_I2C_MasterRxCpltCallback+0xe8>)
 8000818:	6892      	ldr	r2, [r2, #8]
 800081a:	621a      	str	r2, [r3, #32]
        	flag_init_step |= (1<<2);
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <HAL_I2C_MasterRxCpltCallback+0xec>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	f043 0304 	orr.w	r3, r3, #4
 8000824:	b2da      	uxtb	r2, r3
 8000826:	4b07      	ldr	r3, [pc, #28]	@ (8000844 <HAL_I2C_MasterRxCpltCallback+0xec>)
 8000828:	701a      	strb	r2, [r3, #0]
}
 800082a:	bf00      	nop
 800082c:	370c      	adds	r7, #12
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	40005400 	.word	0x40005400
 800083c:	20000140 	.word	0x20000140
 8000840:	2000014c 	.word	0x2000014c
 8000844:	20000158 	.word	0x20000158
 8000848:	200000fc 	.word	0x200000fc
 800084c:	40005800 	.word	0x40005800
 8000850:	20000144 	.word	0x20000144
 8000854:	200000f4 	.word	0x200000f4
 8000858:	40005c00 	.word	0x40005c00
 800085c:	20000148 	.word	0x20000148
 8000860:	200000f8 	.word	0x200000f8

08000864 <_Z14readAS5600_DMAv>:





void readAS5600_DMA() {
 8000864:	b580      	push	{r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af02      	add	r7, sp, #8
    uint8_t reg = 0x0C;
 800086a:	230c      	movs	r3, #12
 800086c:	71fb      	strb	r3, [r7, #7]

    if (hi2c1.State == HAL_I2C_STATE_READY) {
 800086e:	4b27      	ldr	r3, [pc, #156]	@ (800090c <_Z14readAS5600_DMAv+0xa8>)
 8000870:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000874:	b2db      	uxtb	r3, r3
 8000876:	2b20      	cmp	r3, #32
 8000878:	bf0c      	ite	eq
 800087a:	2301      	moveq	r3, #1
 800087c:	2300      	movne	r3, #0
 800087e:	b2db      	uxtb	r3, r3
 8000880:	2b00      	cmp	r3, #0
 8000882:	d00d      	beq.n	80008a0 <_Z14readAS5600_DMAv+0x3c>
        HAL_I2C_Master_Transmit(&hi2c1, AS5600_ADDR<<1, &reg, 1, 10);
 8000884:	1dfa      	adds	r2, r7, #7
 8000886:	230a      	movs	r3, #10
 8000888:	9300      	str	r3, [sp, #0]
 800088a:	2301      	movs	r3, #1
 800088c:	216c      	movs	r1, #108	@ 0x6c
 800088e:	481f      	ldr	r0, [pc, #124]	@ (800090c <_Z14readAS5600_DMAv+0xa8>)
 8000890:	f002 fc5c 	bl	800314c <HAL_I2C_Master_Transmit>
        HAL_I2C_Master_Receive_DMA(&hi2c1, AS5600_ADDR<<1, data_i2c1, 2);
 8000894:	2302      	movs	r3, #2
 8000896:	4a1e      	ldr	r2, [pc, #120]	@ (8000910 <_Z14readAS5600_DMAv+0xac>)
 8000898:	216c      	movs	r1, #108	@ 0x6c
 800089a:	481c      	ldr	r0, [pc, #112]	@ (800090c <_Z14readAS5600_DMAv+0xa8>)
 800089c:	f002 fd54 	bl	8003348 <HAL_I2C_Master_Receive_DMA>
    }

    if (hi2c2.State == HAL_I2C_STATE_READY) {
 80008a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000914 <_Z14readAS5600_DMAv+0xb0>)
 80008a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	2b20      	cmp	r3, #32
 80008aa:	bf0c      	ite	eq
 80008ac:	2301      	moveq	r3, #1
 80008ae:	2300      	movne	r3, #0
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d00d      	beq.n	80008d2 <_Z14readAS5600_DMAv+0x6e>
        HAL_I2C_Master_Transmit(&hi2c2, AS5600_ADDR<<1, &reg, 1, 10);
 80008b6:	1dfa      	adds	r2, r7, #7
 80008b8:	230a      	movs	r3, #10
 80008ba:	9300      	str	r3, [sp, #0]
 80008bc:	2301      	movs	r3, #1
 80008be:	216c      	movs	r1, #108	@ 0x6c
 80008c0:	4814      	ldr	r0, [pc, #80]	@ (8000914 <_Z14readAS5600_DMAv+0xb0>)
 80008c2:	f002 fc43 	bl	800314c <HAL_I2C_Master_Transmit>
        HAL_I2C_Master_Receive_DMA(&hi2c2, AS5600_ADDR<<1, data_i2c2, 2);
 80008c6:	2302      	movs	r3, #2
 80008c8:	4a13      	ldr	r2, [pc, #76]	@ (8000918 <_Z14readAS5600_DMAv+0xb4>)
 80008ca:	216c      	movs	r1, #108	@ 0x6c
 80008cc:	4811      	ldr	r0, [pc, #68]	@ (8000914 <_Z14readAS5600_DMAv+0xb0>)
 80008ce:	f002 fd3b 	bl	8003348 <HAL_I2C_Master_Receive_DMA>
    }

    if (hi2c3.State == HAL_I2C_STATE_READY) {
 80008d2:	4b12      	ldr	r3, [pc, #72]	@ (800091c <_Z14readAS5600_DMAv+0xb8>)
 80008d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	2b20      	cmp	r3, #32
 80008dc:	bf0c      	ite	eq
 80008de:	2301      	moveq	r3, #1
 80008e0:	2300      	movne	r3, #0
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d00d      	beq.n	8000904 <_Z14readAS5600_DMAv+0xa0>
        HAL_I2C_Master_Transmit(&hi2c3, AS5600_ADDR<<1, &reg, 1, 10);
 80008e8:	1dfa      	adds	r2, r7, #7
 80008ea:	230a      	movs	r3, #10
 80008ec:	9300      	str	r3, [sp, #0]
 80008ee:	2301      	movs	r3, #1
 80008f0:	216c      	movs	r1, #108	@ 0x6c
 80008f2:	480a      	ldr	r0, [pc, #40]	@ (800091c <_Z14readAS5600_DMAv+0xb8>)
 80008f4:	f002 fc2a 	bl	800314c <HAL_I2C_Master_Transmit>
        HAL_I2C_Master_Receive_DMA(&hi2c3, AS5600_ADDR<<1, data_i2c3, 2);
 80008f8:	2302      	movs	r3, #2
 80008fa:	4a09      	ldr	r2, [pc, #36]	@ (8000920 <_Z14readAS5600_DMAv+0xbc>)
 80008fc:	216c      	movs	r1, #108	@ 0x6c
 80008fe:	4807      	ldr	r0, [pc, #28]	@ (800091c <_Z14readAS5600_DMAv+0xb8>)
 8000900:	f002 fd22 	bl	8003348 <HAL_I2C_Master_Receive_DMA>
    }
}
 8000904:	bf00      	nop
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	20000174 	.word	0x20000174
 8000910:	20000140 	.word	0x20000140
 8000914:	200001c8 	.word	0x200001c8
 8000918:	20000144 	.word	0x20000144
 800091c:	2000021c 	.word	0x2000021c
 8000920:	20000148 	.word	0x20000148

08000924 <Sensor_AS5600_RTOS>:


uint8_t buffer_rs485[16];


void Sensor_AS5600_RTOS(){
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0


	for(;;)
	  {

		readAS5600_DMA();
 8000928:	f7ff ff9c 	bl	8000864 <_Z14readAS5600_DMAv>
		 osDelay(5);
 800092c:	2005      	movs	r0, #5
 800092e:	f008 f97d 	bl	8008c2c <osDelay>
		readAS5600_DMA();
 8000932:	bf00      	nop
 8000934:	e7f8      	b.n	8000928 <Sensor_AS5600_RTOS+0x4>
	...

08000938 <Sethome_Step_RTOS>:
}



bool Set_dir_sethome;
void Sethome_Step_RTOS(){
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0


	for(;;)
	{

		Home_Update_All();  //UPDATE DEN BÁO SETHOME
 800093c:	f007 ff50 	bl	80087e0 <Home_Update_All>
		if(_Robot_state==ROBOT_SETHOME){
 8000940:	4b3e      	ldr	r3, [pc, #248]	@ (8000a3c <Sethome_Step_RTOS+0x104>)
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	2b00      	cmp	r3, #0
 8000946:	d175      	bne.n	8000a34 <Sethome_Step_RTOS+0xfc>
			if ((_Flag.flag1)&&(_Flag.flag2)&&(_Flag.flag3)&&(_Flag.flag4)) _Robot_state=ROBOT_ACTIVE;
 8000948:	4b3d      	ldr	r3, [pc, #244]	@ (8000a40 <Sethome_Step_RTOS+0x108>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	f003 0301 	and.w	r3, r3, #1
 8000950:	b2db      	uxtb	r3, r3
 8000952:	2b00      	cmp	r3, #0
 8000954:	d017      	beq.n	8000986 <Sethome_Step_RTOS+0x4e>
 8000956:	4b3a      	ldr	r3, [pc, #232]	@ (8000a40 <Sethome_Step_RTOS+0x108>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	f003 0302 	and.w	r3, r3, #2
 800095e:	b2db      	uxtb	r3, r3
 8000960:	2b00      	cmp	r3, #0
 8000962:	d010      	beq.n	8000986 <Sethome_Step_RTOS+0x4e>
 8000964:	4b36      	ldr	r3, [pc, #216]	@ (8000a40 <Sethome_Step_RTOS+0x108>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	f003 0304 	and.w	r3, r3, #4
 800096c:	b2db      	uxtb	r3, r3
 800096e:	2b00      	cmp	r3, #0
 8000970:	d009      	beq.n	8000986 <Sethome_Step_RTOS+0x4e>
 8000972:	4b33      	ldr	r3, [pc, #204]	@ (8000a40 <Sethome_Step_RTOS+0x108>)
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	f003 0308 	and.w	r3, r3, #8
 800097a:	b2db      	uxtb	r3, r3
 800097c:	2b00      	cmp	r3, #0
 800097e:	d002      	beq.n	8000986 <Sethome_Step_RTOS+0x4e>
 8000980:	4b2e      	ldr	r3, [pc, #184]	@ (8000a3c <Sethome_Step_RTOS+0x104>)
 8000982:	2201      	movs	r2, #1
 8000984:	701a      	strb	r2, [r3, #0]
			//MUON QUAY VE SET HOME PHAI UPDATE THEM SET DIR SETHOME
			if((!Set_dir_sethome)){
 8000986:	4b2f      	ldr	r3, [pc, #188]	@ (8000a44 <Sethome_Step_RTOS+0x10c>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	f083 0301 	eor.w	r3, r3, #1
 800098e:	b2db      	uxtb	r3, r3
 8000990:	2b00      	cmp	r3, #0
 8000992:	d02d      	beq.n	80009f0 <Sethome_Step_RTOS+0xb8>
				if(!_Flag.flag1)  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15,GPIO_PIN_RESET);
 8000994:	4b2a      	ldr	r3, [pc, #168]	@ (8000a40 <Sethome_Step_RTOS+0x108>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	f003 0301 	and.w	r3, r3, #1
 800099c:	b2db      	uxtb	r3, r3
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d105      	bne.n	80009ae <Sethome_Step_RTOS+0x76>
 80009a2:	2200      	movs	r2, #0
 80009a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009a8:	4827      	ldr	r0, [pc, #156]	@ (8000a48 <Sethome_Step_RTOS+0x110>)
 80009aa:	f002 fa5b 	bl	8002e64 <HAL_GPIO_WritePin>
				if(!_Flag.flag2)  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15,GPIO_PIN_RESET);
 80009ae:	4b24      	ldr	r3, [pc, #144]	@ (8000a40 <Sethome_Step_RTOS+0x108>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	f003 0302 	and.w	r3, r3, #2
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d105      	bne.n	80009c8 <Sethome_Step_RTOS+0x90>
 80009bc:	2200      	movs	r2, #0
 80009be:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009c2:	4822      	ldr	r0, [pc, #136]	@ (8000a4c <Sethome_Step_RTOS+0x114>)
 80009c4:	f002 fa4e 	bl	8002e64 <HAL_GPIO_WritePin>
				if(!_Flag.flag3)  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3,GPIO_PIN_SET);
 80009c8:	4b1d      	ldr	r3, [pc, #116]	@ (8000a40 <Sethome_Step_RTOS+0x108>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	f003 0304 	and.w	r3, r3, #4
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d104      	bne.n	80009e0 <Sethome_Step_RTOS+0xa8>
 80009d6:	2201      	movs	r2, #1
 80009d8:	2108      	movs	r1, #8
 80009da:	481d      	ldr	r0, [pc, #116]	@ (8000a50 <Sethome_Step_RTOS+0x118>)
 80009dc:	f002 fa42 	bl	8002e64 <HAL_GPIO_WritePin>
				_Flag.flag4_bd=false;
 80009e0:	4a17      	ldr	r2, [pc, #92]	@ (8000a40 <Sethome_Step_RTOS+0x108>)
 80009e2:	7813      	ldrb	r3, [r2, #0]
 80009e4:	f36f 1304 	bfc	r3, #4, #1
 80009e8:	7013      	strb	r3, [r2, #0]
				Set_dir_sethome=true;
 80009ea:	4b16      	ldr	r3, [pc, #88]	@ (8000a44 <Sethome_Step_RTOS+0x10c>)
 80009ec:	2201      	movs	r2, #1
 80009ee:	701a      	strb	r2, [r3, #0]
			}


			if ((_Flag.flag1)&&(_Flag.flag2)&&(_Flag.flag3)&&(Set_dir_sethome)){
 80009f0:	4b13      	ldr	r3, [pc, #76]	@ (8000a40 <Sethome_Step_RTOS+0x108>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	f003 0301 	and.w	r3, r3, #1
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d016      	beq.n	8000a2c <Sethome_Step_RTOS+0xf4>
 80009fe:	4b10      	ldr	r3, [pc, #64]	@ (8000a40 <Sethome_Step_RTOS+0x108>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	f003 0302 	and.w	r3, r3, #2
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d00f      	beq.n	8000a2c <Sethome_Step_RTOS+0xf4>
 8000a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <Sethome_Step_RTOS+0x108>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	f003 0304 	and.w	r3, r3, #4
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d008      	beq.n	8000a2c <Sethome_Step_RTOS+0xf4>
 8000a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a44 <Sethome_Step_RTOS+0x10c>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d004      	beq.n	8000a2c <Sethome_Step_RTOS+0xf4>
				_Flag.flag4_bd=true;
 8000a22:	4a07      	ldr	r2, [pc, #28]	@ (8000a40 <Sethome_Step_RTOS+0x108>)
 8000a24:	7813      	ldrb	r3, [r2, #0]
 8000a26:	f043 0310 	orr.w	r3, r3, #16
 8000a2a:	7013      	strb	r3, [r2, #0]
			}
			Sethome_link4(&htim3,&htim4);
 8000a2c:	4909      	ldr	r1, [pc, #36]	@ (8000a54 <Sethome_Step_RTOS+0x11c>)
 8000a2e:	480a      	ldr	r0, [pc, #40]	@ (8000a58 <Sethome_Step_RTOS+0x120>)
 8000a30:	f007 ff8e 	bl	8008950 <Sethome_link4>

		}

		osDelay(5);
 8000a34:	2005      	movs	r0, #5
 8000a36:	f008 f8f9 	bl	8008c2c <osDelay>
		Home_Update_All();  //UPDATE DEN BÁO SETHOME
 8000a3a:	e77f      	b.n	800093c <Sethome_Step_RTOS+0x4>
 8000a3c:	200000ac 	.word	0x200000ac
 8000a40:	20000608 	.word	0x20000608
 8000a44:	20000159 	.word	0x20000159
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	40020400 	.word	0x40020400
 8000a50:	40020800 	.word	0x40020800
 8000a54:	2000046c 	.word	0x2000046c
 8000a58:	20000424 	.word	0x20000424

08000a5c <HAL_UART_TxCpltCallback>:
	}
}


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
    if (huart == &huart3)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	4a0c      	ldr	r2, [pc, #48]	@ (8000a98 <HAL_UART_TxCpltCallback+0x3c>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d111      	bne.n	8000a90 <HAL_UART_TxCpltCallback+0x34>
    {

    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60fb      	str	r3, [r7, #12]
    	osSemaphoreRelease(Seme_Tx_dwinHandle);
 8000a70:	4b0a      	ldr	r3, [pc, #40]	@ (8000a9c <HAL_UART_TxCpltCallback+0x40>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4618      	mov	r0, r3
 8000a76:	f008 f9cf 	bl	8008e18 <osSemaphoreRelease>

    	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d007      	beq.n	8000a90 <HAL_UART_TxCpltCallback+0x34>
 8000a80:	4b07      	ldr	r3, [pc, #28]	@ (8000aa0 <HAL_UART_TxCpltCallback+0x44>)
 8000a82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	f3bf 8f4f 	dsb	sy
 8000a8c:	f3bf 8f6f 	isb	sy
    }
}
 8000a90:	bf00      	nop
 8000a92:	3710      	adds	r7, #16
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	200004fc 	.word	0x200004fc
 8000a9c:	20000170 	.word	0x20000170
 8000aa0:	e000ed04 	.word	0xe000ed04

08000aa4 <DwinUsartTask_RTOS>:



void DwinUsartTask_RTOS(){
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
	uint8_t req;
	for(;;)
	{
	    osMessageQueueGet(Queue_DWINHandle, &req, NULL, osWaitForever);
 8000aaa:	4b13      	ldr	r3, [pc, #76]	@ (8000af8 <DwinUsartTask_RTOS+0x54>)
 8000aac:	6818      	ldr	r0, [r3, #0]
 8000aae:	1d79      	adds	r1, r7, #5
 8000ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	f008 fac7 	bl	8009048 <osMessageQueueGet>

	    osSemaphoreAcquire(Seme_Tx_dwinHandle, osWaitForever); // <-- chặn trước khi gửi
 8000aba:	4b10      	ldr	r3, [pc, #64]	@ (8000afc <DwinUsartTask_RTOS+0x58>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f04f 31ff 	mov.w	r1, #4294967295
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f008 f956 	bl	8008d74 <osSemaphoreAcquire>

	    if (req != 255){
 8000ac8:	797b      	ldrb	r3, [r7, #5]
 8000aca:	2bff      	cmp	r3, #255	@ 0xff
 8000acc:	d00d      	beq.n	8000aea <DwinUsartTask_RTOS+0x46>
	        uint16_t add=0x1000+(uint16_t)req*4;
 8000ace:	797b      	ldrb	r3, [r7, #5]
 8000ad0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	80fb      	strh	r3, [r7, #6]
	        _Dwin->setVP(add,0); // gọi DMA sau khi đã "chiếm" semaphore
 8000ada:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <DwinUsartTask_RTOS+0x5c>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	88f9      	ldrh	r1, [r7, #6]
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f007 fdd4 	bl	8008690 <_ZN8DwinDgus5setVPEtt>
 8000ae8:	e7df      	b.n	8000aaa <DwinUsartTask_RTOS+0x6>
	    }
	    else {
	        _Dwin->beepHMI();
 8000aea:	4b05      	ldr	r3, [pc, #20]	@ (8000b00 <DwinUsartTask_RTOS+0x5c>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4618      	mov	r0, r3
 8000af0:	f007 fd9e 	bl	8008630 <_ZN8DwinDgus7beepHMIEv>
	    }
	}
 8000af4:	e7d9      	b.n	8000aaa <DwinUsartTask_RTOS+0x6>
 8000af6:	bf00      	nop
 8000af8:	2000016c 	.word	0x2000016c
 8000afc:	20000170 	.word	0x20000170
 8000b00:	200000f0 	.word	0x200000f0

08000b04 <Dwin_RTOS>:




void Dwin_RTOS(void)
{
 8000b04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000b08:	b083      	sub	sp, #12
 8000b0a:	af00      	add	r7, sp, #0
    uint8_t req;

    _Dwin= new DwinDgus(&huart3,&hdma_usart3_rx);
 8000b0c:	2040      	movs	r0, #64	@ 0x40
 8000b0e:	f00b fbb3 	bl	800c278 <_Znwj>
 8000b12:	4603      	mov	r3, r0
 8000b14:	461e      	mov	r6, r3
 8000b16:	4a3a      	ldr	r2, [pc, #232]	@ (8000c00 <Dwin_RTOS+0xfc>)
 8000b18:	493a      	ldr	r1, [pc, #232]	@ (8000c04 <Dwin_RTOS+0x100>)
 8000b1a:	4630      	mov	r0, r6
 8000b1c:	f007 fc76 	bl	800840c <_ZN8DwinDgusC1EP20__UART_HandleTypeDefP19__DMA_HandleTypeDef>
 8000b20:	4b39      	ldr	r3, [pc, #228]	@ (8000c08 <Dwin_RTOS+0x104>)
 8000b22:	601e      	str	r6, [r3, #0]
    uint8_t count=0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	71fb      	strb	r3, [r7, #7]
    for (;;)
    {
        if (_Dwin->Flag_send)
 8000b28:	4b37      	ldr	r3, [pc, #220]	@ (8000c08 <Dwin_RTOS+0x104>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d060      	beq.n	8000bf6 <Dwin_RTOS+0xf2>
        {
            for (uint8_t i = 0; i < Count_Point; ++i)
 8000b34:	2300      	movs	r3, #0
 8000b36:	71bb      	strb	r3, [r7, #6]
 8000b38:	e036      	b.n	8000ba8 <Dwin_RTOS+0xa4>
            {
                    if (_Dwin->pos_state & (1ULL << i))
 8000b3a:	4b33      	ldr	r3, [pc, #204]	@ (8000c08 <Dwin_RTOS+0x104>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8000b42:	79b9      	ldrb	r1, [r7, #6]
 8000b44:	f1c1 0620 	rsb	r6, r1, #32
 8000b48:	f1a1 0020 	sub.w	r0, r1, #32
 8000b4c:	fa22 f401 	lsr.w	r4, r2, r1
 8000b50:	fa03 f606 	lsl.w	r6, r3, r6
 8000b54:	4334      	orrs	r4, r6
 8000b56:	fa23 f000 	lsr.w	r0, r3, r0
 8000b5a:	4304      	orrs	r4, r0
 8000b5c:	fa23 f501 	lsr.w	r5, r3, r1
 8000b60:	f004 0801 	and.w	r8, r4, #1
 8000b64:	f04f 0900 	mov.w	r9, #0
 8000b68:	ea48 0309 	orr.w	r3, r8, r9
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	bf14      	ite	ne
 8000b70:	2301      	movne	r3, #1
 8000b72:	2300      	moveq	r3, #0
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d00b      	beq.n	8000b92 <Dwin_RTOS+0x8e>
                    {
                        req = i;
 8000b7a:	79bb      	ldrb	r3, [r7, #6]
 8000b7c:	717b      	strb	r3, [r7, #5]
                        osMessageQueuePut(Queue_DWINHandle, &req, 0, 0);
 8000b7e:	4b23      	ldr	r3, [pc, #140]	@ (8000c0c <Dwin_RTOS+0x108>)
 8000b80:	6818      	ldr	r0, [r3, #0]
 8000b82:	1d79      	adds	r1, r7, #5
 8000b84:	2300      	movs	r3, #0
 8000b86:	2200      	movs	r2, #0
 8000b88:	f008 f9fe 	bl	8008f88 <osMessageQueuePut>
                        ++count;
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	71fb      	strb	r3, [r7, #7]
                    }

                    if (count==(_Dwin->point_count_new-1)) break;
 8000b92:	79fa      	ldrb	r2, [r7, #7]
 8000b94:	4b1c      	ldr	r3, [pc, #112]	@ (8000c08 <Dwin_RTOS+0x104>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8000b9c:	3b01      	subs	r3, #1
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d006      	beq.n	8000bb0 <Dwin_RTOS+0xac>
            for (uint8_t i = 0; i < Count_Point; ++i)
 8000ba2:	79bb      	ldrb	r3, [r7, #6]
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	71bb      	strb	r3, [r7, #6]
 8000ba8:	79bb      	ldrb	r3, [r7, #6]
 8000baa:	2b24      	cmp	r3, #36	@ 0x24
 8000bac:	d9c5      	bls.n	8000b3a <Dwin_RTOS+0x36>
 8000bae:	e000      	b.n	8000bb2 <Dwin_RTOS+0xae>
                    if (count==(_Dwin->point_count_new-1)) break;
 8000bb0:	bf00      	nop

            }
            count=0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	71fb      	strb	r3, [r7, #7]
            _Dwin->point_count_new=0;
 8000bb6:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <Dwin_RTOS+0x104>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            _Dwin->point_count_old=0;
 8000bc0:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <Dwin_RTOS+0x104>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            req = 255; // beep
 8000bca:	23ff      	movs	r3, #255	@ 0xff
 8000bcc:	717b      	strb	r3, [r7, #5]
            osMessageQueuePut(Queue_DWINHandle, &req, 0, 0);
 8000bce:	4b0f      	ldr	r3, [pc, #60]	@ (8000c0c <Dwin_RTOS+0x108>)
 8000bd0:	6818      	ldr	r0, [r3, #0]
 8000bd2:	1d79      	adds	r1, r7, #5
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f008 f9d6 	bl	8008f88 <osMessageQueuePut>

            _Dwin->Flag_send = false;
 8000bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8000c08 <Dwin_RTOS+0x104>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2200      	movs	r2, #0
 8000be2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            _Dwin->pos_state = 0;
 8000be6:	4b08      	ldr	r3, [pc, #32]	@ (8000c08 <Dwin_RTOS+0x104>)
 8000be8:	6819      	ldr	r1, [r3, #0]
 8000bea:	f04f 0200 	mov.w	r2, #0
 8000bee:	f04f 0300 	mov.w	r3, #0
 8000bf2:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        }

        osDelay(1);
 8000bf6:	2001      	movs	r0, #1
 8000bf8:	f008 f818 	bl	8008c2c <osDelay>
    }
 8000bfc:	e794      	b.n	8000b28 <Dwin_RTOS+0x24>
 8000bfe:	bf00      	nop
 8000c00:	20000544 	.word	0x20000544
 8000c04:	200004fc 	.word	0x200004fc
 8000c08:	200000f0 	.word	0x200000f0
 8000c0c:	2000016c 	.word	0x2000016c

08000c10 <TIM2_CALLBACK_STEP>:




void TIM2_CALLBACK_STEP(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0

	if (_Robot_state==ROBOT_SETHOME){
 8000c14:	4b14      	ldr	r3, [pc, #80]	@ (8000c68 <TIM2_CALLBACK_STEP+0x58>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d123      	bne.n	8000c64 <TIM2_CALLBACK_STEP+0x54>
			if (!_Flag.flag1){
 8000c1c:	4b13      	ldr	r3, [pc, #76]	@ (8000c6c <TIM2_CALLBACK_STEP+0x5c>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	f003 0301 	and.w	r3, r3, #1
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d104      	bne.n	8000c34 <TIM2_CALLBACK_STEP+0x24>
				_STEP1->update_ISR();
 8000c2a:	4b11      	ldr	r3, [pc, #68]	@ (8000c70 <TIM2_CALLBACK_STEP+0x60>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f007 fd6a 	bl	8008708 <_ZN4STEP10update_ISREv>
			}
			if (!_Flag.flag2){
 8000c34:	4b0d      	ldr	r3, [pc, #52]	@ (8000c6c <TIM2_CALLBACK_STEP+0x5c>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	f003 0302 	and.w	r3, r3, #2
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d104      	bne.n	8000c4c <TIM2_CALLBACK_STEP+0x3c>
				_STEP2->update_ISR();
 8000c42:	4b0c      	ldr	r3, [pc, #48]	@ (8000c74 <TIM2_CALLBACK_STEP+0x64>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4618      	mov	r0, r3
 8000c48:	f007 fd5e 	bl	8008708 <_ZN4STEP10update_ISREv>
			}

			if ((!_Flag.flag3)){
 8000c4c:	4b07      	ldr	r3, [pc, #28]	@ (8000c6c <TIM2_CALLBACK_STEP+0x5c>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	f003 0304 	and.w	r3, r3, #4
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d104      	bne.n	8000c64 <TIM2_CALLBACK_STEP+0x54>
				_STEP3->update_ISR();
 8000c5a:	4b07      	ldr	r3, [pc, #28]	@ (8000c78 <TIM2_CALLBACK_STEP+0x68>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f007 fd52 	bl	8008708 <_ZN4STEP10update_ISREv>
			}
	}



}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	200000ac 	.word	0x200000ac
 8000c6c:	20000608 	.word	0x20000608
 8000c70:	200000f4 	.word	0x200000f4
 8000c74:	200000f8 	.word	0x200000f8
 8000c78:	200000fc 	.word	0x200000fc

08000c7c <alt_main>:




int alt_main()
{
 8000c7c:	b590      	push	{r4, r7, lr}
 8000c7e:	b08b      	sub	sp, #44	@ 0x2c
 8000c80:	af0a      	add	r7, sp, #40	@ 0x28
	/* Initialization */

	GPIOE->ODR &=~(1<<6);
 8000c82:	4b54      	ldr	r3, [pc, #336]	@ (8000dd4 <alt_main+0x158>)
 8000c84:	695b      	ldr	r3, [r3, #20]
 8000c86:	4a53      	ldr	r2, [pc, #332]	@ (8000dd4 <alt_main+0x158>)
 8000c88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000c8c:	6153      	str	r3, [r2, #20]
	HAL_TIM_Base_Start_IT(&htim2);
 8000c8e:	4852      	ldr	r0, [pc, #328]	@ (8000dd8 <alt_main+0x15c>)
 8000c90:	f005 f88a 	bl	8005da8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8000c94:	213c      	movs	r1, #60	@ 0x3c
 8000c96:	4851      	ldr	r0, [pc, #324]	@ (8000ddc <alt_main+0x160>)
 8000c98:	f005 fab4 	bl	8006204 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim3, 32768);
 8000c9c:	4b4f      	ldr	r3, [pc, #316]	@ (8000ddc <alt_main+0x160>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000ca4:	625a      	str	r2, [r3, #36]	@ 0x24
	    12, GPIOB,               // M0 pin/port
	    13, GPIOB,               // M1 pin/port
	    14, GPIOB,               // M2 pin/port
		GPIO_PIN_3, GPIOA,       // STEP pin/port
	    GPIO_PIN_15, GPIOB       // DIR pin/port
	);
 8000ca6:	203c      	movs	r0, #60	@ 0x3c
 8000ca8:	f00b fae6 	bl	800c278 <_Znwj>
 8000cac:	4603      	mov	r3, r0
 8000cae:	461c      	mov	r4, r3
 8000cb0:	4b4b      	ldr	r3, [pc, #300]	@ (8000de0 <alt_main+0x164>)
 8000cb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8000cb4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000cb8:	9308      	str	r3, [sp, #32]
 8000cba:	4b4a      	ldr	r3, [pc, #296]	@ (8000de4 <alt_main+0x168>)
 8000cbc:	9307      	str	r3, [sp, #28]
 8000cbe:	2308      	movs	r3, #8
 8000cc0:	9306      	str	r3, [sp, #24]
 8000cc2:	4b47      	ldr	r3, [pc, #284]	@ (8000de0 <alt_main+0x164>)
 8000cc4:	9305      	str	r3, [sp, #20]
 8000cc6:	230e      	movs	r3, #14
 8000cc8:	9304      	str	r3, [sp, #16]
 8000cca:	4b45      	ldr	r3, [pc, #276]	@ (8000de0 <alt_main+0x164>)
 8000ccc:	9303      	str	r3, [sp, #12]
 8000cce:	230d      	movs	r3, #13
 8000cd0:	9302      	str	r3, [sp, #8]
 8000cd2:	4b43      	ldr	r3, [pc, #268]	@ (8000de0 <alt_main+0x164>)
 8000cd4:	9301      	str	r3, [sp, #4]
 8000cd6:	230c      	movs	r3, #12
 8000cd8:	9300      	str	r3, [sp, #0]
 8000cda:	2301      	movs	r3, #1
 8000cdc:	2200      	movs	r2, #0
 8000cde:	2100      	movs	r1, #0
 8000ce0:	4620      	mov	r0, r4
 8000ce2:	f7ff fc54 	bl	800058e <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>
	_STEP2 = new STEP(
 8000ce6:	4b40      	ldr	r3, [pc, #256]	@ (8000de8 <alt_main+0x16c>)
 8000ce8:	601c      	str	r4, [r3, #0]
	    12, GPIOE,               // M0 pin/port
	    13, GPIOE,               // M1 pin/port
	    14, GPIOE,               // M2 pin/port
	    GPIO_PIN_2, GPIOA,       // STEP pin/port
	    GPIO_PIN_15, GPIOE       // DIR pin/port
	);
 8000cea:	203c      	movs	r0, #60	@ 0x3c
 8000cec:	f00b fac4 	bl	800c278 <_Znwj>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	461c      	mov	r4, r3
 8000cf4:	4b37      	ldr	r3, [pc, #220]	@ (8000dd4 <alt_main+0x158>)
 8000cf6:	9309      	str	r3, [sp, #36]	@ 0x24
 8000cf8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000cfc:	9308      	str	r3, [sp, #32]
 8000cfe:	4b39      	ldr	r3, [pc, #228]	@ (8000de4 <alt_main+0x168>)
 8000d00:	9307      	str	r3, [sp, #28]
 8000d02:	2304      	movs	r3, #4
 8000d04:	9306      	str	r3, [sp, #24]
 8000d06:	4b33      	ldr	r3, [pc, #204]	@ (8000dd4 <alt_main+0x158>)
 8000d08:	9305      	str	r3, [sp, #20]
 8000d0a:	230e      	movs	r3, #14
 8000d0c:	9304      	str	r3, [sp, #16]
 8000d0e:	4b31      	ldr	r3, [pc, #196]	@ (8000dd4 <alt_main+0x158>)
 8000d10:	9303      	str	r3, [sp, #12]
 8000d12:	230d      	movs	r3, #13
 8000d14:	9302      	str	r3, [sp, #8]
 8000d16:	4b2f      	ldr	r3, [pc, #188]	@ (8000dd4 <alt_main+0x158>)
 8000d18:	9301      	str	r3, [sp, #4]
 8000d1a:	230c      	movs	r3, #12
 8000d1c:	9300      	str	r3, [sp, #0]
 8000d1e:	2301      	movs	r3, #1
 8000d20:	2200      	movs	r2, #0
 8000d22:	2100      	movs	r1, #0
 8000d24:	4620      	mov	r0, r4
 8000d26:	f7ff fc32 	bl	800058e <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>
	_STEP1 = new STEP(
 8000d2a:	4b30      	ldr	r3, [pc, #192]	@ (8000dec <alt_main+0x170>)
 8000d2c:	601c      	str	r4, [r3, #0]
	    0, GPIOC,                // M0 pin/port
	    1, GPIOC,                // M1 pin/port
	    2, GPIOC,                // M2 pin/port
	    GPIO_PIN_1, GPIOA,       // STEP pin/port
	    GPIO_PIN_3, GPIOC        // DIR pin/port
	);
 8000d2e:	203c      	movs	r0, #60	@ 0x3c
 8000d30:	f00b faa2 	bl	800c278 <_Znwj>
 8000d34:	4603      	mov	r3, r0
 8000d36:	461c      	mov	r4, r3
 8000d38:	4b2d      	ldr	r3, [pc, #180]	@ (8000df0 <alt_main+0x174>)
 8000d3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8000d3c:	2308      	movs	r3, #8
 8000d3e:	9308      	str	r3, [sp, #32]
 8000d40:	4b28      	ldr	r3, [pc, #160]	@ (8000de4 <alt_main+0x168>)
 8000d42:	9307      	str	r3, [sp, #28]
 8000d44:	2302      	movs	r3, #2
 8000d46:	9306      	str	r3, [sp, #24]
 8000d48:	4b29      	ldr	r3, [pc, #164]	@ (8000df0 <alt_main+0x174>)
 8000d4a:	9305      	str	r3, [sp, #20]
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	9304      	str	r3, [sp, #16]
 8000d50:	4b27      	ldr	r3, [pc, #156]	@ (8000df0 <alt_main+0x174>)
 8000d52:	9303      	str	r3, [sp, #12]
 8000d54:	2301      	movs	r3, #1
 8000d56:	9302      	str	r3, [sp, #8]
 8000d58:	4b25      	ldr	r3, [pc, #148]	@ (8000df0 <alt_main+0x174>)
 8000d5a:	9301      	str	r3, [sp, #4]
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	9300      	str	r3, [sp, #0]
 8000d60:	2301      	movs	r3, #1
 8000d62:	2200      	movs	r2, #0
 8000d64:	2100      	movs	r1, #0
 8000d66:	4620      	mov	r0, r4
 8000d68:	f7ff fc11 	bl	800058e <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>
	_STEP3 = new STEP(
 8000d6c:	4b21      	ldr	r3, [pc, #132]	@ (8000df4 <alt_main+0x178>)
 8000d6e:	601c      	str	r4, [r3, #0]
	GPIOC->ODR |=(1<<3);
 8000d70:	4b1f      	ldr	r3, [pc, #124]	@ (8000df0 <alt_main+0x174>)
 8000d72:	695b      	ldr	r3, [r3, #20]
 8000d74:	4a1e      	ldr	r2, [pc, #120]	@ (8000df0 <alt_main+0x174>)
 8000d76:	f043 0308 	orr.w	r3, r3, #8
 8000d7a:	6153      	str	r3, [r2, #20]
	Home_Update_All();
 8000d7c:	f007 fd30 	bl	80087e0 <Home_Update_All>
	_STEP1->setStepPeriod(50);
 8000d80:	4b1a      	ldr	r3, [pc, #104]	@ (8000dec <alt_main+0x170>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2132      	movs	r1, #50	@ 0x32
 8000d86:	4618      	mov	r0, r3
 8000d88:	f007 fd0e 	bl	80087a8 <_ZN4STEP13setStepPeriodEm>
	_STEP2->setStepPeriod(50);
 8000d8c:	4b16      	ldr	r3, [pc, #88]	@ (8000de8 <alt_main+0x16c>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2132      	movs	r1, #50	@ 0x32
 8000d92:	4618      	mov	r0, r3
 8000d94:	f007 fd08 	bl	80087a8 <_ZN4STEP13setStepPeriodEm>
	_STEP3->setStepPeriod(50);
 8000d98:	4b16      	ldr	r3, [pc, #88]	@ (8000df4 <alt_main+0x178>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2132      	movs	r1, #50	@ 0x32
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f007 fd02 	bl	80087a8 <_ZN4STEP13setStepPeriodEm>
	//drv8871
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000da4:	2108      	movs	r1, #8
 8000da6:	4814      	ldr	r0, [pc, #80]	@ (8000df8 <alt_main+0x17c>)
 8000da8:	f005 f8be 	bl	8005f28 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start (&htim4,TIM_CHANNEL_4);
 8000dac:	210c      	movs	r1, #12
 8000dae:	4812      	ldr	r0, [pc, #72]	@ (8000df8 <alt_main+0x17c>)
 8000db0:	f005 f8ba 	bl	8005f28 <HAL_TIM_PWM_Start>
	_Robot_state=ROBOT_SETHOME;
 8000db4:	4b11      	ldr	r3, [pc, #68]	@ (8000dfc <alt_main+0x180>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	701a      	strb	r2, [r3, #0]
	Set_dir_sethome=false;
 8000dba:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <alt_main+0x184>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	701a      	strb	r2, [r3, #0]
	HUT(0);
 8000dc0:	4b04      	ldr	r3, [pc, #16]	@ (8000dd4 <alt_main+0x158>)
 8000dc2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000dc6:	619a      	str	r2, [r3, #24]

	return 0;
 8000dc8:	2300      	movs	r3, #0
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3704      	adds	r7, #4
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd90      	pop	{r4, r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	200003dc 	.word	0x200003dc
 8000ddc:	20000424 	.word	0x20000424
 8000de0:	40020400 	.word	0x40020400
 8000de4:	40020000 	.word	0x40020000
 8000de8:	200000f8 	.word	0x200000f8
 8000dec:	200000f4 	.word	0x200000f4
 8000df0:	40020800 	.word	0x40020800
 8000df4:	200000fc 	.word	0x200000fc
 8000df8:	2000046c 	.word	0x2000046c
 8000dfc:	200000ac 	.word	0x200000ac
 8000e00:	20000159 	.word	0x20000159

08000e04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	607b      	str	r3, [r7, #4]
 8000e0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000e80 <MX_DMA_Init+0x7c>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	4a1b      	ldr	r2, [pc, #108]	@ (8000e80 <MX_DMA_Init+0x7c>)
 8000e14:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1a:	4b19      	ldr	r3, [pc, #100]	@ (8000e80 <MX_DMA_Init+0x7c>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e22:	607b      	str	r3, [r7, #4]
 8000e24:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000e26:	2200      	movs	r2, #0
 8000e28:	2105      	movs	r1, #5
 8000e2a:	200b      	movs	r0, #11
 8000e2c:	f001 fa38 	bl	80022a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000e30:	200b      	movs	r0, #11
 8000e32:	f001 fa51 	bl	80022d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2105      	movs	r1, #5
 8000e3a:	200c      	movs	r0, #12
 8000e3c:	f001 fa30 	bl	80022a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000e40:	200c      	movs	r0, #12
 8000e42:	f001 fa49 	bl	80022d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2105      	movs	r1, #5
 8000e4a:	200d      	movs	r0, #13
 8000e4c:	f001 fa28 	bl	80022a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000e50:	200d      	movs	r0, #13
 8000e52:	f001 fa41 	bl	80022d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2105      	movs	r1, #5
 8000e5a:	200e      	movs	r0, #14
 8000e5c:	f001 fa20 	bl	80022a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000e60:	200e      	movs	r0, #14
 8000e62:	f001 fa39 	bl	80022d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8000e66:	2200      	movs	r2, #0
 8000e68:	2105      	movs	r1, #5
 8000e6a:	200f      	movs	r0, #15
 8000e6c:	f001 fa18 	bl	80022a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000e70:	200f      	movs	r0, #15
 8000e72:	f001 fa31 	bl	80022d8 <HAL_NVIC_EnableIRQ>

}
 8000e76:	bf00      	nop
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	40023800 	.word	0x40023800

08000e84 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Seme_Tx_dwin */
  Seme_Tx_dwinHandle = osSemaphoreNew(1, 1, &Seme_Tx_dwin_attributes);
 8000e88:	4a18      	ldr	r2, [pc, #96]	@ (8000eec <MX_FREERTOS_Init+0x68>)
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	2001      	movs	r0, #1
 8000e8e:	f007 fee8 	bl	8008c62 <osSemaphoreNew>
 8000e92:	4603      	mov	r3, r0
 8000e94:	4a16      	ldr	r2, [pc, #88]	@ (8000ef0 <MX_FREERTOS_Init+0x6c>)
 8000e96:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue_DWIN */
  Queue_DWINHandle = osMessageQueueNew (37, sizeof(uint8_t), &Queue_DWIN_attributes);
 8000e98:	4a16      	ldr	r2, [pc, #88]	@ (8000ef4 <MX_FREERTOS_Init+0x70>)
 8000e9a:	2101      	movs	r1, #1
 8000e9c:	2025      	movs	r0, #37	@ 0x25
 8000e9e:	f007 ffff 	bl	8008ea0 <osMessageQueueNew>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	4a14      	ldr	r2, [pc, #80]	@ (8000ef8 <MX_FREERTOS_Init+0x74>)
 8000ea6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Sensor_Task */
  Sensor_TaskHandle = osThreadNew(Sensor_AS5600, NULL, &Sensor_Task_attributes);
 8000ea8:	4a14      	ldr	r2, [pc, #80]	@ (8000efc <MX_FREERTOS_Init+0x78>)
 8000eaa:	2100      	movs	r1, #0
 8000eac:	4814      	ldr	r0, [pc, #80]	@ (8000f00 <MX_FREERTOS_Init+0x7c>)
 8000eae:	f007 fe2b 	bl	8008b08 <osThreadNew>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	4a13      	ldr	r2, [pc, #76]	@ (8000f04 <MX_FREERTOS_Init+0x80>)
 8000eb6:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(Task_check_sethome, NULL, &myTask02_attributes);
 8000eb8:	4a13      	ldr	r2, [pc, #76]	@ (8000f08 <MX_FREERTOS_Init+0x84>)
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4813      	ldr	r0, [pc, #76]	@ (8000f0c <MX_FREERTOS_Init+0x88>)
 8000ebe:	f007 fe23 	bl	8008b08 <osThreadNew>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	4a12      	ldr	r2, [pc, #72]	@ (8000f10 <MX_FREERTOS_Init+0x8c>)
 8000ec6:	6013      	str	r3, [r2, #0]

  /* creation of TaskHmi */
  TaskHmiHandle = osThreadNew(Dwin_Task, NULL, &TaskHmi_attributes);
 8000ec8:	4a12      	ldr	r2, [pc, #72]	@ (8000f14 <MX_FREERTOS_Init+0x90>)
 8000eca:	2100      	movs	r1, #0
 8000ecc:	4812      	ldr	r0, [pc, #72]	@ (8000f18 <MX_FREERTOS_Init+0x94>)
 8000ece:	f007 fe1b 	bl	8008b08 <osThreadNew>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	4a11      	ldr	r2, [pc, #68]	@ (8000f1c <MX_FREERTOS_Init+0x98>)
 8000ed6:	6013      	str	r3, [r2, #0]

  /* creation of Task_DMA_HMI */
  Task_DMA_HMIHandle = osThreadNew(TASK_DMA_ENTRY, NULL, &Task_DMA_HMI_attributes);
 8000ed8:	4a11      	ldr	r2, [pc, #68]	@ (8000f20 <MX_FREERTOS_Init+0x9c>)
 8000eda:	2100      	movs	r1, #0
 8000edc:	4811      	ldr	r0, [pc, #68]	@ (8000f24 <MX_FREERTOS_Init+0xa0>)
 8000ede:	f007 fe13 	bl	8008b08 <osThreadNew>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	4a10      	ldr	r2, [pc, #64]	@ (8000f28 <MX_FREERTOS_Init+0xa4>)
 8000ee6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000ee8:	bf00      	nop
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	0800c678 	.word	0x0800c678
 8000ef0:	20000170 	.word	0x20000170
 8000ef4:	0800c660 	.word	0x0800c660
 8000ef8:	2000016c 	.word	0x2000016c
 8000efc:	0800c5d0 	.word	0x0800c5d0
 8000f00:	08000f2d 	.word	0x08000f2d
 8000f04:	2000015c 	.word	0x2000015c
 8000f08:	0800c5f4 	.word	0x0800c5f4
 8000f0c:	08000f41 	.word	0x08000f41
 8000f10:	20000160 	.word	0x20000160
 8000f14:	0800c618 	.word	0x0800c618
 8000f18:	08000f55 	.word	0x08000f55
 8000f1c:	20000164 	.word	0x20000164
 8000f20:	0800c63c 	.word	0x0800c63c
 8000f24:	08000f69 	.word	0x08000f69
 8000f28:	20000168 	.word	0x20000168

08000f2c <Sensor_AS5600>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Sensor_AS5600 */
void Sensor_AS5600(void *argument)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Sensor_AS5600 */
  /* Infinite loop */
	Sensor_AS5600_RTOS();
 8000f34:	f7ff fcf6 	bl	8000924 <Sensor_AS5600_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END Sensor_AS5600 */
}
 8000f38:	bf00      	nop
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <Task_check_sethome>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task_check_sethome */
void Task_check_sethome(void *argument)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_check_sethome */
	Sethome_Step_RTOS();
 8000f48:	f7ff fcf6 	bl	8000938 <Sethome_Step_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END Task_check_sethome */
}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <Dwin_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Dwin_Task */
void Dwin_Task(void *argument)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Dwin_Task */
  /* Infinite loop */
	Dwin_RTOS();
 8000f5c:	f7ff fdd2 	bl	8000b04 <Dwin_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END Dwin_Task */
}
 8000f60:	bf00      	nop
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <TASK_DMA_ENTRY>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TASK_DMA_ENTRY */
void TASK_DMA_ENTRY(void *argument)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TASK_DMA_ENTRY */
  /* Infinite loop */
	DwinUsartTask_RTOS();
 8000f70:	f7ff fd98 	bl	8000aa4 <DwinUsartTask_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END TASK_DMA_ENTRY */
}
 8000f74:	bf00      	nop
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08c      	sub	sp, #48	@ 0x30
 8000f80:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f82:	f107 031c 	add.w	r3, r7, #28
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	605a      	str	r2, [r3, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
 8000f8e:	60da      	str	r2, [r3, #12]
 8000f90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	61bb      	str	r3, [r7, #24]
 8000f96:	4b69      	ldr	r3, [pc, #420]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9a:	4a68      	ldr	r2, [pc, #416]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8000f9c:	f043 0310 	orr.w	r3, r3, #16
 8000fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa2:	4b66      	ldr	r3, [pc, #408]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa6:	f003 0310 	and.w	r3, r3, #16
 8000faa:	61bb      	str	r3, [r7, #24]
 8000fac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	617b      	str	r3, [r7, #20]
 8000fb2:	4b62      	ldr	r3, [pc, #392]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb6:	4a61      	ldr	r2, [pc, #388]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8000fb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fbe:	4b5f      	ldr	r3, [pc, #380]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fc6:	617b      	str	r3, [r7, #20]
 8000fc8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	4b5b      	ldr	r3, [pc, #364]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	4a5a      	ldr	r2, [pc, #360]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8000fd4:	f043 0304 	orr.w	r3, r3, #4
 8000fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fda:	4b58      	ldr	r3, [pc, #352]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	f003 0304 	and.w	r3, r3, #4
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	4b54      	ldr	r3, [pc, #336]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fee:	4a53      	ldr	r2, [pc, #332]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff6:	4b51      	ldr	r3, [pc, #324]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	60bb      	str	r3, [r7, #8]
 8001006:	4b4d      	ldr	r3, [pc, #308]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	4a4c      	ldr	r2, [pc, #304]	@ (800113c <MX_GPIO_Init+0x1c0>)
 800100c:	f043 0302 	orr.w	r3, r3, #2
 8001010:	6313      	str	r3, [r2, #48]	@ 0x30
 8001012:	4b4a      	ldr	r3, [pc, #296]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001016:	f003 0302 	and.w	r3, r3, #2
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	607b      	str	r3, [r7, #4]
 8001022:	4b46      	ldr	r3, [pc, #280]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	4a45      	ldr	r2, [pc, #276]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8001028:	f043 0308 	orr.w	r3, r3, #8
 800102c:	6313      	str	r3, [r2, #48]	@ 0x30
 800102e:	4b43      	ldr	r3, [pc, #268]	@ (800113c <MX_GPIO_Init+0x1c0>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	f003 0308 	and.w	r3, r3, #8
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_12
 800103a:	2200      	movs	r2, #0
 800103c:	f24f 0156 	movw	r1, #61526	@ 0xf056
 8001040:	483f      	ldr	r0, [pc, #252]	@ (8001140 <MX_GPIO_Init+0x1c4>)
 8001042:	f001 ff0f 	bl	8002e64 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8001046:	2200      	movs	r2, #0
 8001048:	210f      	movs	r1, #15
 800104a:	483e      	ldr	r0, [pc, #248]	@ (8001144 <MX_GPIO_Init+0x1c8>)
 800104c:	f001 ff0a 	bl	8002e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8001050:	2200      	movs	r2, #0
 8001052:	210e      	movs	r1, #14
 8001054:	483c      	ldr	r0, [pc, #240]	@ (8001148 <MX_GPIO_Init+0x1cc>)
 8001056:	f001 ff05 	bl	8002e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 800105a:	2200      	movs	r2, #0
 800105c:	f44f 4171 	mov.w	r1, #61696	@ 0xf100
 8001060:	483a      	ldr	r0, [pc, #232]	@ (800114c <MX_GPIO_Init+0x1d0>)
 8001062:	f001 feff 	bl	8002e64 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	2110      	movs	r1, #16
 800106a:	4839      	ldr	r0, [pc, #228]	@ (8001150 <MX_GPIO_Init+0x1d4>)
 800106c:	f001 fefa 	bl	8002e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE6 PE12
                           PE13 PE14 PE15 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_12
 8001070:	f24f 0356 	movw	r3, #61526	@ 0xf056
 8001074:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001076:	2301      	movs	r3, #1
 8001078:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107a:	2300      	movs	r3, #0
 800107c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107e:	2300      	movs	r3, #0
 8001080:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001082:	f107 031c 	add.w	r3, r7, #28
 8001086:	4619      	mov	r1, r3
 8001088:	482d      	ldr	r0, [pc, #180]	@ (8001140 <MX_GPIO_Init+0x1c4>)
 800108a:	f001 fd4f 	bl	8002b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE3 PE5 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_0;
 800108e:	2329      	movs	r3, #41	@ 0x29
 8001090:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001092:	2300      	movs	r3, #0
 8001094:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800109a:	f107 031c 	add.w	r3, r7, #28
 800109e:	4619      	mov	r1, r3
 80010a0:	4827      	ldr	r0, [pc, #156]	@ (8001140 <MX_GPIO_Init+0x1c4>)
 80010a2:	f001 fd43 	bl	8002b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80010a6:	230f      	movs	r3, #15
 80010a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010aa:	2301      	movs	r3, #1
 80010ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b2:	2300      	movs	r3, #0
 80010b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010b6:	f107 031c 	add.w	r3, r7, #28
 80010ba:	4619      	mov	r1, r3
 80010bc:	4821      	ldr	r0, [pc, #132]	@ (8001144 <MX_GPIO_Init+0x1c8>)
 80010be:	f001 fd35 	bl	8002b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80010c2:	230e      	movs	r3, #14
 80010c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c6:	2301      	movs	r3, #1
 80010c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ce:	2303      	movs	r3, #3
 80010d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d2:	f107 031c 	add.w	r3, r7, #28
 80010d6:	4619      	mov	r1, r3
 80010d8:	481b      	ldr	r0, [pc, #108]	@ (8001148 <MX_GPIO_Init+0x1cc>)
 80010da:	f001 fd27 	bl	8002b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80010de:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 80010e2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e4:	2301      	movs	r3, #1
 80010e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ec:	2300      	movs	r3, #0
 80010ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f0:	f107 031c 	add.w	r3, r7, #28
 80010f4:	4619      	mov	r1, r3
 80010f6:	4815      	ldr	r0, [pc, #84]	@ (800114c <MX_GPIO_Init+0x1d0>)
 80010f8:	f001 fd18 	bl	8002b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80010fc:	2310      	movs	r3, #16
 80010fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001100:	2301      	movs	r3, #1
 8001102:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001104:	2300      	movs	r3, #0
 8001106:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001108:	2300      	movs	r3, #0
 800110a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800110c:	f107 031c 	add.w	r3, r7, #28
 8001110:	4619      	mov	r1, r3
 8001112:	480f      	ldr	r0, [pc, #60]	@ (8001150 <MX_GPIO_Init+0x1d4>)
 8001114:	f001 fd0a 	bl	8002b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001118:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800111c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800111e:	2300      	movs	r3, #0
 8001120:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001126:	f107 031c 	add.w	r3, r7, #28
 800112a:	4619      	mov	r1, r3
 800112c:	4807      	ldr	r0, [pc, #28]	@ (800114c <MX_GPIO_Init+0x1d0>)
 800112e:	f001 fcfd 	bl	8002b2c <HAL_GPIO_Init>

}
 8001132:	bf00      	nop
 8001134:	3730      	adds	r7, #48	@ 0x30
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40023800 	.word	0x40023800
 8001140:	40021000 	.word	0x40021000
 8001144:	40020800 	.word	0x40020800
 8001148:	40020000 	.word	0x40020000
 800114c:	40020400 	.word	0x40020400
 8001150:	40020c00 	.word	0x40020c00

08001154 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c2_rx;
DMA_HandleTypeDef hdma_i2c3_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001158:	4b12      	ldr	r3, [pc, #72]	@ (80011a4 <MX_I2C1_Init+0x50>)
 800115a:	4a13      	ldr	r2, [pc, #76]	@ (80011a8 <MX_I2C1_Init+0x54>)
 800115c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800115e:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <MX_I2C1_Init+0x50>)
 8001160:	4a12      	ldr	r2, [pc, #72]	@ (80011ac <MX_I2C1_Init+0x58>)
 8001162:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001164:	4b0f      	ldr	r3, [pc, #60]	@ (80011a4 <MX_I2C1_Init+0x50>)
 8001166:	2200      	movs	r2, #0
 8001168:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800116a:	4b0e      	ldr	r3, [pc, #56]	@ (80011a4 <MX_I2C1_Init+0x50>)
 800116c:	2200      	movs	r2, #0
 800116e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001170:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <MX_I2C1_Init+0x50>)
 8001172:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001176:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001178:	4b0a      	ldr	r3, [pc, #40]	@ (80011a4 <MX_I2C1_Init+0x50>)
 800117a:	2200      	movs	r2, #0
 800117c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800117e:	4b09      	ldr	r3, [pc, #36]	@ (80011a4 <MX_I2C1_Init+0x50>)
 8001180:	2200      	movs	r2, #0
 8001182:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001184:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <MX_I2C1_Init+0x50>)
 8001186:	2200      	movs	r2, #0
 8001188:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800118a:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <MX_I2C1_Init+0x50>)
 800118c:	2200      	movs	r2, #0
 800118e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001190:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <MX_I2C1_Init+0x50>)
 8001192:	f001 fe81 	bl	8002e98 <HAL_I2C_Init>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800119c:	f000 fa88 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20000174 	.word	0x20000174
 80011a8:	40005400 	.word	0x40005400
 80011ac:	00061a80 	.word	0x00061a80

080011b0 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80011b4:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <MX_I2C2_Init+0x50>)
 80011b6:	4a13      	ldr	r2, [pc, #76]	@ (8001204 <MX_I2C2_Init+0x54>)
 80011b8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80011ba:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <MX_I2C2_Init+0x50>)
 80011bc:	4a12      	ldr	r2, [pc, #72]	@ (8001208 <MX_I2C2_Init+0x58>)
 80011be:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <MX_I2C2_Init+0x50>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80011c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001200 <MX_I2C2_Init+0x50>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <MX_I2C2_Init+0x50>)
 80011ce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011d2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001200 <MX_I2C2_Init+0x50>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80011da:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <MX_I2C2_Init+0x50>)
 80011dc:	2200      	movs	r2, #0
 80011de:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011e0:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <MX_I2C2_Init+0x50>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <MX_I2C2_Init+0x50>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80011ec:	4804      	ldr	r0, [pc, #16]	@ (8001200 <MX_I2C2_Init+0x50>)
 80011ee:	f001 fe53 	bl	8002e98 <HAL_I2C_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80011f8:	f000 fa5a 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	200001c8 	.word	0x200001c8
 8001204:	40005800 	.word	0x40005800
 8001208:	00061a80 	.word	0x00061a80

0800120c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001210:	4b12      	ldr	r3, [pc, #72]	@ (800125c <MX_I2C3_Init+0x50>)
 8001212:	4a13      	ldr	r2, [pc, #76]	@ (8001260 <MX_I2C3_Init+0x54>)
 8001214:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8001216:	4b11      	ldr	r3, [pc, #68]	@ (800125c <MX_I2C3_Init+0x50>)
 8001218:	4a12      	ldr	r2, [pc, #72]	@ (8001264 <MX_I2C3_Init+0x58>)
 800121a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800121c:	4b0f      	ldr	r3, [pc, #60]	@ (800125c <MX_I2C3_Init+0x50>)
 800121e:	2200      	movs	r2, #0
 8001220:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001222:	4b0e      	ldr	r3, [pc, #56]	@ (800125c <MX_I2C3_Init+0x50>)
 8001224:	2200      	movs	r2, #0
 8001226:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001228:	4b0c      	ldr	r3, [pc, #48]	@ (800125c <MX_I2C3_Init+0x50>)
 800122a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800122e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001230:	4b0a      	ldr	r3, [pc, #40]	@ (800125c <MX_I2C3_Init+0x50>)
 8001232:	2200      	movs	r2, #0
 8001234:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001236:	4b09      	ldr	r3, [pc, #36]	@ (800125c <MX_I2C3_Init+0x50>)
 8001238:	2200      	movs	r2, #0
 800123a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800123c:	4b07      	ldr	r3, [pc, #28]	@ (800125c <MX_I2C3_Init+0x50>)
 800123e:	2200      	movs	r2, #0
 8001240:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001242:	4b06      	ldr	r3, [pc, #24]	@ (800125c <MX_I2C3_Init+0x50>)
 8001244:	2200      	movs	r2, #0
 8001246:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001248:	4804      	ldr	r0, [pc, #16]	@ (800125c <MX_I2C3_Init+0x50>)
 800124a:	f001 fe25 	bl	8002e98 <HAL_I2C_Init>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001254:	f000 fa2c 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001258:	bf00      	nop
 800125a:	bd80      	pop	{r7, pc}
 800125c:	2000021c 	.word	0x2000021c
 8001260:	40005c00 	.word	0x40005c00
 8001264:	00061a80 	.word	0x00061a80

08001268 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08e      	sub	sp, #56	@ 0x38
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001270:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	605a      	str	r2, [r3, #4]
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	60da      	str	r2, [r3, #12]
 800127e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a67      	ldr	r2, [pc, #412]	@ (8001424 <HAL_I2C_MspInit+0x1bc>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d162      	bne.n	8001350 <HAL_I2C_MspInit+0xe8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	623b      	str	r3, [r7, #32]
 800128e:	4b66      	ldr	r3, [pc, #408]	@ (8001428 <HAL_I2C_MspInit+0x1c0>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	4a65      	ldr	r2, [pc, #404]	@ (8001428 <HAL_I2C_MspInit+0x1c0>)
 8001294:	f043 0302 	orr.w	r3, r3, #2
 8001298:	6313      	str	r3, [r2, #48]	@ 0x30
 800129a:	4b63      	ldr	r3, [pc, #396]	@ (8001428 <HAL_I2C_MspInit+0x1c0>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	623b      	str	r3, [r7, #32]
 80012a4:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012a6:	23c0      	movs	r3, #192	@ 0xc0
 80012a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012aa:	2312      	movs	r3, #18
 80012ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b2:	2303      	movs	r3, #3
 80012b4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012b6:	2304      	movs	r3, #4
 80012b8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012be:	4619      	mov	r1, r3
 80012c0:	485a      	ldr	r0, [pc, #360]	@ (800142c <HAL_I2C_MspInit+0x1c4>)
 80012c2:	f001 fc33 	bl	8002b2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	61fb      	str	r3, [r7, #28]
 80012ca:	4b57      	ldr	r3, [pc, #348]	@ (8001428 <HAL_I2C_MspInit+0x1c0>)
 80012cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ce:	4a56      	ldr	r2, [pc, #344]	@ (8001428 <HAL_I2C_MspInit+0x1c0>)
 80012d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80012d6:	4b54      	ldr	r3, [pc, #336]	@ (8001428 <HAL_I2C_MspInit+0x1c0>)
 80012d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012de:	61fb      	str	r3, [r7, #28]
 80012e0:	69fb      	ldr	r3, [r7, #28]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80012e2:	4b53      	ldr	r3, [pc, #332]	@ (8001430 <HAL_I2C_MspInit+0x1c8>)
 80012e4:	4a53      	ldr	r2, [pc, #332]	@ (8001434 <HAL_I2C_MspInit+0x1cc>)
 80012e6:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80012e8:	4b51      	ldr	r3, [pc, #324]	@ (8001430 <HAL_I2C_MspInit+0x1c8>)
 80012ea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80012ee:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012f0:	4b4f      	ldr	r3, [pc, #316]	@ (8001430 <HAL_I2C_MspInit+0x1c8>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012f6:	4b4e      	ldr	r3, [pc, #312]	@ (8001430 <HAL_I2C_MspInit+0x1c8>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012fc:	4b4c      	ldr	r3, [pc, #304]	@ (8001430 <HAL_I2C_MspInit+0x1c8>)
 80012fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001302:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001304:	4b4a      	ldr	r3, [pc, #296]	@ (8001430 <HAL_I2C_MspInit+0x1c8>)
 8001306:	2200      	movs	r2, #0
 8001308:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800130a:	4b49      	ldr	r3, [pc, #292]	@ (8001430 <HAL_I2C_MspInit+0x1c8>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001310:	4b47      	ldr	r3, [pc, #284]	@ (8001430 <HAL_I2C_MspInit+0x1c8>)
 8001312:	2200      	movs	r2, #0
 8001314:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001316:	4b46      	ldr	r3, [pc, #280]	@ (8001430 <HAL_I2C_MspInit+0x1c8>)
 8001318:	2200      	movs	r2, #0
 800131a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800131c:	4b44      	ldr	r3, [pc, #272]	@ (8001430 <HAL_I2C_MspInit+0x1c8>)
 800131e:	2200      	movs	r2, #0
 8001320:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001322:	4843      	ldr	r0, [pc, #268]	@ (8001430 <HAL_I2C_MspInit+0x1c8>)
 8001324:	f000 ffe6 	bl	80022f4 <HAL_DMA_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 800132e:	f000 f9bf 	bl	80016b0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a3e      	ldr	r2, [pc, #248]	@ (8001430 <HAL_I2C_MspInit+0x1c8>)
 8001336:	639a      	str	r2, [r3, #56]	@ 0x38
 8001338:	4a3d      	ldr	r2, [pc, #244]	@ (8001430 <HAL_I2C_MspInit+0x1c8>)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800133e:	2200      	movs	r2, #0
 8001340:	2105      	movs	r1, #5
 8001342:	201f      	movs	r0, #31
 8001344:	f000 ffac 	bl	80022a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001348:	201f      	movs	r0, #31
 800134a:	f000 ffc5 	bl	80022d8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800134e:	e101      	b.n	8001554 <HAL_I2C_MspInit+0x2ec>
  else if(i2cHandle->Instance==I2C2)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a38      	ldr	r2, [pc, #224]	@ (8001438 <HAL_I2C_MspInit+0x1d0>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d174      	bne.n	8001444 <HAL_I2C_MspInit+0x1dc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	61bb      	str	r3, [r7, #24]
 800135e:	4b32      	ldr	r3, [pc, #200]	@ (8001428 <HAL_I2C_MspInit+0x1c0>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001362:	4a31      	ldr	r2, [pc, #196]	@ (8001428 <HAL_I2C_MspInit+0x1c0>)
 8001364:	f043 0302 	orr.w	r3, r3, #2
 8001368:	6313      	str	r3, [r2, #48]	@ 0x30
 800136a:	4b2f      	ldr	r3, [pc, #188]	@ (8001428 <HAL_I2C_MspInit+0x1c0>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	61bb      	str	r3, [r7, #24]
 8001374:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001376:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800137c:	2312      	movs	r3, #18
 800137e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001384:	2303      	movs	r3, #3
 8001386:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001388:	2304      	movs	r3, #4
 800138a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800138c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001390:	4619      	mov	r1, r3
 8001392:	4826      	ldr	r0, [pc, #152]	@ (800142c <HAL_I2C_MspInit+0x1c4>)
 8001394:	f001 fbca 	bl	8002b2c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001398:	2300      	movs	r3, #0
 800139a:	617b      	str	r3, [r7, #20]
 800139c:	4b22      	ldr	r3, [pc, #136]	@ (8001428 <HAL_I2C_MspInit+0x1c0>)
 800139e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a0:	4a21      	ldr	r2, [pc, #132]	@ (8001428 <HAL_I2C_MspInit+0x1c0>)
 80013a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80013a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001428 <HAL_I2C_MspInit+0x1c0>)
 80013aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013b0:	617b      	str	r3, [r7, #20]
 80013b2:	697b      	ldr	r3, [r7, #20]
    hdma_i2c2_rx.Instance = DMA1_Stream3;
 80013b4:	4b21      	ldr	r3, [pc, #132]	@ (800143c <HAL_I2C_MspInit+0x1d4>)
 80013b6:	4a22      	ldr	r2, [pc, #136]	@ (8001440 <HAL_I2C_MspInit+0x1d8>)
 80013b8:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 80013ba:	4b20      	ldr	r3, [pc, #128]	@ (800143c <HAL_I2C_MspInit+0x1d4>)
 80013bc:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80013c0:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013c2:	4b1e      	ldr	r3, [pc, #120]	@ (800143c <HAL_I2C_MspInit+0x1d4>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013c8:	4b1c      	ldr	r3, [pc, #112]	@ (800143c <HAL_I2C_MspInit+0x1d4>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80013ce:	4b1b      	ldr	r3, [pc, #108]	@ (800143c <HAL_I2C_MspInit+0x1d4>)
 80013d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013d4:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013d6:	4b19      	ldr	r3, [pc, #100]	@ (800143c <HAL_I2C_MspInit+0x1d4>)
 80013d8:	2200      	movs	r2, #0
 80013da:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013dc:	4b17      	ldr	r3, [pc, #92]	@ (800143c <HAL_I2C_MspInit+0x1d4>)
 80013de:	2200      	movs	r2, #0
 80013e0:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80013e2:	4b16      	ldr	r3, [pc, #88]	@ (800143c <HAL_I2C_MspInit+0x1d4>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80013e8:	4b14      	ldr	r3, [pc, #80]	@ (800143c <HAL_I2C_MspInit+0x1d4>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013ee:	4b13      	ldr	r3, [pc, #76]	@ (800143c <HAL_I2C_MspInit+0x1d4>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80013f4:	4811      	ldr	r0, [pc, #68]	@ (800143c <HAL_I2C_MspInit+0x1d4>)
 80013f6:	f000 ff7d 	bl	80022f4 <HAL_DMA_Init>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <HAL_I2C_MspInit+0x19c>
      Error_Handler();
 8001400:	f000 f956 	bl	80016b0 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c2_rx);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4a0d      	ldr	r2, [pc, #52]	@ (800143c <HAL_I2C_MspInit+0x1d4>)
 8001408:	639a      	str	r2, [r3, #56]	@ 0x38
 800140a:	4a0c      	ldr	r2, [pc, #48]	@ (800143c <HAL_I2C_MspInit+0x1d4>)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8001410:	2200      	movs	r2, #0
 8001412:	2105      	movs	r1, #5
 8001414:	2021      	movs	r0, #33	@ 0x21
 8001416:	f000 ff43 	bl	80022a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800141a:	2021      	movs	r0, #33	@ 0x21
 800141c:	f000 ff5c 	bl	80022d8 <HAL_NVIC_EnableIRQ>
}
 8001420:	e098      	b.n	8001554 <HAL_I2C_MspInit+0x2ec>
 8001422:	bf00      	nop
 8001424:	40005400 	.word	0x40005400
 8001428:	40023800 	.word	0x40023800
 800142c:	40020400 	.word	0x40020400
 8001430:	20000270 	.word	0x20000270
 8001434:	40026010 	.word	0x40026010
 8001438:	40005800 	.word	0x40005800
 800143c:	200002d0 	.word	0x200002d0
 8001440:	40026058 	.word	0x40026058
  else if(i2cHandle->Instance==I2C3)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a44      	ldr	r2, [pc, #272]	@ (800155c <HAL_I2C_MspInit+0x2f4>)
 800144a:	4293      	cmp	r3, r2
 800144c:	f040 8082 	bne.w	8001554 <HAL_I2C_MspInit+0x2ec>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001450:	2300      	movs	r3, #0
 8001452:	613b      	str	r3, [r7, #16]
 8001454:	4b42      	ldr	r3, [pc, #264]	@ (8001560 <HAL_I2C_MspInit+0x2f8>)
 8001456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001458:	4a41      	ldr	r2, [pc, #260]	@ (8001560 <HAL_I2C_MspInit+0x2f8>)
 800145a:	f043 0304 	orr.w	r3, r3, #4
 800145e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001460:	4b3f      	ldr	r3, [pc, #252]	@ (8001560 <HAL_I2C_MspInit+0x2f8>)
 8001462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001464:	f003 0304 	and.w	r3, r3, #4
 8001468:	613b      	str	r3, [r7, #16]
 800146a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800146c:	2300      	movs	r3, #0
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	4b3b      	ldr	r3, [pc, #236]	@ (8001560 <HAL_I2C_MspInit+0x2f8>)
 8001472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001474:	4a3a      	ldr	r2, [pc, #232]	@ (8001560 <HAL_I2C_MspInit+0x2f8>)
 8001476:	f043 0301 	orr.w	r3, r3, #1
 800147a:	6313      	str	r3, [r2, #48]	@ 0x30
 800147c:	4b38      	ldr	r3, [pc, #224]	@ (8001560 <HAL_I2C_MspInit+0x2f8>)
 800147e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001480:	f003 0301 	and.w	r3, r3, #1
 8001484:	60fb      	str	r3, [r7, #12]
 8001486:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001488:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800148c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800148e:	2312      	movs	r3, #18
 8001490:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001492:	2300      	movs	r3, #0
 8001494:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001496:	2303      	movs	r3, #3
 8001498:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800149a:	2304      	movs	r3, #4
 800149c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800149e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014a2:	4619      	mov	r1, r3
 80014a4:	482f      	ldr	r0, [pc, #188]	@ (8001564 <HAL_I2C_MspInit+0x2fc>)
 80014a6:	f001 fb41 	bl	8002b2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80014aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014b0:	2312      	movs	r3, #18
 80014b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b8:	2303      	movs	r3, #3
 80014ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80014bc:	2304      	movs	r3, #4
 80014be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014c4:	4619      	mov	r1, r3
 80014c6:	4828      	ldr	r0, [pc, #160]	@ (8001568 <HAL_I2C_MspInit+0x300>)
 80014c8:	f001 fb30 	bl	8002b2c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80014cc:	2300      	movs	r3, #0
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	4b23      	ldr	r3, [pc, #140]	@ (8001560 <HAL_I2C_MspInit+0x2f8>)
 80014d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d4:	4a22      	ldr	r2, [pc, #136]	@ (8001560 <HAL_I2C_MspInit+0x2f8>)
 80014d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80014da:	6413      	str	r3, [r2, #64]	@ 0x40
 80014dc:	4b20      	ldr	r3, [pc, #128]	@ (8001560 <HAL_I2C_MspInit+0x2f8>)
 80014de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c3_rx.Instance = DMA1_Stream2;
 80014e8:	4b20      	ldr	r3, [pc, #128]	@ (800156c <HAL_I2C_MspInit+0x304>)
 80014ea:	4a21      	ldr	r2, [pc, #132]	@ (8001570 <HAL_I2C_MspInit+0x308>)
 80014ec:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_3;
 80014ee:	4b1f      	ldr	r3, [pc, #124]	@ (800156c <HAL_I2C_MspInit+0x304>)
 80014f0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80014f4:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014f6:	4b1d      	ldr	r3, [pc, #116]	@ (800156c <HAL_I2C_MspInit+0x304>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014fc:	4b1b      	ldr	r3, [pc, #108]	@ (800156c <HAL_I2C_MspInit+0x304>)
 80014fe:	2200      	movs	r2, #0
 8001500:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001502:	4b1a      	ldr	r3, [pc, #104]	@ (800156c <HAL_I2C_MspInit+0x304>)
 8001504:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001508:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800150a:	4b18      	ldr	r3, [pc, #96]	@ (800156c <HAL_I2C_MspInit+0x304>)
 800150c:	2200      	movs	r2, #0
 800150e:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001510:	4b16      	ldr	r3, [pc, #88]	@ (800156c <HAL_I2C_MspInit+0x304>)
 8001512:	2200      	movs	r2, #0
 8001514:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 8001516:	4b15      	ldr	r3, [pc, #84]	@ (800156c <HAL_I2C_MspInit+0x304>)
 8001518:	2200      	movs	r2, #0
 800151a:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800151c:	4b13      	ldr	r3, [pc, #76]	@ (800156c <HAL_I2C_MspInit+0x304>)
 800151e:	2200      	movs	r2, #0
 8001520:	621a      	str	r2, [r3, #32]
    hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001522:	4b12      	ldr	r3, [pc, #72]	@ (800156c <HAL_I2C_MspInit+0x304>)
 8001524:	2200      	movs	r2, #0
 8001526:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 8001528:	4810      	ldr	r0, [pc, #64]	@ (800156c <HAL_I2C_MspInit+0x304>)
 800152a:	f000 fee3 	bl	80022f4 <HAL_DMA_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <HAL_I2C_MspInit+0x2d0>
      Error_Handler();
 8001534:	f000 f8bc 	bl	80016b0 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c3_rx);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	4a0c      	ldr	r2, [pc, #48]	@ (800156c <HAL_I2C_MspInit+0x304>)
 800153c:	639a      	str	r2, [r3, #56]	@ 0x38
 800153e:	4a0b      	ldr	r2, [pc, #44]	@ (800156c <HAL_I2C_MspInit+0x304>)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 5, 0);
 8001544:	2200      	movs	r2, #0
 8001546:	2105      	movs	r1, #5
 8001548:	2048      	movs	r0, #72	@ 0x48
 800154a:	f000 fea9 	bl	80022a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 800154e:	2048      	movs	r0, #72	@ 0x48
 8001550:	f000 fec2 	bl	80022d8 <HAL_NVIC_EnableIRQ>
}
 8001554:	bf00      	nop
 8001556:	3738      	adds	r7, #56	@ 0x38
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	40005c00 	.word	0x40005c00
 8001560:	40023800 	.word	0x40023800
 8001564:	40020800 	.word	0x40020800
 8001568:	40020000 	.word	0x40020000
 800156c:	20000330 	.word	0x20000330
 8001570:	40026040 	.word	0x40026040

08001574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001578:	f000 fd74 	bl	8002064 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800157c:	f000 f822 	bl	80015c4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(2000);//ỔN ĐỊNH MÀN HÌNH
 8001580:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001584:	f000 fdb0 	bl	80020e8 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001588:	f7ff fcf8 	bl	8000f7c <MX_GPIO_Init>
  MX_DMA_Init();
 800158c:	f7ff fc3a 	bl	8000e04 <MX_DMA_Init>
  MX_I2C1_Init();
 8001590:	f7ff fde0 	bl	8001154 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001594:	f7ff fe0c 	bl	80011b0 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001598:	f7ff fe38 	bl	800120c <MX_I2C3_Init>
  MX_USART3_UART_Init();
 800159c:	f000 fc24 	bl	8001de8 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80015a0:	f000 fa2a 	bl	80019f8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80015a4:	f000 fa74 	bl	8001a90 <MX_TIM3_Init>
  MX_TIM4_Init();
 80015a8:	f000 fac6 	bl	8001b38 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80015ac:	f000 fbf2 	bl	8001d94 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  alt_main();
 80015b0:	f7ff fb64 	bl	8000c7c <alt_main>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80015b4:	f007 fa5e 	bl	8008a74 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80015b8:	f7ff fc64 	bl	8000e84 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80015bc:	f007 fa7e 	bl	8008abc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015c0:	bf00      	nop
 80015c2:	e7fd      	b.n	80015c0 <main+0x4c>

080015c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b094      	sub	sp, #80	@ 0x50
 80015c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ca:	f107 0320 	add.w	r3, r7, #32
 80015ce:	2230      	movs	r2, #48	@ 0x30
 80015d0:	2100      	movs	r1, #0
 80015d2:	4618      	mov	r0, r3
 80015d4:	f00a ff28 	bl	800c428 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015d8:	f107 030c 	add.w	r3, r7, #12
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]
 80015e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e8:	2300      	movs	r3, #0
 80015ea:	60bb      	str	r3, [r7, #8]
 80015ec:	4b22      	ldr	r3, [pc, #136]	@ (8001678 <SystemClock_Config+0xb4>)
 80015ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f0:	4a21      	ldr	r2, [pc, #132]	@ (8001678 <SystemClock_Config+0xb4>)
 80015f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80015f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001678 <SystemClock_Config+0xb4>)
 80015fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001600:	60bb      	str	r3, [r7, #8]
 8001602:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001604:	2300      	movs	r3, #0
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	4b1c      	ldr	r3, [pc, #112]	@ (800167c <SystemClock_Config+0xb8>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a1b      	ldr	r2, [pc, #108]	@ (800167c <SystemClock_Config+0xb8>)
 800160e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001612:	6013      	str	r3, [r2, #0]
 8001614:	4b19      	ldr	r3, [pc, #100]	@ (800167c <SystemClock_Config+0xb8>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800161c:	607b      	str	r3, [r7, #4]
 800161e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001620:	2302      	movs	r3, #2
 8001622:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001624:	2301      	movs	r3, #1
 8001626:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001628:	2310      	movs	r3, #16
 800162a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800162c:	2300      	movs	r3, #0
 800162e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001630:	f107 0320 	add.w	r3, r7, #32
 8001634:	4618      	mov	r0, r3
 8001636:	f003 fedd 	bl	80053f4 <HAL_RCC_OscConfig>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001640:	f000 f836 	bl	80016b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001644:	230f      	movs	r3, #15
 8001646:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001648:	2300      	movs	r3, #0
 800164a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001650:	2300      	movs	r3, #0
 8001652:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001654:	2300      	movs	r3, #0
 8001656:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001658:	f107 030c 	add.w	r3, r7, #12
 800165c:	2100      	movs	r1, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f004 f940 	bl	80058e4 <HAL_RCC_ClockConfig>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800166a:	f000 f821 	bl	80016b0 <Error_Handler>
  }
}
 800166e:	bf00      	nop
 8001670:	3750      	adds	r7, #80	@ 0x50
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40023800 	.word	0x40023800
 800167c:	40007000 	.word	0x40007000

08001680 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a07      	ldr	r2, [pc, #28]	@ (80016ac <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d101      	bne.n	8001696 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001692:	f000 fd09 	bl	80020a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2){
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800169e:	d101      	bne.n	80016a4 <HAL_TIM_PeriodElapsedCallback+0x24>
	  TIM2_CALLBACK_STEP();
 80016a0:	f7ff fab6 	bl	8000c10 <TIM2_CALLBACK_STEP>
  }
  /* USER CODE END Callback 1 */
}
 80016a4:	bf00      	nop
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40001400 	.word	0x40001400

080016b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016b4:	b672      	cpsid	i
}
 80016b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <Error_Handler+0x8>

080016bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	4b12      	ldr	r3, [pc, #72]	@ (8001710 <HAL_MspInit+0x54>)
 80016c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ca:	4a11      	ldr	r2, [pc, #68]	@ (8001710 <HAL_MspInit+0x54>)
 80016cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80016d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001710 <HAL_MspInit+0x54>)
 80016d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	603b      	str	r3, [r7, #0]
 80016e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001710 <HAL_MspInit+0x54>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001710 <HAL_MspInit+0x54>)
 80016e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ee:	4b08      	ldr	r3, [pc, #32]	@ (8001710 <HAL_MspInit+0x54>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016f6:	603b      	str	r3, [r7, #0]
 80016f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016fa:	2200      	movs	r2, #0
 80016fc:	210f      	movs	r1, #15
 80016fe:	f06f 0001 	mvn.w	r0, #1
 8001702:	f000 fdcd 	bl	80022a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001706:	bf00      	nop
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40023800 	.word	0x40023800

08001714 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b08e      	sub	sp, #56	@ 0x38
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800171c:	2300      	movs	r3, #0
 800171e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001720:	2300      	movs	r3, #0
 8001722:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001724:	2300      	movs	r3, #0
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	4b33      	ldr	r3, [pc, #204]	@ (80017f8 <HAL_InitTick+0xe4>)
 800172a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172c:	4a32      	ldr	r2, [pc, #200]	@ (80017f8 <HAL_InitTick+0xe4>)
 800172e:	f043 0320 	orr.w	r3, r3, #32
 8001732:	6413      	str	r3, [r2, #64]	@ 0x40
 8001734:	4b30      	ldr	r3, [pc, #192]	@ (80017f8 <HAL_InitTick+0xe4>)
 8001736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001738:	f003 0320 	and.w	r3, r3, #32
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001740:	f107 0210 	add.w	r2, r7, #16
 8001744:	f107 0314 	add.w	r3, r7, #20
 8001748:	4611      	mov	r1, r2
 800174a:	4618      	mov	r0, r3
 800174c:	f004 faaa 	bl	8005ca4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001750:	6a3b      	ldr	r3, [r7, #32]
 8001752:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001756:	2b00      	cmp	r3, #0
 8001758:	d103      	bne.n	8001762 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800175a:	f004 fa7b 	bl	8005c54 <HAL_RCC_GetPCLK1Freq>
 800175e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001760:	e004      	b.n	800176c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001762:	f004 fa77 	bl	8005c54 <HAL_RCC_GetPCLK1Freq>
 8001766:	4603      	mov	r3, r0
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800176c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800176e:	4a23      	ldr	r2, [pc, #140]	@ (80017fc <HAL_InitTick+0xe8>)
 8001770:	fba2 2303 	umull	r2, r3, r2, r3
 8001774:	0c9b      	lsrs	r3, r3, #18
 8001776:	3b01      	subs	r3, #1
 8001778:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 800177a:	4b21      	ldr	r3, [pc, #132]	@ (8001800 <HAL_InitTick+0xec>)
 800177c:	4a21      	ldr	r2, [pc, #132]	@ (8001804 <HAL_InitTick+0xf0>)
 800177e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001780:	4b1f      	ldr	r3, [pc, #124]	@ (8001800 <HAL_InitTick+0xec>)
 8001782:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001786:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001788:	4a1d      	ldr	r2, [pc, #116]	@ (8001800 <HAL_InitTick+0xec>)
 800178a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800178c:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 800178e:	4b1c      	ldr	r3, [pc, #112]	@ (8001800 <HAL_InitTick+0xec>)
 8001790:	2200      	movs	r2, #0
 8001792:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001794:	4b1a      	ldr	r3, [pc, #104]	@ (8001800 <HAL_InitTick+0xec>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800179a:	4b19      	ldr	r3, [pc, #100]	@ (8001800 <HAL_InitTick+0xec>)
 800179c:	2200      	movs	r2, #0
 800179e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 80017a0:	4817      	ldr	r0, [pc, #92]	@ (8001800 <HAL_InitTick+0xec>)
 80017a2:	f004 fab1 	bl	8005d08 <HAL_TIM_Base_Init>
 80017a6:	4603      	mov	r3, r0
 80017a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80017ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d11b      	bne.n	80017ec <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80017b4:	4812      	ldr	r0, [pc, #72]	@ (8001800 <HAL_InitTick+0xec>)
 80017b6:	f004 faf7 	bl	8005da8 <HAL_TIM_Base_Start_IT>
 80017ba:	4603      	mov	r3, r0
 80017bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80017c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d111      	bne.n	80017ec <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80017c8:	2037      	movs	r0, #55	@ 0x37
 80017ca:	f000 fd85 	bl	80022d8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b0f      	cmp	r3, #15
 80017d2:	d808      	bhi.n	80017e6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80017d4:	2200      	movs	r2, #0
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	2037      	movs	r0, #55	@ 0x37
 80017da:	f000 fd61 	bl	80022a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017de:	4a0a      	ldr	r2, [pc, #40]	@ (8001808 <HAL_InitTick+0xf4>)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6013      	str	r3, [r2, #0]
 80017e4:	e002      	b.n	80017ec <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80017ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3738      	adds	r7, #56	@ 0x38
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	40023800 	.word	0x40023800
 80017fc:	431bde83 	.word	0x431bde83
 8001800:	20000390 	.word	0x20000390
 8001804:	40001400 	.word	0x40001400
 8001808:	20000004 	.word	0x20000004

0800180c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <NMI_Handler+0x4>

08001814 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <HardFault_Handler+0x4>

0800181c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <MemManage_Handler+0x4>

08001824 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <BusFault_Handler+0x4>

0800182c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <UsageFault_Handler+0x4>

08001834 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
	...

08001844 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001848:	4802      	ldr	r0, [pc, #8]	@ (8001854 <DMA1_Stream0_IRQHandler+0x10>)
 800184a:	f000 feeb 	bl	8002624 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	20000270 	.word	0x20000270

08001858 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800185c:	4802      	ldr	r0, [pc, #8]	@ (8001868 <DMA1_Stream1_IRQHandler+0x10>)
 800185e:	f000 fee1 	bl	8002624 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	20000544 	.word	0x20000544

0800186c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 8001870:	4802      	ldr	r0, [pc, #8]	@ (800187c <DMA1_Stream2_IRQHandler+0x10>)
 8001872:	f000 fed7 	bl	8002624 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20000330 	.word	0x20000330

08001880 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8001884:	4802      	ldr	r0, [pc, #8]	@ (8001890 <DMA1_Stream3_IRQHandler+0x10>)
 8001886:	f000 fecd 	bl	8002624 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	200002d0 	.word	0x200002d0

08001894 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001898:	4802      	ldr	r0, [pc, #8]	@ (80018a4 <DMA1_Stream4_IRQHandler+0x10>)
 800189a:	f000 fec3 	bl	8002624 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	200005a4 	.word	0x200005a4

080018a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018ac:	4802      	ldr	r0, [pc, #8]	@ (80018b8 <TIM2_IRQHandler+0x10>)
 80018ae:	f004 fd37 	bl	8006320 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200003dc 	.word	0x200003dc

080018bc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80018c0:	4802      	ldr	r0, [pc, #8]	@ (80018cc <I2C1_EV_IRQHandler+0x10>)
 80018c2:	f001 fe6d 	bl	80035a0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000174 	.word	0x20000174

080018d0 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80018d4:	4802      	ldr	r0, [pc, #8]	@ (80018e0 <I2C2_EV_IRQHandler+0x10>)
 80018d6:	f001 fe63 	bl	80035a0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	200001c8 	.word	0x200001c8

080018e4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80018e8:	4802      	ldr	r0, [pc, #8]	@ (80018f4 <USART3_IRQHandler+0x10>)
 80018ea:	f005 fc87 	bl	80071fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	200004fc 	.word	0x200004fc

080018f8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80018fc:	4802      	ldr	r0, [pc, #8]	@ (8001908 <TIM7_IRQHandler+0x10>)
 80018fe:	f004 fd0f 	bl	8006320 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000390 	.word	0x20000390

0800190c <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8001910:	4802      	ldr	r0, [pc, #8]	@ (800191c <I2C3_EV_IRQHandler+0x10>)
 8001912:	f001 fe45 	bl	80035a0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	2000021c 	.word	0x2000021c

08001920 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return 1;
 8001924:	2301      	movs	r3, #1
}
 8001926:	4618      	mov	r0, r3
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <_kill>:

int _kill(int pid, int sig)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800193a:	f00a fdd1 	bl	800c4e0 <__errno>
 800193e:	4603      	mov	r3, r0
 8001940:	2216      	movs	r2, #22
 8001942:	601a      	str	r2, [r3, #0]
  return -1;
 8001944:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001948:	4618      	mov	r0, r3
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}

08001950 <_exit>:

void _exit (int status)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001958:	f04f 31ff 	mov.w	r1, #4294967295
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f7ff ffe7 	bl	8001930 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001962:	bf00      	nop
 8001964:	e7fd      	b.n	8001962 <_exit+0x12>
	...

08001968 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001970:	4a14      	ldr	r2, [pc, #80]	@ (80019c4 <_sbrk+0x5c>)
 8001972:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <_sbrk+0x60>)
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800197c:	4b13      	ldr	r3, [pc, #76]	@ (80019cc <_sbrk+0x64>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d102      	bne.n	800198a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001984:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <_sbrk+0x64>)
 8001986:	4a12      	ldr	r2, [pc, #72]	@ (80019d0 <_sbrk+0x68>)
 8001988:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800198a:	4b10      	ldr	r3, [pc, #64]	@ (80019cc <_sbrk+0x64>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	429a      	cmp	r2, r3
 8001996:	d207      	bcs.n	80019a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001998:	f00a fda2 	bl	800c4e0 <__errno>
 800199c:	4603      	mov	r3, r0
 800199e:	220c      	movs	r2, #12
 80019a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295
 80019a6:	e009      	b.n	80019bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019a8:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <_sbrk+0x64>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ae:	4b07      	ldr	r3, [pc, #28]	@ (80019cc <_sbrk+0x64>)
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	4a05      	ldr	r2, [pc, #20]	@ (80019cc <_sbrk+0x64>)
 80019b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019ba:	68fb      	ldr	r3, [r7, #12]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3718      	adds	r7, #24
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20020000 	.word	0x20020000
 80019c8:	00000400 	.word	0x00000400
 80019cc:	200003d8 	.word	0x200003d8
 80019d0:	200050a8 	.word	0x200050a8

080019d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019d8:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <SystemInit+0x20>)
 80019da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019de:	4a05      	ldr	r2, [pc, #20]	@ (80019f4 <SystemInit+0x20>)
 80019e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b086      	sub	sp, #24
 80019fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019fe:	f107 0308 	add.w	r3, r7, #8
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	605a      	str	r2, [r3, #4]
 8001a08:	609a      	str	r2, [r3, #8]
 8001a0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a0c:	463b      	mov	r3, r7
 8001a0e:	2200      	movs	r2, #0
 8001a10:	601a      	str	r2, [r3, #0]
 8001a12:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a14:	4b1d      	ldr	r3, [pc, #116]	@ (8001a8c <MX_TIM2_Init+0x94>)
 8001a16:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a1a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a8c <MX_TIM2_Init+0x94>)
 8001a1e:	2253      	movs	r2, #83	@ 0x53
 8001a20:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a22:	4b1a      	ldr	r3, [pc, #104]	@ (8001a8c <MX_TIM2_Init+0x94>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001a28:	4b18      	ldr	r3, [pc, #96]	@ (8001a8c <MX_TIM2_Init+0x94>)
 8001a2a:	2263      	movs	r2, #99	@ 0x63
 8001a2c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a2e:	4b17      	ldr	r3, [pc, #92]	@ (8001a8c <MX_TIM2_Init+0x94>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a34:	4b15      	ldr	r3, [pc, #84]	@ (8001a8c <MX_TIM2_Init+0x94>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a3a:	4814      	ldr	r0, [pc, #80]	@ (8001a8c <MX_TIM2_Init+0x94>)
 8001a3c:	f004 f964 	bl	8005d08 <HAL_TIM_Base_Init>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001a46:	f7ff fe33 	bl	80016b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a50:	f107 0308 	add.w	r3, r7, #8
 8001a54:	4619      	mov	r1, r3
 8001a56:	480d      	ldr	r0, [pc, #52]	@ (8001a8c <MX_TIM2_Init+0x94>)
 8001a58:	f004 fe14 	bl	8006684 <HAL_TIM_ConfigClockSource>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001a62:	f7ff fe25 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a66:	2300      	movs	r3, #0
 8001a68:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a6e:	463b      	mov	r3, r7
 8001a70:	4619      	mov	r1, r3
 8001a72:	4806      	ldr	r0, [pc, #24]	@ (8001a8c <MX_TIM2_Init+0x94>)
 8001a74:	f005 fa0c 	bl	8006e90 <HAL_TIMEx_MasterConfigSynchronization>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001a7e:	f7ff fe17 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a82:	bf00      	nop
 8001a84:	3718      	adds	r7, #24
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	200003dc 	.word	0x200003dc

08001a90 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08c      	sub	sp, #48	@ 0x30
 8001a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a96:	f107 030c 	add.w	r3, r7, #12
 8001a9a:	2224      	movs	r2, #36	@ 0x24
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f00a fcc2 	bl	800c428 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa4:	1d3b      	adds	r3, r7, #4
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001aac:	4b20      	ldr	r3, [pc, #128]	@ (8001b30 <MX_TIM3_Init+0xa0>)
 8001aae:	4a21      	ldr	r2, [pc, #132]	@ (8001b34 <MX_TIM3_Init+0xa4>)
 8001ab0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ab2:	4b1f      	ldr	r3, [pc, #124]	@ (8001b30 <MX_TIM3_Init+0xa0>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b30 <MX_TIM3_Init+0xa0>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001abe:	4b1c      	ldr	r3, [pc, #112]	@ (8001b30 <MX_TIM3_Init+0xa0>)
 8001ac0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ac4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b30 <MX_TIM3_Init+0xa0>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001acc:	4b18      	ldr	r3, [pc, #96]	@ (8001b30 <MX_TIM3_Init+0xa0>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ada:	2301      	movs	r3, #1
 8001adc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001aea:	2301      	movs	r3, #1
 8001aec:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001aee:	2300      	movs	r3, #0
 8001af0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001af6:	f107 030c 	add.w	r3, r7, #12
 8001afa:	4619      	mov	r1, r3
 8001afc:	480c      	ldr	r0, [pc, #48]	@ (8001b30 <MX_TIM3_Init+0xa0>)
 8001afe:	f004 fadb 	bl	80060b8 <HAL_TIM_Encoder_Init>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001b08:	f7ff fdd2 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	4619      	mov	r1, r3
 8001b18:	4805      	ldr	r0, [pc, #20]	@ (8001b30 <MX_TIM3_Init+0xa0>)
 8001b1a:	f005 f9b9 	bl	8006e90 <HAL_TIMEx_MasterConfigSynchronization>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001b24:	f7ff fdc4 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b28:	bf00      	nop
 8001b2a:	3730      	adds	r7, #48	@ 0x30
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	20000424 	.word	0x20000424
 8001b34:	40000400 	.word	0x40000400

08001b38 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b08a      	sub	sp, #40	@ 0x28
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b3e:	f107 0320 	add.w	r3, r7, #32
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b48:	1d3b      	adds	r3, r7, #4
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]
 8001b54:	611a      	str	r2, [r3, #16]
 8001b56:	615a      	str	r2, [r3, #20]
 8001b58:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b5a:	4b27      	ldr	r3, [pc, #156]	@ (8001bf8 <MX_TIM4_Init+0xc0>)
 8001b5c:	4a27      	ldr	r2, [pc, #156]	@ (8001bfc <MX_TIM4_Init+0xc4>)
 8001b5e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8001b60:	4b25      	ldr	r3, [pc, #148]	@ (8001bf8 <MX_TIM4_Init+0xc0>)
 8001b62:	2253      	movs	r2, #83	@ 0x53
 8001b64:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b66:	4b24      	ldr	r3, [pc, #144]	@ (8001bf8 <MX_TIM4_Init+0xc0>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8001b6c:	4b22      	ldr	r3, [pc, #136]	@ (8001bf8 <MX_TIM4_Init+0xc0>)
 8001b6e:	2263      	movs	r2, #99	@ 0x63
 8001b70:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b72:	4b21      	ldr	r3, [pc, #132]	@ (8001bf8 <MX_TIM4_Init+0xc0>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b78:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf8 <MX_TIM4_Init+0xc0>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001b7e:	481e      	ldr	r0, [pc, #120]	@ (8001bf8 <MX_TIM4_Init+0xc0>)
 8001b80:	f004 f982 	bl	8005e88 <HAL_TIM_PWM_Init>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8001b8a:	f7ff fd91 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b92:	2300      	movs	r3, #0
 8001b94:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b96:	f107 0320 	add.w	r3, r7, #32
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4816      	ldr	r0, [pc, #88]	@ (8001bf8 <MX_TIM4_Init+0xc0>)
 8001b9e:	f005 f977 	bl	8006e90 <HAL_TIMEx_MasterConfigSynchronization>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8001ba8:	f7ff fd82 	bl	80016b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bac:	2360      	movs	r3, #96	@ 0x60
 8001bae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bbc:	1d3b      	adds	r3, r7, #4
 8001bbe:	2208      	movs	r2, #8
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	480d      	ldr	r0, [pc, #52]	@ (8001bf8 <MX_TIM4_Init+0xc0>)
 8001bc4:	f004 fc9c 	bl	8006500 <HAL_TIM_PWM_ConfigChannel>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001bce:	f7ff fd6f 	bl	80016b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001bd2:	1d3b      	adds	r3, r7, #4
 8001bd4:	220c      	movs	r2, #12
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4807      	ldr	r0, [pc, #28]	@ (8001bf8 <MX_TIM4_Init+0xc0>)
 8001bda:	f004 fc91 	bl	8006500 <HAL_TIM_PWM_ConfigChannel>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001be4:	f7ff fd64 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001be8:	4803      	ldr	r0, [pc, #12]	@ (8001bf8 <MX_TIM4_Init+0xc0>)
 8001bea:	f000 f899 	bl	8001d20 <HAL_TIM_MspPostInit>

}
 8001bee:	bf00      	nop
 8001bf0:	3728      	adds	r7, #40	@ 0x28
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	2000046c 	.word	0x2000046c
 8001bfc:	40000800 	.word	0x40000800

08001c00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c10:	d115      	bne.n	8001c3e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	4b0c      	ldr	r3, [pc, #48]	@ (8001c48 <HAL_TIM_Base_MspInit+0x48>)
 8001c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1a:	4a0b      	ldr	r2, [pc, #44]	@ (8001c48 <HAL_TIM_Base_MspInit+0x48>)
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c22:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <HAL_TIM_Base_MspInit+0x48>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2105      	movs	r1, #5
 8001c32:	201c      	movs	r0, #28
 8001c34:	f000 fb34 	bl	80022a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c38:	201c      	movs	r0, #28
 8001c3a:	f000 fb4d 	bl	80022d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001c3e:	bf00      	nop
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40023800 	.word	0x40023800

08001c4c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	@ 0x28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 0314 	add.w	r3, r7, #20
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a19      	ldr	r2, [pc, #100]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0x84>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d12b      	bne.n	8001cc6 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	613b      	str	r3, [r7, #16]
 8001c72:	4b18      	ldr	r3, [pc, #96]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c76:	4a17      	ldr	r2, [pc, #92]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c78:	f043 0302 	orr.w	r3, r3, #2
 8001c7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c7e:	4b15      	ldr	r3, [pc, #84]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	613b      	str	r3, [r7, #16]
 8001c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	4b11      	ldr	r3, [pc, #68]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c92:	4a10      	ldr	r2, [pc, #64]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ca6:	23c0      	movs	r3, #192	@ 0xc0
 8001ca8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001caa:	2302      	movs	r3, #2
 8001cac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cba:	f107 0314 	add.w	r3, r7, #20
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4805      	ldr	r0, [pc, #20]	@ (8001cd8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001cc2:	f000 ff33 	bl	8002b2c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001cc6:	bf00      	nop
 8001cc8:	3728      	adds	r7, #40	@ 0x28
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40000400 	.word	0x40000400
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	40020000 	.word	0x40020000

08001cdc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a0b      	ldr	r2, [pc, #44]	@ (8001d18 <HAL_TIM_PWM_MspInit+0x3c>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d10d      	bne.n	8001d0a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8001d1c <HAL_TIM_PWM_MspInit+0x40>)
 8001cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf6:	4a09      	ldr	r2, [pc, #36]	@ (8001d1c <HAL_TIM_PWM_MspInit+0x40>)
 8001cf8:	f043 0304 	orr.w	r3, r3, #4
 8001cfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cfe:	4b07      	ldr	r3, [pc, #28]	@ (8001d1c <HAL_TIM_PWM_MspInit+0x40>)
 8001d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d02:	f003 0304 	and.w	r3, r3, #4
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001d0a:	bf00      	nop
 8001d0c:	3714      	adds	r7, #20
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	40000800 	.word	0x40000800
 8001d1c:	40023800 	.word	0x40023800

08001d20 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b088      	sub	sp, #32
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d28:	f107 030c 	add.w	r3, r7, #12
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	60da      	str	r2, [r3, #12]
 8001d36:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a12      	ldr	r2, [pc, #72]	@ (8001d88 <HAL_TIM_MspPostInit+0x68>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d11e      	bne.n	8001d80 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	60bb      	str	r3, [r7, #8]
 8001d46:	4b11      	ldr	r3, [pc, #68]	@ (8001d8c <HAL_TIM_MspPostInit+0x6c>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4a:	4a10      	ldr	r2, [pc, #64]	@ (8001d8c <HAL_TIM_MspPostInit+0x6c>)
 8001d4c:	f043 0308 	orr.w	r3, r3, #8
 8001d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d52:	4b0e      	ldr	r3, [pc, #56]	@ (8001d8c <HAL_TIM_MspPostInit+0x6c>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d56:	f003 0308 	and.w	r3, r3, #8
 8001d5a:	60bb      	str	r3, [r7, #8]
 8001d5c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001d5e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001d62:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d64:	2302      	movs	r3, #2
 8001d66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001d70:	2302      	movs	r3, #2
 8001d72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d74:	f107 030c 	add.w	r3, r7, #12
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4805      	ldr	r0, [pc, #20]	@ (8001d90 <HAL_TIM_MspPostInit+0x70>)
 8001d7c:	f000 fed6 	bl	8002b2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001d80:	bf00      	nop
 8001d82:	3720      	adds	r7, #32
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40000800 	.word	0x40000800
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	40020c00 	.word	0x40020c00

08001d94 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d98:	4b11      	ldr	r3, [pc, #68]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001d9a:	4a12      	ldr	r2, [pc, #72]	@ (8001de4 <MX_USART2_UART_Init+0x50>)
 8001d9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d9e:	4b10      	ldr	r3, [pc, #64]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001da0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001da4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001da6:	4b0e      	ldr	r3, [pc, #56]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dac:	4b0c      	ldr	r3, [pc, #48]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001db2:	4b0b      	ldr	r3, [pc, #44]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001db8:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001dba:	220c      	movs	r2, #12
 8001dbc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dbe:	4b08      	ldr	r3, [pc, #32]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dc4:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dca:	4805      	ldr	r0, [pc, #20]	@ (8001de0 <MX_USART2_UART_Init+0x4c>)
 8001dcc:	f005 f8f0 	bl	8006fb0 <HAL_UART_Init>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001dd6:	f7ff fc6b 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	200004b4 	.word	0x200004b4
 8001de4:	40004400 	.word	0x40004400

08001de8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001dec:	4b11      	ldr	r3, [pc, #68]	@ (8001e34 <MX_USART3_UART_Init+0x4c>)
 8001dee:	4a12      	ldr	r2, [pc, #72]	@ (8001e38 <MX_USART3_UART_Init+0x50>)
 8001df0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001df2:	4b10      	ldr	r3, [pc, #64]	@ (8001e34 <MX_USART3_UART_Init+0x4c>)
 8001df4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001df8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001e34 <MX_USART3_UART_Init+0x4c>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e00:	4b0c      	ldr	r3, [pc, #48]	@ (8001e34 <MX_USART3_UART_Init+0x4c>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e06:	4b0b      	ldr	r3, [pc, #44]	@ (8001e34 <MX_USART3_UART_Init+0x4c>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e0c:	4b09      	ldr	r3, [pc, #36]	@ (8001e34 <MX_USART3_UART_Init+0x4c>)
 8001e0e:	220c      	movs	r2, #12
 8001e10:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e12:	4b08      	ldr	r3, [pc, #32]	@ (8001e34 <MX_USART3_UART_Init+0x4c>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e18:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <MX_USART3_UART_Init+0x4c>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e1e:	4805      	ldr	r0, [pc, #20]	@ (8001e34 <MX_USART3_UART_Init+0x4c>)
 8001e20:	f005 f8c6 	bl	8006fb0 <HAL_UART_Init>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001e2a:	f7ff fc41 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	200004fc 	.word	0x200004fc
 8001e38:	40004800 	.word	0x40004800

08001e3c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b08c      	sub	sp, #48	@ 0x30
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e44:	f107 031c 	add.w	r3, r7, #28
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	605a      	str	r2, [r3, #4]
 8001e4e:	609a      	str	r2, [r3, #8]
 8001e50:	60da      	str	r2, [r3, #12]
 8001e52:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a65      	ldr	r2, [pc, #404]	@ (8001ff0 <HAL_UART_MspInit+0x1b4>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d12c      	bne.n	8001eb8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e5e:	2300      	movs	r3, #0
 8001e60:	61bb      	str	r3, [r7, #24]
 8001e62:	4b64      	ldr	r3, [pc, #400]	@ (8001ff4 <HAL_UART_MspInit+0x1b8>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e66:	4a63      	ldr	r2, [pc, #396]	@ (8001ff4 <HAL_UART_MspInit+0x1b8>)
 8001e68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e6e:	4b61      	ldr	r3, [pc, #388]	@ (8001ff4 <HAL_UART_MspInit+0x1b8>)
 8001e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e76:	61bb      	str	r3, [r7, #24]
 8001e78:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	617b      	str	r3, [r7, #20]
 8001e7e:	4b5d      	ldr	r3, [pc, #372]	@ (8001ff4 <HAL_UART_MspInit+0x1b8>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e82:	4a5c      	ldr	r2, [pc, #368]	@ (8001ff4 <HAL_UART_MspInit+0x1b8>)
 8001e84:	f043 0308 	orr.w	r3, r3, #8
 8001e88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e8a:	4b5a      	ldr	r3, [pc, #360]	@ (8001ff4 <HAL_UART_MspInit+0x1b8>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8e:	f003 0308 	and.w	r3, r3, #8
 8001e92:	617b      	str	r3, [r7, #20]
 8001e94:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001e96:	2360      	movs	r3, #96	@ 0x60
 8001e98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ea6:	2307      	movs	r3, #7
 8001ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eaa:	f107 031c 	add.w	r3, r7, #28
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4851      	ldr	r0, [pc, #324]	@ (8001ff8 <HAL_UART_MspInit+0x1bc>)
 8001eb2:	f000 fe3b 	bl	8002b2c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001eb6:	e096      	b.n	8001fe6 <HAL_UART_MspInit+0x1aa>
  else if(uartHandle->Instance==USART3)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a4f      	ldr	r2, [pc, #316]	@ (8001ffc <HAL_UART_MspInit+0x1c0>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	f040 8091 	bne.w	8001fe6 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	613b      	str	r3, [r7, #16]
 8001ec8:	4b4a      	ldr	r3, [pc, #296]	@ (8001ff4 <HAL_UART_MspInit+0x1b8>)
 8001eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ecc:	4a49      	ldr	r2, [pc, #292]	@ (8001ff4 <HAL_UART_MspInit+0x1b8>)
 8001ece:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ed2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ed4:	4b47      	ldr	r3, [pc, #284]	@ (8001ff4 <HAL_UART_MspInit+0x1b8>)
 8001ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001edc:	613b      	str	r3, [r7, #16]
 8001ede:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	4b43      	ldr	r3, [pc, #268]	@ (8001ff4 <HAL_UART_MspInit+0x1b8>)
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee8:	4a42      	ldr	r2, [pc, #264]	@ (8001ff4 <HAL_UART_MspInit+0x1b8>)
 8001eea:	f043 0308 	orr.w	r3, r3, #8
 8001eee:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ef0:	4b40      	ldr	r3, [pc, #256]	@ (8001ff4 <HAL_UART_MspInit+0x1b8>)
 8001ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef4:	f003 0308 	and.w	r3, r3, #8
 8001ef8:	60fb      	str	r3, [r7, #12]
 8001efa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001efc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f02:	2302      	movs	r3, #2
 8001f04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f0e:	2307      	movs	r3, #7
 8001f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f12:	f107 031c 	add.w	r3, r7, #28
 8001f16:	4619      	mov	r1, r3
 8001f18:	4837      	ldr	r0, [pc, #220]	@ (8001ff8 <HAL_UART_MspInit+0x1bc>)
 8001f1a:	f000 fe07 	bl	8002b2c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001f1e:	4b38      	ldr	r3, [pc, #224]	@ (8002000 <HAL_UART_MspInit+0x1c4>)
 8001f20:	4a38      	ldr	r2, [pc, #224]	@ (8002004 <HAL_UART_MspInit+0x1c8>)
 8001f22:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001f24:	4b36      	ldr	r3, [pc, #216]	@ (8002000 <HAL_UART_MspInit+0x1c4>)
 8001f26:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001f2a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f2c:	4b34      	ldr	r3, [pc, #208]	@ (8002000 <HAL_UART_MspInit+0x1c4>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f32:	4b33      	ldr	r3, [pc, #204]	@ (8002000 <HAL_UART_MspInit+0x1c4>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f38:	4b31      	ldr	r3, [pc, #196]	@ (8002000 <HAL_UART_MspInit+0x1c4>)
 8001f3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f3e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f40:	4b2f      	ldr	r3, [pc, #188]	@ (8002000 <HAL_UART_MspInit+0x1c4>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f46:	4b2e      	ldr	r3, [pc, #184]	@ (8002000 <HAL_UART_MspInit+0x1c4>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001f4c:	4b2c      	ldr	r3, [pc, #176]	@ (8002000 <HAL_UART_MspInit+0x1c4>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f52:	4b2b      	ldr	r3, [pc, #172]	@ (8002000 <HAL_UART_MspInit+0x1c4>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f58:	4b29      	ldr	r3, [pc, #164]	@ (8002000 <HAL_UART_MspInit+0x1c4>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001f5e:	4828      	ldr	r0, [pc, #160]	@ (8002000 <HAL_UART_MspInit+0x1c4>)
 8001f60:	f000 f9c8 	bl	80022f4 <HAL_DMA_Init>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <HAL_UART_MspInit+0x132>
      Error_Handler();
 8001f6a:	f7ff fba1 	bl	80016b0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a23      	ldr	r2, [pc, #140]	@ (8002000 <HAL_UART_MspInit+0x1c4>)
 8001f72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001f74:	4a22      	ldr	r2, [pc, #136]	@ (8002000 <HAL_UART_MspInit+0x1c4>)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 8001f7a:	4b23      	ldr	r3, [pc, #140]	@ (8002008 <HAL_UART_MspInit+0x1cc>)
 8001f7c:	4a23      	ldr	r2, [pc, #140]	@ (800200c <HAL_UART_MspInit+0x1d0>)
 8001f7e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_7;
 8001f80:	4b21      	ldr	r3, [pc, #132]	@ (8002008 <HAL_UART_MspInit+0x1cc>)
 8001f82:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001f86:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f88:	4b1f      	ldr	r3, [pc, #124]	@ (8002008 <HAL_UART_MspInit+0x1cc>)
 8001f8a:	2240      	movs	r2, #64	@ 0x40
 8001f8c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8002008 <HAL_UART_MspInit+0x1cc>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f94:	4b1c      	ldr	r3, [pc, #112]	@ (8002008 <HAL_UART_MspInit+0x1cc>)
 8001f96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f9a:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002008 <HAL_UART_MspInit+0x1cc>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fa2:	4b19      	ldr	r3, [pc, #100]	@ (8002008 <HAL_UART_MspInit+0x1cc>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001fa8:	4b17      	ldr	r3, [pc, #92]	@ (8002008 <HAL_UART_MspInit+0x1cc>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001fae:	4b16      	ldr	r3, [pc, #88]	@ (8002008 <HAL_UART_MspInit+0x1cc>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fb4:	4b14      	ldr	r3, [pc, #80]	@ (8002008 <HAL_UART_MspInit+0x1cc>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001fba:	4813      	ldr	r0, [pc, #76]	@ (8002008 <HAL_UART_MspInit+0x1cc>)
 8001fbc:	f000 f99a 	bl	80022f4 <HAL_DMA_Init>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <HAL_UART_MspInit+0x18e>
      Error_Handler();
 8001fc6:	f7ff fb73 	bl	80016b0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a0e      	ldr	r2, [pc, #56]	@ (8002008 <HAL_UART_MspInit+0x1cc>)
 8001fce:	639a      	str	r2, [r3, #56]	@ 0x38
 8001fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8002008 <HAL_UART_MspInit+0x1cc>)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	2105      	movs	r1, #5
 8001fda:	2027      	movs	r0, #39	@ 0x27
 8001fdc:	f000 f960 	bl	80022a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001fe0:	2027      	movs	r0, #39	@ 0x27
 8001fe2:	f000 f979 	bl	80022d8 <HAL_NVIC_EnableIRQ>
}
 8001fe6:	bf00      	nop
 8001fe8:	3730      	adds	r7, #48	@ 0x30
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40004400 	.word	0x40004400
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	40020c00 	.word	0x40020c00
 8001ffc:	40004800 	.word	0x40004800
 8002000:	20000544 	.word	0x20000544
 8002004:	40026028 	.word	0x40026028
 8002008:	200005a4 	.word	0x200005a4
 800200c:	40026070 	.word	0x40026070

08002010 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002010:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002048 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002014:	f7ff fcde 	bl	80019d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002018:	480c      	ldr	r0, [pc, #48]	@ (800204c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800201a:	490d      	ldr	r1, [pc, #52]	@ (8002050 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800201c:	4a0d      	ldr	r2, [pc, #52]	@ (8002054 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800201e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002020:	e002      	b.n	8002028 <LoopCopyDataInit>

08002022 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002022:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002024:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002026:	3304      	adds	r3, #4

08002028 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002028:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800202a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800202c:	d3f9      	bcc.n	8002022 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800202e:	4a0a      	ldr	r2, [pc, #40]	@ (8002058 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002030:	4c0a      	ldr	r4, [pc, #40]	@ (800205c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002032:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002034:	e001      	b.n	800203a <LoopFillZerobss>

08002036 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002036:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002038:	3204      	adds	r2, #4

0800203a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800203a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800203c:	d3fb      	bcc.n	8002036 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800203e:	f00a fa55 	bl	800c4ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002042:	f7ff fa97 	bl	8001574 <main>
  bx  lr    
 8002046:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002048:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800204c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002050:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002054:	0800c6b8 	.word	0x0800c6b8
  ldr r2, =_sbss
 8002058:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800205c:	200050a8 	.word	0x200050a8

08002060 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002060:	e7fe      	b.n	8002060 <ADC_IRQHandler>
	...

08002064 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002068:	4b0e      	ldr	r3, [pc, #56]	@ (80020a4 <HAL_Init+0x40>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a0d      	ldr	r2, [pc, #52]	@ (80020a4 <HAL_Init+0x40>)
 800206e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002072:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002074:	4b0b      	ldr	r3, [pc, #44]	@ (80020a4 <HAL_Init+0x40>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a0a      	ldr	r2, [pc, #40]	@ (80020a4 <HAL_Init+0x40>)
 800207a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800207e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002080:	4b08      	ldr	r3, [pc, #32]	@ (80020a4 <HAL_Init+0x40>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a07      	ldr	r2, [pc, #28]	@ (80020a4 <HAL_Init+0x40>)
 8002086:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800208a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800208c:	2003      	movs	r0, #3
 800208e:	f000 f8fc 	bl	800228a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002092:	200f      	movs	r0, #15
 8002094:	f7ff fb3e 	bl	8001714 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002098:	f7ff fb10 	bl	80016bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	40023c00 	.word	0x40023c00

080020a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020ac:	4b06      	ldr	r3, [pc, #24]	@ (80020c8 <HAL_IncTick+0x20>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	461a      	mov	r2, r3
 80020b2:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <HAL_IncTick+0x24>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4413      	add	r3, r2
 80020b8:	4a04      	ldr	r2, [pc, #16]	@ (80020cc <HAL_IncTick+0x24>)
 80020ba:	6013      	str	r3, [r2, #0]
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	20000008 	.word	0x20000008
 80020cc:	20000604 	.word	0x20000604

080020d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return uwTick;
 80020d4:	4b03      	ldr	r3, [pc, #12]	@ (80020e4 <HAL_GetTick+0x14>)
 80020d6:	681b      	ldr	r3, [r3, #0]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	20000604 	.word	0x20000604

080020e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f0:	f7ff ffee 	bl	80020d0 <HAL_GetTick>
 80020f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002100:	d005      	beq.n	800210e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002102:	4b0a      	ldr	r3, [pc, #40]	@ (800212c <HAL_Delay+0x44>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	461a      	mov	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4413      	add	r3, r2
 800210c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800210e:	bf00      	nop
 8002110:	f7ff ffde 	bl	80020d0 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	429a      	cmp	r2, r3
 800211e:	d8f7      	bhi.n	8002110 <HAL_Delay+0x28>
  {
  }
}
 8002120:	bf00      	nop
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20000008 	.word	0x20000008

08002130 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002140:	4b0c      	ldr	r3, [pc, #48]	@ (8002174 <__NVIC_SetPriorityGrouping+0x44>)
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800214c:	4013      	ands	r3, r2
 800214e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002158:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800215c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002160:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002162:	4a04      	ldr	r2, [pc, #16]	@ (8002174 <__NVIC_SetPriorityGrouping+0x44>)
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	60d3      	str	r3, [r2, #12]
}
 8002168:	bf00      	nop
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	e000ed00 	.word	0xe000ed00

08002178 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800217c:	4b04      	ldr	r3, [pc, #16]	@ (8002190 <__NVIC_GetPriorityGrouping+0x18>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	0a1b      	lsrs	r3, r3, #8
 8002182:	f003 0307 	and.w	r3, r3, #7
}
 8002186:	4618      	mov	r0, r3
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800219e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	db0b      	blt.n	80021be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021a6:	79fb      	ldrb	r3, [r7, #7]
 80021a8:	f003 021f 	and.w	r2, r3, #31
 80021ac:	4907      	ldr	r1, [pc, #28]	@ (80021cc <__NVIC_EnableIRQ+0x38>)
 80021ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b2:	095b      	lsrs	r3, r3, #5
 80021b4:	2001      	movs	r0, #1
 80021b6:	fa00 f202 	lsl.w	r2, r0, r2
 80021ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	e000e100 	.word	0xe000e100

080021d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	6039      	str	r1, [r7, #0]
 80021da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	db0a      	blt.n	80021fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	b2da      	uxtb	r2, r3
 80021e8:	490c      	ldr	r1, [pc, #48]	@ (800221c <__NVIC_SetPriority+0x4c>)
 80021ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ee:	0112      	lsls	r2, r2, #4
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	440b      	add	r3, r1
 80021f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021f8:	e00a      	b.n	8002210 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	4908      	ldr	r1, [pc, #32]	@ (8002220 <__NVIC_SetPriority+0x50>)
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	f003 030f 	and.w	r3, r3, #15
 8002206:	3b04      	subs	r3, #4
 8002208:	0112      	lsls	r2, r2, #4
 800220a:	b2d2      	uxtb	r2, r2
 800220c:	440b      	add	r3, r1
 800220e:	761a      	strb	r2, [r3, #24]
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr
 800221c:	e000e100 	.word	0xe000e100
 8002220:	e000ed00 	.word	0xe000ed00

08002224 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002224:	b480      	push	{r7}
 8002226:	b089      	sub	sp, #36	@ 0x24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f003 0307 	and.w	r3, r3, #7
 8002236:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	f1c3 0307 	rsb	r3, r3, #7
 800223e:	2b04      	cmp	r3, #4
 8002240:	bf28      	it	cs
 8002242:	2304      	movcs	r3, #4
 8002244:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	3304      	adds	r3, #4
 800224a:	2b06      	cmp	r3, #6
 800224c:	d902      	bls.n	8002254 <NVIC_EncodePriority+0x30>
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	3b03      	subs	r3, #3
 8002252:	e000      	b.n	8002256 <NVIC_EncodePriority+0x32>
 8002254:	2300      	movs	r3, #0
 8002256:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002258:	f04f 32ff 	mov.w	r2, #4294967295
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	43da      	mvns	r2, r3
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	401a      	ands	r2, r3
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800226c:	f04f 31ff 	mov.w	r1, #4294967295
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	fa01 f303 	lsl.w	r3, r1, r3
 8002276:	43d9      	mvns	r1, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800227c:	4313      	orrs	r3, r2
         );
}
 800227e:	4618      	mov	r0, r3
 8002280:	3724      	adds	r7, #36	@ 0x24
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b082      	sub	sp, #8
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f7ff ff4c 	bl	8002130 <__NVIC_SetPriorityGrouping>
}
 8002298:	bf00      	nop
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]
 80022ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022b2:	f7ff ff61 	bl	8002178 <__NVIC_GetPriorityGrouping>
 80022b6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	68b9      	ldr	r1, [r7, #8]
 80022bc:	6978      	ldr	r0, [r7, #20]
 80022be:	f7ff ffb1 	bl	8002224 <NVIC_EncodePriority>
 80022c2:	4602      	mov	r2, r0
 80022c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022c8:	4611      	mov	r1, r2
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7ff ff80 	bl	80021d0 <__NVIC_SetPriority>
}
 80022d0:	bf00      	nop
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff ff54 	bl	8002194 <__NVIC_EnableIRQ>
}
 80022ec:	bf00      	nop
 80022ee:	3708      	adds	r7, #8
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022fc:	2300      	movs	r3, #0
 80022fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002300:	f7ff fee6 	bl	80020d0 <HAL_GetTick>
 8002304:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d101      	bne.n	8002310 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e099      	b.n	8002444 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2202      	movs	r2, #2
 8002314:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f022 0201 	bic.w	r2, r2, #1
 800232e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002330:	e00f      	b.n	8002352 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002332:	f7ff fecd 	bl	80020d0 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b05      	cmp	r3, #5
 800233e:	d908      	bls.n	8002352 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2220      	movs	r2, #32
 8002344:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2203      	movs	r2, #3
 800234a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e078      	b.n	8002444 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1e8      	bne.n	8002332 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002368:	697a      	ldr	r2, [r7, #20]
 800236a:	4b38      	ldr	r3, [pc, #224]	@ (800244c <HAL_DMA_Init+0x158>)
 800236c:	4013      	ands	r3, r2
 800236e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685a      	ldr	r2, [r3, #4]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800237e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	691b      	ldr	r3, [r3, #16]
 8002384:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800238a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002396:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a1b      	ldr	r3, [r3, #32]
 800239c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800239e:	697a      	ldr	r2, [r7, #20]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a8:	2b04      	cmp	r3, #4
 80023aa:	d107      	bne.n	80023bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b4:	4313      	orrs	r3, r2
 80023b6:	697a      	ldr	r2, [r7, #20]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	697a      	ldr	r2, [r7, #20]
 80023c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	695b      	ldr	r3, [r3, #20]
 80023ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	f023 0307 	bic.w	r3, r3, #7
 80023d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d8:	697a      	ldr	r2, [r7, #20]
 80023da:	4313      	orrs	r3, r2
 80023dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e2:	2b04      	cmp	r3, #4
 80023e4:	d117      	bne.n	8002416 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ea:	697a      	ldr	r2, [r7, #20]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d00e      	beq.n	8002416 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f000 fb1b 	bl	8002a34 <DMA_CheckFifoParam>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d008      	beq.n	8002416 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2240      	movs	r2, #64	@ 0x40
 8002408:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002412:	2301      	movs	r3, #1
 8002414:	e016      	b.n	8002444 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	697a      	ldr	r2, [r7, #20]
 800241c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f000 fad2 	bl	80029c8 <DMA_CalcBaseAndBitshift>
 8002424:	4603      	mov	r3, r0
 8002426:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800242c:	223f      	movs	r2, #63	@ 0x3f
 800242e:	409a      	lsls	r2, r3
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2201      	movs	r2, #1
 800243e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002442:	2300      	movs	r3, #0
}
 8002444:	4618      	mov	r0, r3
 8002446:	3718      	adds	r7, #24
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	f010803f 	.word	0xf010803f

08002450 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b086      	sub	sp, #24
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
 800245c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800245e:	2300      	movs	r3, #0
 8002460:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002466:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800246e:	2b01      	cmp	r3, #1
 8002470:	d101      	bne.n	8002476 <HAL_DMA_Start_IT+0x26>
 8002472:	2302      	movs	r3, #2
 8002474:	e040      	b.n	80024f8 <HAL_DMA_Start_IT+0xa8>
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2201      	movs	r2, #1
 800247a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b01      	cmp	r3, #1
 8002488:	d12f      	bne.n	80024ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2202      	movs	r2, #2
 800248e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2200      	movs	r2, #0
 8002496:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	68b9      	ldr	r1, [r7, #8]
 800249e:	68f8      	ldr	r0, [r7, #12]
 80024a0:	f000 fa64 	bl	800296c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024a8:	223f      	movs	r2, #63	@ 0x3f
 80024aa:	409a      	lsls	r2, r3
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f042 0216 	orr.w	r2, r2, #22
 80024be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d007      	beq.n	80024d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f042 0208 	orr.w	r2, r2, #8
 80024d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f042 0201 	orr.w	r2, r2, #1
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	e005      	b.n	80024f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2200      	movs	r2, #0
 80024ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80024f2:	2302      	movs	r3, #2
 80024f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80024f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3718      	adds	r7, #24
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800250e:	f7ff fddf 	bl	80020d0 <HAL_GetTick>
 8002512:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800251a:	b2db      	uxtb	r3, r3
 800251c:	2b02      	cmp	r3, #2
 800251e:	d008      	beq.n	8002532 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2280      	movs	r2, #128	@ 0x80
 8002524:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e052      	b.n	80025d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 0216 	bic.w	r2, r2, #22
 8002540:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	695a      	ldr	r2, [r3, #20]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002550:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002556:	2b00      	cmp	r3, #0
 8002558:	d103      	bne.n	8002562 <HAL_DMA_Abort+0x62>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800255e:	2b00      	cmp	r3, #0
 8002560:	d007      	beq.n	8002572 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 0208 	bic.w	r2, r2, #8
 8002570:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 0201 	bic.w	r2, r2, #1
 8002580:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002582:	e013      	b.n	80025ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002584:	f7ff fda4 	bl	80020d0 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b05      	cmp	r3, #5
 8002590:	d90c      	bls.n	80025ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2220      	movs	r2, #32
 8002596:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2203      	movs	r2, #3
 800259c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e015      	b.n	80025d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1e4      	bne.n	8002584 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025be:	223f      	movs	r2, #63	@ 0x3f
 80025c0:	409a      	lsls	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2201      	movs	r2, #1
 80025ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d004      	beq.n	80025fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2280      	movs	r2, #128	@ 0x80
 80025f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e00c      	b.n	8002618 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2205      	movs	r2, #5
 8002602:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f022 0201 	bic.w	r2, r2, #1
 8002614:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800262c:	2300      	movs	r3, #0
 800262e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002630:	4b8e      	ldr	r3, [pc, #568]	@ (800286c <HAL_DMA_IRQHandler+0x248>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a8e      	ldr	r2, [pc, #568]	@ (8002870 <HAL_DMA_IRQHandler+0x24c>)
 8002636:	fba2 2303 	umull	r2, r3, r2, r3
 800263a:	0a9b      	lsrs	r3, r3, #10
 800263c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002642:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800264e:	2208      	movs	r2, #8
 8002650:	409a      	lsls	r2, r3
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	4013      	ands	r3, r2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d01a      	beq.n	8002690 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0304 	and.w	r3, r3, #4
 8002664:	2b00      	cmp	r3, #0
 8002666:	d013      	beq.n	8002690 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f022 0204 	bic.w	r2, r2, #4
 8002676:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800267c:	2208      	movs	r2, #8
 800267e:	409a      	lsls	r2, r3
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002688:	f043 0201 	orr.w	r2, r3, #1
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002694:	2201      	movs	r2, #1
 8002696:	409a      	lsls	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	4013      	ands	r3, r2
 800269c:	2b00      	cmp	r3, #0
 800269e:	d012      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00b      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b2:	2201      	movs	r2, #1
 80026b4:	409a      	lsls	r2, r3
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026be:	f043 0202 	orr.w	r2, r3, #2
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ca:	2204      	movs	r2, #4
 80026cc:	409a      	lsls	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	4013      	ands	r3, r2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d012      	beq.n	80026fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d00b      	beq.n	80026fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026e8:	2204      	movs	r2, #4
 80026ea:	409a      	lsls	r2, r3
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026f4:	f043 0204 	orr.w	r2, r3, #4
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002700:	2210      	movs	r2, #16
 8002702:	409a      	lsls	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	4013      	ands	r3, r2
 8002708:	2b00      	cmp	r3, #0
 800270a:	d043      	beq.n	8002794 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0308 	and.w	r3, r3, #8
 8002716:	2b00      	cmp	r3, #0
 8002718:	d03c      	beq.n	8002794 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800271e:	2210      	movs	r2, #16
 8002720:	409a      	lsls	r2, r3
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002730:	2b00      	cmp	r3, #0
 8002732:	d018      	beq.n	8002766 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d108      	bne.n	8002754 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002746:	2b00      	cmp	r3, #0
 8002748:	d024      	beq.n	8002794 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	4798      	blx	r3
 8002752:	e01f      	b.n	8002794 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002758:	2b00      	cmp	r3, #0
 800275a:	d01b      	beq.n	8002794 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	4798      	blx	r3
 8002764:	e016      	b.n	8002794 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002770:	2b00      	cmp	r3, #0
 8002772:	d107      	bne.n	8002784 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f022 0208 	bic.w	r2, r2, #8
 8002782:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002788:	2b00      	cmp	r3, #0
 800278a:	d003      	beq.n	8002794 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002798:	2220      	movs	r2, #32
 800279a:	409a      	lsls	r2, r3
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	4013      	ands	r3, r2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f000 808f 	beq.w	80028c4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0310 	and.w	r3, r3, #16
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 8087 	beq.w	80028c4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ba:	2220      	movs	r2, #32
 80027bc:	409a      	lsls	r2, r3
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b05      	cmp	r3, #5
 80027cc:	d136      	bne.n	800283c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f022 0216 	bic.w	r2, r2, #22
 80027dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	695a      	ldr	r2, [r3, #20]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d103      	bne.n	80027fe <HAL_DMA_IRQHandler+0x1da>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d007      	beq.n	800280e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f022 0208 	bic.w	r2, r2, #8
 800280c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002812:	223f      	movs	r2, #63	@ 0x3f
 8002814:	409a      	lsls	r2, r3
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2201      	movs	r2, #1
 800281e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800282e:	2b00      	cmp	r3, #0
 8002830:	d07e      	beq.n	8002930 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	4798      	blx	r3
        }
        return;
 800283a:	e079      	b.n	8002930 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d01d      	beq.n	8002886 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d10d      	bne.n	8002874 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285c:	2b00      	cmp	r3, #0
 800285e:	d031      	beq.n	80028c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	4798      	blx	r3
 8002868:	e02c      	b.n	80028c4 <HAL_DMA_IRQHandler+0x2a0>
 800286a:	bf00      	nop
 800286c:	20000000 	.word	0x20000000
 8002870:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002878:	2b00      	cmp	r3, #0
 800287a:	d023      	beq.n	80028c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	4798      	blx	r3
 8002884:	e01e      	b.n	80028c4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002890:	2b00      	cmp	r3, #0
 8002892:	d10f      	bne.n	80028b4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f022 0210 	bic.w	r2, r2, #16
 80028a2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d032      	beq.n	8002932 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d022      	beq.n	800291e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2205      	movs	r2, #5
 80028dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f022 0201 	bic.w	r2, r2, #1
 80028ee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	3301      	adds	r3, #1
 80028f4:	60bb      	str	r3, [r7, #8]
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d307      	bcc.n	800290c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1f2      	bne.n	80028f0 <HAL_DMA_IRQHandler+0x2cc>
 800290a:	e000      	b.n	800290e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800290c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002922:	2b00      	cmp	r3, #0
 8002924:	d005      	beq.n	8002932 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	4798      	blx	r3
 800292e:	e000      	b.n	8002932 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002930:	bf00      	nop
    }
  }
}
 8002932:	3718      	adds	r7, #24
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002946:	b2db      	uxtb	r3, r3
}
 8002948:	4618      	mov	r0, r3
 800294a:	370c      	adds	r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr

08002954 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002960:	4618      	mov	r0, r3
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	607a      	str	r2, [r7, #4]
 8002978:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002988:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	683a      	ldr	r2, [r7, #0]
 8002990:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	2b40      	cmp	r3, #64	@ 0x40
 8002998:	d108      	bne.n	80029ac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	68ba      	ldr	r2, [r7, #8]
 80029a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80029aa:	e007      	b.n	80029bc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68ba      	ldr	r2, [r7, #8]
 80029b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	60da      	str	r2, [r3, #12]
}
 80029bc:	bf00      	nop
 80029be:	3714      	adds	r7, #20
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	3b10      	subs	r3, #16
 80029d8:	4a14      	ldr	r2, [pc, #80]	@ (8002a2c <DMA_CalcBaseAndBitshift+0x64>)
 80029da:	fba2 2303 	umull	r2, r3, r2, r3
 80029de:	091b      	lsrs	r3, r3, #4
 80029e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029e2:	4a13      	ldr	r2, [pc, #76]	@ (8002a30 <DMA_CalcBaseAndBitshift+0x68>)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	4413      	add	r3, r2
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	461a      	mov	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2b03      	cmp	r3, #3
 80029f4:	d909      	bls.n	8002a0a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80029fe:	f023 0303 	bic.w	r3, r3, #3
 8002a02:	1d1a      	adds	r2, r3, #4
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a08:	e007      	b.n	8002a1a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a12:	f023 0303 	bic.w	r3, r3, #3
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3714      	adds	r7, #20
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	aaaaaaab 	.word	0xaaaaaaab
 8002a30:	0800c6a0 	.word	0x0800c6a0

08002a34 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a44:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	699b      	ldr	r3, [r3, #24]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d11f      	bne.n	8002a8e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	2b03      	cmp	r3, #3
 8002a52:	d856      	bhi.n	8002b02 <DMA_CheckFifoParam+0xce>
 8002a54:	a201      	add	r2, pc, #4	@ (adr r2, 8002a5c <DMA_CheckFifoParam+0x28>)
 8002a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a5a:	bf00      	nop
 8002a5c:	08002a6d 	.word	0x08002a6d
 8002a60:	08002a7f 	.word	0x08002a7f
 8002a64:	08002a6d 	.word	0x08002a6d
 8002a68:	08002b03 	.word	0x08002b03
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d046      	beq.n	8002b06 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a7c:	e043      	b.n	8002b06 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a82:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002a86:	d140      	bne.n	8002b0a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a8c:	e03d      	b.n	8002b0a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a96:	d121      	bne.n	8002adc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2b03      	cmp	r3, #3
 8002a9c:	d837      	bhi.n	8002b0e <DMA_CheckFifoParam+0xda>
 8002a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8002aa4 <DMA_CheckFifoParam+0x70>)
 8002aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa4:	08002ab5 	.word	0x08002ab5
 8002aa8:	08002abb 	.word	0x08002abb
 8002aac:	08002ab5 	.word	0x08002ab5
 8002ab0:	08002acd 	.word	0x08002acd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ab8:	e030      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002abe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d025      	beq.n	8002b12 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002aca:	e022      	b.n	8002b12 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002ad4:	d11f      	bne.n	8002b16 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ada:	e01c      	b.n	8002b16 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d903      	bls.n	8002aea <DMA_CheckFifoParam+0xb6>
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	2b03      	cmp	r3, #3
 8002ae6:	d003      	beq.n	8002af0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ae8:	e018      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	73fb      	strb	r3, [r7, #15]
      break;
 8002aee:	e015      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00e      	beq.n	8002b1a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	73fb      	strb	r3, [r7, #15]
      break;
 8002b00:	e00b      	b.n	8002b1a <DMA_CheckFifoParam+0xe6>
      break;
 8002b02:	bf00      	nop
 8002b04:	e00a      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b06:	bf00      	nop
 8002b08:	e008      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b0a:	bf00      	nop
 8002b0c:	e006      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b0e:	bf00      	nop
 8002b10:	e004      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b12:	bf00      	nop
 8002b14:	e002      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;   
 8002b16:	bf00      	nop
 8002b18:	e000      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b1a:	bf00      	nop
    }
  } 
  
  return status; 
 8002b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3714      	adds	r7, #20
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop

08002b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b089      	sub	sp, #36	@ 0x24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b42:	2300      	movs	r3, #0
 8002b44:	61fb      	str	r3, [r7, #28]
 8002b46:	e16b      	b.n	8002e20 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b48:	2201      	movs	r2, #1
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	697a      	ldr	r2, [r7, #20]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	f040 815a 	bne.w	8002e1a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f003 0303 	and.w	r3, r3, #3
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d005      	beq.n	8002b7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d130      	bne.n	8002be0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	2203      	movs	r2, #3
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	4013      	ands	r3, r2
 8002b94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	68da      	ldr	r2, [r3, #12]
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	091b      	lsrs	r3, r3, #4
 8002bca:	f003 0201 	and.w	r2, r3, #1
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 0303 	and.w	r3, r3, #3
 8002be8:	2b03      	cmp	r3, #3
 8002bea:	d017      	beq.n	8002c1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	2203      	movs	r2, #3
 8002bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfc:	43db      	mvns	r3, r3
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	4013      	ands	r3, r2
 8002c02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	689a      	ldr	r2, [r3, #8]
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	69ba      	ldr	r2, [r7, #24]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f003 0303 	and.w	r3, r3, #3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d123      	bne.n	8002c70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	08da      	lsrs	r2, r3, #3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3208      	adds	r2, #8
 8002c30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	f003 0307 	and.w	r3, r3, #7
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	220f      	movs	r2, #15
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	43db      	mvns	r3, r3
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	691a      	ldr	r2, [r3, #16]
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	f003 0307 	and.w	r3, r3, #7
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	08da      	lsrs	r2, r3, #3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	3208      	adds	r2, #8
 8002c6a:	69b9      	ldr	r1, [r7, #24]
 8002c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	2203      	movs	r2, #3
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	43db      	mvns	r3, r3
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	4013      	ands	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f003 0203 	and.w	r2, r3, #3
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 80b4 	beq.w	8002e1a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60fb      	str	r3, [r7, #12]
 8002cb6:	4b60      	ldr	r3, [pc, #384]	@ (8002e38 <HAL_GPIO_Init+0x30c>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cba:	4a5f      	ldr	r2, [pc, #380]	@ (8002e38 <HAL_GPIO_Init+0x30c>)
 8002cbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cc2:	4b5d      	ldr	r3, [pc, #372]	@ (8002e38 <HAL_GPIO_Init+0x30c>)
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cca:	60fb      	str	r3, [r7, #12]
 8002ccc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cce:	4a5b      	ldr	r2, [pc, #364]	@ (8002e3c <HAL_GPIO_Init+0x310>)
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	089b      	lsrs	r3, r3, #2
 8002cd4:	3302      	adds	r3, #2
 8002cd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f003 0303 	and.w	r3, r3, #3
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	220f      	movs	r2, #15
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	43db      	mvns	r3, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a52      	ldr	r2, [pc, #328]	@ (8002e40 <HAL_GPIO_Init+0x314>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d02b      	beq.n	8002d52 <HAL_GPIO_Init+0x226>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a51      	ldr	r2, [pc, #324]	@ (8002e44 <HAL_GPIO_Init+0x318>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d025      	beq.n	8002d4e <HAL_GPIO_Init+0x222>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a50      	ldr	r2, [pc, #320]	@ (8002e48 <HAL_GPIO_Init+0x31c>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d01f      	beq.n	8002d4a <HAL_GPIO_Init+0x21e>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a4f      	ldr	r2, [pc, #316]	@ (8002e4c <HAL_GPIO_Init+0x320>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d019      	beq.n	8002d46 <HAL_GPIO_Init+0x21a>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a4e      	ldr	r2, [pc, #312]	@ (8002e50 <HAL_GPIO_Init+0x324>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d013      	beq.n	8002d42 <HAL_GPIO_Init+0x216>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a4d      	ldr	r2, [pc, #308]	@ (8002e54 <HAL_GPIO_Init+0x328>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d00d      	beq.n	8002d3e <HAL_GPIO_Init+0x212>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a4c      	ldr	r2, [pc, #304]	@ (8002e58 <HAL_GPIO_Init+0x32c>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d007      	beq.n	8002d3a <HAL_GPIO_Init+0x20e>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a4b      	ldr	r2, [pc, #300]	@ (8002e5c <HAL_GPIO_Init+0x330>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d101      	bne.n	8002d36 <HAL_GPIO_Init+0x20a>
 8002d32:	2307      	movs	r3, #7
 8002d34:	e00e      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d36:	2308      	movs	r3, #8
 8002d38:	e00c      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d3a:	2306      	movs	r3, #6
 8002d3c:	e00a      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d3e:	2305      	movs	r3, #5
 8002d40:	e008      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d42:	2304      	movs	r3, #4
 8002d44:	e006      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d46:	2303      	movs	r3, #3
 8002d48:	e004      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	e002      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e000      	b.n	8002d54 <HAL_GPIO_Init+0x228>
 8002d52:	2300      	movs	r3, #0
 8002d54:	69fa      	ldr	r2, [r7, #28]
 8002d56:	f002 0203 	and.w	r2, r2, #3
 8002d5a:	0092      	lsls	r2, r2, #2
 8002d5c:	4093      	lsls	r3, r2
 8002d5e:	69ba      	ldr	r2, [r7, #24]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d64:	4935      	ldr	r1, [pc, #212]	@ (8002e3c <HAL_GPIO_Init+0x310>)
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	089b      	lsrs	r3, r3, #2
 8002d6a:	3302      	adds	r3, #2
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d72:	4b3b      	ldr	r3, [pc, #236]	@ (8002e60 <HAL_GPIO_Init+0x334>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	43db      	mvns	r3, r3
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	4013      	ands	r3, r2
 8002d80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d003      	beq.n	8002d96 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d8e:	69ba      	ldr	r2, [r7, #24]
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d96:	4a32      	ldr	r2, [pc, #200]	@ (8002e60 <HAL_GPIO_Init+0x334>)
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d9c:	4b30      	ldr	r3, [pc, #192]	@ (8002e60 <HAL_GPIO_Init+0x334>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	43db      	mvns	r3, r3
 8002da6:	69ba      	ldr	r2, [r7, #24]
 8002da8:	4013      	ands	r3, r2
 8002daa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d003      	beq.n	8002dc0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002dc0:	4a27      	ldr	r2, [pc, #156]	@ (8002e60 <HAL_GPIO_Init+0x334>)
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dc6:	4b26      	ldr	r3, [pc, #152]	@ (8002e60 <HAL_GPIO_Init+0x334>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	43db      	mvns	r3, r3
 8002dd0:	69ba      	ldr	r2, [r7, #24]
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d003      	beq.n	8002dea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002de2:	69ba      	ldr	r2, [r7, #24]
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dea:	4a1d      	ldr	r2, [pc, #116]	@ (8002e60 <HAL_GPIO_Init+0x334>)
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002df0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e60 <HAL_GPIO_Init+0x334>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	43db      	mvns	r3, r3
 8002dfa:	69ba      	ldr	r2, [r7, #24]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d003      	beq.n	8002e14 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e0c:	69ba      	ldr	r2, [r7, #24]
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e14:	4a12      	ldr	r2, [pc, #72]	@ (8002e60 <HAL_GPIO_Init+0x334>)
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	61fb      	str	r3, [r7, #28]
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	2b0f      	cmp	r3, #15
 8002e24:	f67f ae90 	bls.w	8002b48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e28:	bf00      	nop
 8002e2a:	bf00      	nop
 8002e2c:	3724      	adds	r7, #36	@ 0x24
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr
 8002e36:	bf00      	nop
 8002e38:	40023800 	.word	0x40023800
 8002e3c:	40013800 	.word	0x40013800
 8002e40:	40020000 	.word	0x40020000
 8002e44:	40020400 	.word	0x40020400
 8002e48:	40020800 	.word	0x40020800
 8002e4c:	40020c00 	.word	0x40020c00
 8002e50:	40021000 	.word	0x40021000
 8002e54:	40021400 	.word	0x40021400
 8002e58:	40021800 	.word	0x40021800
 8002e5c:	40021c00 	.word	0x40021c00
 8002e60:	40013c00 	.word	0x40013c00

08002e64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	807b      	strh	r3, [r7, #2]
 8002e70:	4613      	mov	r3, r2
 8002e72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e74:	787b      	ldrb	r3, [r7, #1]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e7a:	887a      	ldrh	r2, [r7, #2]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e80:	e003      	b.n	8002e8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e82:	887b      	ldrh	r3, [r7, #2]
 8002e84:	041a      	lsls	r2, r3, #16
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	619a      	str	r2, [r3, #24]
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
	...

08002e98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e12b      	b.n	8003102 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d106      	bne.n	8002ec4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7fe f9d2 	bl	8001268 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2224      	movs	r2, #36	@ 0x24
 8002ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f022 0201 	bic.w	r2, r2, #1
 8002eda:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002eea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002efa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002efc:	f002 feaa 	bl	8005c54 <HAL_RCC_GetPCLK1Freq>
 8002f00:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	4a81      	ldr	r2, [pc, #516]	@ (800310c <HAL_I2C_Init+0x274>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d807      	bhi.n	8002f1c <HAL_I2C_Init+0x84>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4a80      	ldr	r2, [pc, #512]	@ (8003110 <HAL_I2C_Init+0x278>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	bf94      	ite	ls
 8002f14:	2301      	movls	r3, #1
 8002f16:	2300      	movhi	r3, #0
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	e006      	b.n	8002f2a <HAL_I2C_Init+0x92>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	4a7d      	ldr	r2, [pc, #500]	@ (8003114 <HAL_I2C_Init+0x27c>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	bf94      	ite	ls
 8002f24:	2301      	movls	r3, #1
 8002f26:	2300      	movhi	r3, #0
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e0e7      	b.n	8003102 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	4a78      	ldr	r2, [pc, #480]	@ (8003118 <HAL_I2C_Init+0x280>)
 8002f36:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3a:	0c9b      	lsrs	r3, r3, #18
 8002f3c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	68ba      	ldr	r2, [r7, #8]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6a1b      	ldr	r3, [r3, #32]
 8002f58:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	4a6a      	ldr	r2, [pc, #424]	@ (800310c <HAL_I2C_Init+0x274>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d802      	bhi.n	8002f6c <HAL_I2C_Init+0xd4>
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	e009      	b.n	8002f80 <HAL_I2C_Init+0xe8>
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f72:	fb02 f303 	mul.w	r3, r2, r3
 8002f76:	4a69      	ldr	r2, [pc, #420]	@ (800311c <HAL_I2C_Init+0x284>)
 8002f78:	fba2 2303 	umull	r2, r3, r2, r3
 8002f7c:	099b      	lsrs	r3, r3, #6
 8002f7e:	3301      	adds	r3, #1
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	6812      	ldr	r2, [r2, #0]
 8002f84:	430b      	orrs	r3, r1
 8002f86:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002f92:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	495c      	ldr	r1, [pc, #368]	@ (800310c <HAL_I2C_Init+0x274>)
 8002f9c:	428b      	cmp	r3, r1
 8002f9e:	d819      	bhi.n	8002fd4 <HAL_I2C_Init+0x13c>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	1e59      	subs	r1, r3, #1
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fae:	1c59      	adds	r1, r3, #1
 8002fb0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002fb4:	400b      	ands	r3, r1
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00a      	beq.n	8002fd0 <HAL_I2C_Init+0x138>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	1e59      	subs	r1, r3, #1
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fc8:	3301      	adds	r3, #1
 8002fca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fce:	e051      	b.n	8003074 <HAL_I2C_Init+0x1dc>
 8002fd0:	2304      	movs	r3, #4
 8002fd2:	e04f      	b.n	8003074 <HAL_I2C_Init+0x1dc>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d111      	bne.n	8003000 <HAL_I2C_Init+0x168>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	1e58      	subs	r0, r3, #1
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6859      	ldr	r1, [r3, #4]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	440b      	add	r3, r1
 8002fea:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fee:	3301      	adds	r3, #1
 8002ff0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	bf0c      	ite	eq
 8002ff8:	2301      	moveq	r3, #1
 8002ffa:	2300      	movne	r3, #0
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	e012      	b.n	8003026 <HAL_I2C_Init+0x18e>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	1e58      	subs	r0, r3, #1
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6859      	ldr	r1, [r3, #4]
 8003008:	460b      	mov	r3, r1
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	440b      	add	r3, r1
 800300e:	0099      	lsls	r1, r3, #2
 8003010:	440b      	add	r3, r1
 8003012:	fbb0 f3f3 	udiv	r3, r0, r3
 8003016:	3301      	adds	r3, #1
 8003018:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800301c:	2b00      	cmp	r3, #0
 800301e:	bf0c      	ite	eq
 8003020:	2301      	moveq	r3, #1
 8003022:	2300      	movne	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_I2C_Init+0x196>
 800302a:	2301      	movs	r3, #1
 800302c:	e022      	b.n	8003074 <HAL_I2C_Init+0x1dc>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d10e      	bne.n	8003054 <HAL_I2C_Init+0x1bc>
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	1e58      	subs	r0, r3, #1
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6859      	ldr	r1, [r3, #4]
 800303e:	460b      	mov	r3, r1
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	440b      	add	r3, r1
 8003044:	fbb0 f3f3 	udiv	r3, r0, r3
 8003048:	3301      	adds	r3, #1
 800304a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800304e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003052:	e00f      	b.n	8003074 <HAL_I2C_Init+0x1dc>
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	1e58      	subs	r0, r3, #1
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6859      	ldr	r1, [r3, #4]
 800305c:	460b      	mov	r3, r1
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	440b      	add	r3, r1
 8003062:	0099      	lsls	r1, r3, #2
 8003064:	440b      	add	r3, r1
 8003066:	fbb0 f3f3 	udiv	r3, r0, r3
 800306a:	3301      	adds	r3, #1
 800306c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003070:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003074:	6879      	ldr	r1, [r7, #4]
 8003076:	6809      	ldr	r1, [r1, #0]
 8003078:	4313      	orrs	r3, r2
 800307a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	69da      	ldr	r2, [r3, #28]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	431a      	orrs	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80030a2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	6911      	ldr	r1, [r2, #16]
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	68d2      	ldr	r2, [r2, #12]
 80030ae:	4311      	orrs	r1, r2
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	6812      	ldr	r2, [r2, #0]
 80030b4:	430b      	orrs	r3, r1
 80030b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	695a      	ldr	r2, [r3, #20]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	431a      	orrs	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f042 0201 	orr.w	r2, r2, #1
 80030e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2220      	movs	r2, #32
 80030ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	000186a0 	.word	0x000186a0
 8003110:	001e847f 	.word	0x001e847f
 8003114:	003d08ff 	.word	0x003d08ff
 8003118:	431bde83 	.word	0x431bde83
 800311c:	10624dd3 	.word	0x10624dd3

08003120 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	695b      	ldr	r3, [r3, #20]
 800312e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003132:	2b80      	cmp	r3, #128	@ 0x80
 8003134:	d103      	bne.n	800313e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2200      	movs	r2, #0
 800313c:	611a      	str	r2, [r3, #16]
  }
}
 800313e:	bf00      	nop
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
	...

0800314c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b088      	sub	sp, #32
 8003150:	af02      	add	r7, sp, #8
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	607a      	str	r2, [r7, #4]
 8003156:	461a      	mov	r2, r3
 8003158:	460b      	mov	r3, r1
 800315a:	817b      	strh	r3, [r7, #10]
 800315c:	4613      	mov	r3, r2
 800315e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003160:	f7fe ffb6 	bl	80020d0 <HAL_GetTick>
 8003164:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b20      	cmp	r3, #32
 8003170:	f040 80e0 	bne.w	8003334 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	9300      	str	r3, [sp, #0]
 8003178:	2319      	movs	r3, #25
 800317a:	2201      	movs	r2, #1
 800317c:	4970      	ldr	r1, [pc, #448]	@ (8003340 <HAL_I2C_Master_Transmit+0x1f4>)
 800317e:	68f8      	ldr	r0, [r7, #12]
 8003180:	f001 ff12 	bl	8004fa8 <I2C_WaitOnFlagUntilTimeout>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800318a:	2302      	movs	r3, #2
 800318c:	e0d3      	b.n	8003336 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003194:	2b01      	cmp	r3, #1
 8003196:	d101      	bne.n	800319c <HAL_I2C_Master_Transmit+0x50>
 8003198:	2302      	movs	r3, #2
 800319a:	e0cc      	b.n	8003336 <HAL_I2C_Master_Transmit+0x1ea>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0301 	and.w	r3, r3, #1
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d007      	beq.n	80031c2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f042 0201 	orr.w	r2, r2, #1
 80031c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031d0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2221      	movs	r2, #33	@ 0x21
 80031d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2210      	movs	r2, #16
 80031de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2200      	movs	r2, #0
 80031e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	893a      	ldrh	r2, [r7, #8]
 80031f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	4a50      	ldr	r2, [pc, #320]	@ (8003344 <HAL_I2C_Master_Transmit+0x1f8>)
 8003202:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003204:	8979      	ldrh	r1, [r7, #10]
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	6a3a      	ldr	r2, [r7, #32]
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f001 fc86 	bl	8004b1c <I2C_MasterRequestWrite>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e08d      	b.n	8003336 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800321a:	2300      	movs	r3, #0
 800321c:	613b      	str	r3, [r7, #16]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	695b      	ldr	r3, [r3, #20]
 8003224:	613b      	str	r3, [r7, #16]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	613b      	str	r3, [r7, #16]
 800322e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003230:	e066      	b.n	8003300 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	6a39      	ldr	r1, [r7, #32]
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f001 ffd0 	bl	80051dc <I2C_WaitOnTXEFlagUntilTimeout>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00d      	beq.n	800325e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	2b04      	cmp	r3, #4
 8003248:	d107      	bne.n	800325a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003258:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e06b      	b.n	8003336 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003262:	781a      	ldrb	r2, [r3, #0]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326e:	1c5a      	adds	r2, r3, #1
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003278:	b29b      	uxth	r3, r3
 800327a:	3b01      	subs	r3, #1
 800327c:	b29a      	uxth	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003286:	3b01      	subs	r3, #1
 8003288:	b29a      	uxth	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b04      	cmp	r3, #4
 800329a:	d11b      	bne.n	80032d4 <HAL_I2C_Master_Transmit+0x188>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d017      	beq.n	80032d4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a8:	781a      	ldrb	r2, [r3, #0]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b4:	1c5a      	adds	r2, r3, #1
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032be:	b29b      	uxth	r3, r3
 80032c0:	3b01      	subs	r3, #1
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	6a39      	ldr	r1, [r7, #32]
 80032d8:	68f8      	ldr	r0, [r7, #12]
 80032da:	f001 ffc7 	bl	800526c <I2C_WaitOnBTFFlagUntilTimeout>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d00d      	beq.n	8003300 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e8:	2b04      	cmp	r3, #4
 80032ea:	d107      	bne.n	80032fc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032fa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e01a      	b.n	8003336 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003304:	2b00      	cmp	r3, #0
 8003306:	d194      	bne.n	8003232 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003316:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2220      	movs	r2, #32
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003330:	2300      	movs	r3, #0
 8003332:	e000      	b.n	8003336 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003334:	2302      	movs	r3, #2
  }
}
 8003336:	4618      	mov	r0, r3
 8003338:	3718      	adds	r7, #24
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	00100002 	.word	0x00100002
 8003344:	ffff0000 	.word	0xffff0000

08003348 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	607a      	str	r2, [r7, #4]
 8003352:	461a      	mov	r2, r3
 8003354:	460b      	mov	r3, r1
 8003356:	817b      	strh	r3, [r7, #10]
 8003358:	4613      	mov	r3, r2
 800335a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800335c:	2300      	movs	r3, #0
 800335e:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003366:	b2db      	uxtb	r3, r3
 8003368:	2b20      	cmp	r3, #32
 800336a:	f040 8109 	bne.w	8003580 <HAL_I2C_Master_Receive_DMA+0x238>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800336e:	4b87      	ldr	r3, [pc, #540]	@ (800358c <HAL_I2C_Master_Receive_DMA+0x244>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	08db      	lsrs	r3, r3, #3
 8003374:	4a86      	ldr	r2, [pc, #536]	@ (8003590 <HAL_I2C_Master_Receive_DMA+0x248>)
 8003376:	fba2 2303 	umull	r2, r3, r2, r3
 800337a:	0a1a      	lsrs	r2, r3, #8
 800337c:	4613      	mov	r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	4413      	add	r3, r2
 8003382:	009a      	lsls	r2, r3, #2
 8003384:	4413      	add	r3, r2
 8003386:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	3b01      	subs	r3, #1
 800338c:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d112      	bne.n	80033ba <HAL_I2C_Master_Receive_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2220      	movs	r2, #32
 800339e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ae:	f043 0220 	orr.w	r2, r3, #32
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80033b6:	2302      	movs	r3, #2
 80033b8:	e0e3      	b.n	8003582 <HAL_I2C_Master_Receive_DMA+0x23a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	f003 0302 	and.w	r3, r3, #2
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d0df      	beq.n	8003388 <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d101      	bne.n	80033d6 <HAL_I2C_Master_Receive_DMA+0x8e>
 80033d2:	2302      	movs	r3, #2
 80033d4:	e0d5      	b.n	8003582 <HAL_I2C_Master_Receive_DMA+0x23a>
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2201      	movs	r2, #1
 80033da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0301 	and.w	r3, r3, #1
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d007      	beq.n	80033fc <HAL_I2C_Master_Receive_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f042 0201 	orr.w	r2, r2, #1
 80033fa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800340a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2222      	movs	r2, #34	@ 0x22
 8003410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2210      	movs	r2, #16
 8003418:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	687a      	ldr	r2, [r7, #4]
 8003426:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	893a      	ldrh	r2, [r7, #8]
 800342c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003432:	b29a      	uxth	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	4a56      	ldr	r2, [pc, #344]	@ (8003594 <HAL_I2C_Master_Receive_DMA+0x24c>)
 800343c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800343e:	897a      	ldrh	r2, [r7, #10]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003448:	2b00      	cmp	r3, #0
 800344a:	d07b      	beq.n	8003544 <HAL_I2C_Master_Receive_DMA+0x1fc>
    {
      if (hi2c->hdmarx != NULL)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003450:	2b00      	cmp	r3, #0
 8003452:	d02a      	beq.n	80034aa <HAL_I2C_Master_Receive_DMA+0x162>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003458:	4a4f      	ldr	r2, [pc, #316]	@ (8003598 <HAL_I2C_Master_Receive_DMA+0x250>)
 800345a:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003460:	4a4e      	ldr	r2, [pc, #312]	@ (800359c <HAL_I2C_Master_Receive_DMA+0x254>)
 8003462:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003468:	2200      	movs	r2, #0
 800346a:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003470:	2200      	movs	r2, #0
 8003472:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003478:	2200      	movs	r2, #0
 800347a:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003480:	2200      	movs	r2, #0
 8003482:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	3310      	adds	r3, #16
 800348e:	4619      	mov	r1, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003494:	461a      	mov	r2, r3
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800349a:	f7fe ffd9 	bl	8002450 <HAL_DMA_Start_IT>
 800349e:	4603      	mov	r3, r0
 80034a0:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80034a2:	7dfb      	ldrb	r3, [r7, #23]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d139      	bne.n	800351c <HAL_I2C_Master_Receive_DMA+0x1d4>
 80034a8:	e013      	b.n	80034d2 <HAL_I2C_Master_Receive_DMA+0x18a>
        hi2c->State     = HAL_I2C_STATE_READY;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2220      	movs	r2, #32
 80034ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034be:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e057      	b.n	8003582 <HAL_I2C_Master_Receive_DMA+0x23a>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80034e0:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034f0:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	685a      	ldr	r2, [r3, #4]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003508:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	685a      	ldr	r2, [r3, #4]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003518:	605a      	str	r2, [r3, #4]
 800351a:	e02f      	b.n	800357c <HAL_I2C_Master_Receive_DMA+0x234>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2220      	movs	r2, #32
 8003520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003530:	f043 0210 	orr.w	r2, r3, #16
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e01e      	b.n	8003582 <HAL_I2C_Master_Receive_DMA+0x23a>
      }
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 800355a:	605a      	str	r2, [r3, #4]

      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800356a:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800357a:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 800357c:	2300      	movs	r3, #0
 800357e:	e000      	b.n	8003582 <HAL_I2C_Master_Receive_DMA+0x23a>
  }
  else
  {
    return HAL_BUSY;
 8003580:	2302      	movs	r3, #2
  }
}
 8003582:	4618      	mov	r0, r3
 8003584:	3718      	adds	r7, #24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	20000000 	.word	0x20000000
 8003590:	14f8b589 	.word	0x14f8b589
 8003594:	ffff0000 	.word	0xffff0000
 8003598:	08004c21 	.word	0x08004c21
 800359c:	08004ddf 	.word	0x08004ddf

080035a0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b088      	sub	sp, #32
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80035a8:	2300      	movs	r3, #0
 80035aa:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80035c0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035c8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80035ca:	7bfb      	ldrb	r3, [r7, #15]
 80035cc:	2b10      	cmp	r3, #16
 80035ce:	d003      	beq.n	80035d8 <HAL_I2C_EV_IRQHandler+0x38>
 80035d0:	7bfb      	ldrb	r3, [r7, #15]
 80035d2:	2b40      	cmp	r3, #64	@ 0x40
 80035d4:	f040 80b1 	bne.w	800373a <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10d      	bne.n	800360e <HAL_I2C_EV_IRQHandler+0x6e>
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80035f8:	d003      	beq.n	8003602 <HAL_I2C_EV_IRQHandler+0x62>
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003600:	d101      	bne.n	8003606 <HAL_I2C_EV_IRQHandler+0x66>
 8003602:	2301      	movs	r3, #1
 8003604:	e000      	b.n	8003608 <HAL_I2C_EV_IRQHandler+0x68>
 8003606:	2300      	movs	r3, #0
 8003608:	2b01      	cmp	r3, #1
 800360a:	f000 8114 	beq.w	8003836 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00b      	beq.n	8003630 <HAL_I2C_EV_IRQHandler+0x90>
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800361e:	2b00      	cmp	r3, #0
 8003620:	d006      	beq.n	8003630 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f001 fecb 	bl	80053be <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f000 fccd 	bl	8003fc8 <I2C_Master_SB>
 800362e:	e083      	b.n	8003738 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	f003 0308 	and.w	r3, r3, #8
 8003636:	2b00      	cmp	r3, #0
 8003638:	d008      	beq.n	800364c <HAL_I2C_EV_IRQHandler+0xac>
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003640:	2b00      	cmp	r3, #0
 8003642:	d003      	beq.n	800364c <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f000 fd45 	bl	80040d4 <I2C_Master_ADD10>
 800364a:	e075      	b.n	8003738 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d008      	beq.n	8003668 <HAL_I2C_EV_IRQHandler+0xc8>
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800365c:	2b00      	cmp	r3, #0
 800365e:	d003      	beq.n	8003668 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 fd61 	bl	8004128 <I2C_Master_ADDR>
 8003666:	e067      	b.n	8003738 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	f003 0304 	and.w	r3, r3, #4
 800366e:	2b00      	cmp	r3, #0
 8003670:	d036      	beq.n	80036e0 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800367c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003680:	f000 80db 	beq.w	800383a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00d      	beq.n	80036aa <HAL_I2C_EV_IRQHandler+0x10a>
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003694:	2b00      	cmp	r3, #0
 8003696:	d008      	beq.n	80036aa <HAL_I2C_EV_IRQHandler+0x10a>
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	f003 0304 	and.w	r3, r3, #4
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d103      	bne.n	80036aa <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f000 f92d 	bl	8003902 <I2C_MasterTransmit_TXE>
 80036a8:	e046      	b.n	8003738 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f000 80c2 	beq.w	800383a <HAL_I2C_EV_IRQHandler+0x29a>
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 80bc 	beq.w	800383a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80036c2:	7bbb      	ldrb	r3, [r7, #14]
 80036c4:	2b21      	cmp	r3, #33	@ 0x21
 80036c6:	d103      	bne.n	80036d0 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 f9b6 	bl	8003a3a <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036ce:	e0b4      	b.n	800383a <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80036d0:	7bfb      	ldrb	r3, [r7, #15]
 80036d2:	2b40      	cmp	r3, #64	@ 0x40
 80036d4:	f040 80b1 	bne.w	800383a <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f000 fa24 	bl	8003b26 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036de:	e0ac      	b.n	800383a <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036ee:	f000 80a4 	beq.w	800383a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d00d      	beq.n	8003718 <HAL_I2C_EV_IRQHandler+0x178>
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003702:	2b00      	cmp	r3, #0
 8003704:	d008      	beq.n	8003718 <HAL_I2C_EV_IRQHandler+0x178>
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	f003 0304 	and.w	r3, r3, #4
 800370c:	2b00      	cmp	r3, #0
 800370e:	d103      	bne.n	8003718 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f000 faa0 	bl	8003c56 <I2C_MasterReceive_RXNE>
 8003716:	e00f      	b.n	8003738 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	f003 0304 	and.w	r3, r3, #4
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 808b 	beq.w	800383a <HAL_I2C_EV_IRQHandler+0x29a>
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800372a:	2b00      	cmp	r3, #0
 800372c:	f000 8085 	beq.w	800383a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f000 fb58 	bl	8003de6 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003736:	e080      	b.n	800383a <HAL_I2C_EV_IRQHandler+0x29a>
 8003738:	e07f      	b.n	800383a <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373e:	2b00      	cmp	r3, #0
 8003740:	d004      	beq.n	800374c <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	695b      	ldr	r3, [r3, #20]
 8003748:	61fb      	str	r3, [r7, #28]
 800374a:	e007      	b.n	800375c <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d011      	beq.n	800378a <HAL_I2C_EV_IRQHandler+0x1ea>
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00c      	beq.n	800378a <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003774:	2b00      	cmp	r3, #0
 8003776:	d003      	beq.n	8003780 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003780:	69b9      	ldr	r1, [r7, #24]
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 ff1f 	bl	80045c6 <I2C_Slave_ADDR>
 8003788:	e05a      	b.n	8003840 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	f003 0310 	and.w	r3, r3, #16
 8003790:	2b00      	cmp	r3, #0
 8003792:	d008      	beq.n	80037a6 <HAL_I2C_EV_IRQHandler+0x206>
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800379a:	2b00      	cmp	r3, #0
 800379c:	d003      	beq.n	80037a6 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 ff5a 	bl	8004658 <I2C_Slave_STOPF>
 80037a4:	e04c      	b.n	8003840 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80037a6:	7bbb      	ldrb	r3, [r7, #14]
 80037a8:	2b21      	cmp	r3, #33	@ 0x21
 80037aa:	d002      	beq.n	80037b2 <HAL_I2C_EV_IRQHandler+0x212>
 80037ac:	7bbb      	ldrb	r3, [r7, #14]
 80037ae:	2b29      	cmp	r3, #41	@ 0x29
 80037b0:	d120      	bne.n	80037f4 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d00d      	beq.n	80037d8 <HAL_I2C_EV_IRQHandler+0x238>
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d008      	beq.n	80037d8 <HAL_I2C_EV_IRQHandler+0x238>
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	f003 0304 	and.w	r3, r3, #4
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d103      	bne.n	80037d8 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f000 fe3a 	bl	800444a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80037d6:	e032      	b.n	800383e <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	f003 0304 	and.w	r3, r3, #4
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d02d      	beq.n	800383e <HAL_I2C_EV_IRQHandler+0x29e>
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d028      	beq.n	800383e <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f000 fe69 	bl	80044c4 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80037f2:	e024      	b.n	800383e <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00d      	beq.n	800381a <HAL_I2C_EV_IRQHandler+0x27a>
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003804:	2b00      	cmp	r3, #0
 8003806:	d008      	beq.n	800381a <HAL_I2C_EV_IRQHandler+0x27a>
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	f003 0304 	and.w	r3, r3, #4
 800380e:	2b00      	cmp	r3, #0
 8003810:	d103      	bne.n	800381a <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f000 fe77 	bl	8004506 <I2C_SlaveReceive_RXNE>
 8003818:	e012      	b.n	8003840 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	f003 0304 	and.w	r3, r3, #4
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00d      	beq.n	8003840 <HAL_I2C_EV_IRQHandler+0x2a0>
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800382a:	2b00      	cmp	r3, #0
 800382c:	d008      	beq.n	8003840 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 fea7 	bl	8004582 <I2C_SlaveReceive_BTF>
 8003834:	e004      	b.n	8003840 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8003836:	bf00      	nop
 8003838:	e002      	b.n	8003840 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800383a:	bf00      	nop
 800383c:	e000      	b.n	8003840 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800383e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003840:	3720      	adds	r7, #32
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}

08003846 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003846:	b480      	push	{r7}
 8003848:	b083      	sub	sp, #12
 800384a:	af00      	add	r7, sp, #0
 800384c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800384e:	bf00      	nop
 8003850:	370c      	adds	r7, #12
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr

0800385a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800385a:	b480      	push	{r7}
 800385c:	b083      	sub	sp, #12
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003862:	bf00      	nop
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr

0800386e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800386e:	b480      	push	{r7}
 8003870:	b083      	sub	sp, #12
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003876:	bf00      	nop
 8003878:	370c      	adds	r7, #12
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr

08003882 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003882:	b480      	push	{r7}
 8003884:	b083      	sub	sp, #12
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
 800388a:	460b      	mov	r3, r1
 800388c:	70fb      	strb	r3, [r7, #3]
 800388e:	4613      	mov	r3, r2
 8003890:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr

0800389e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800389e:	b480      	push	{r7}
 80038a0:	b083      	sub	sp, #12
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80038a6:	bf00      	nop
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr

080038b2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038b2:	b480      	push	{r7}
 80038b4:	b083      	sub	sp, #12
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80038ba:	bf00      	nop
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr

080038c6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038c6:	b480      	push	{r7}
 80038c8:	b083      	sub	sp, #12
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80038ce:	bf00      	nop
 80038d0:	370c      	adds	r7, #12
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr

080038da <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80038da:	b480      	push	{r7}
 80038dc:	b083      	sub	sp, #12
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80038e2:	bf00      	nop
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr

080038ee <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038ee:	b480      	push	{r7}
 80038f0:	b083      	sub	sp, #12
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80038f6:	bf00      	nop
 80038f8:	370c      	adds	r7, #12
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr

08003902 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003902:	b580      	push	{r7, lr}
 8003904:	b084      	sub	sp, #16
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003910:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003918:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003924:	2b00      	cmp	r3, #0
 8003926:	d150      	bne.n	80039ca <I2C_MasterTransmit_TXE+0xc8>
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	2b21      	cmp	r3, #33	@ 0x21
 800392c:	d14d      	bne.n	80039ca <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	2b08      	cmp	r3, #8
 8003932:	d01d      	beq.n	8003970 <I2C_MasterTransmit_TXE+0x6e>
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	2b20      	cmp	r3, #32
 8003938:	d01a      	beq.n	8003970 <I2C_MasterTransmit_TXE+0x6e>
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003940:	d016      	beq.n	8003970 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003950:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2211      	movs	r2, #17
 8003956:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2220      	movs	r2, #32
 8003964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f7ff ff6c 	bl	8003846 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800396e:	e060      	b.n	8003a32 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	685a      	ldr	r2, [r3, #4]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800397e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800398e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2220      	movs	r2, #32
 800399a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b40      	cmp	r3, #64	@ 0x40
 80039a8:	d107      	bne.n	80039ba <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f7ff ff7d 	bl	80038b2 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80039b8:	e03b      	b.n	8003a32 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f7ff ff3f 	bl	8003846 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80039c8:	e033      	b.n	8003a32 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80039ca:	7bfb      	ldrb	r3, [r7, #15]
 80039cc:	2b21      	cmp	r3, #33	@ 0x21
 80039ce:	d005      	beq.n	80039dc <I2C_MasterTransmit_TXE+0xda>
 80039d0:	7bbb      	ldrb	r3, [r7, #14]
 80039d2:	2b40      	cmp	r3, #64	@ 0x40
 80039d4:	d12d      	bne.n	8003a32 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80039d6:	7bfb      	ldrb	r3, [r7, #15]
 80039d8:	2b22      	cmp	r3, #34	@ 0x22
 80039da:	d12a      	bne.n	8003a32 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d108      	bne.n	80039f8 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039f4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80039f6:	e01c      	b.n	8003a32 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b40      	cmp	r3, #64	@ 0x40
 8003a02:	d103      	bne.n	8003a0c <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f000 f88e 	bl	8003b26 <I2C_MemoryTransmit_TXE_BTF>
}
 8003a0a:	e012      	b.n	8003a32 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a10:	781a      	ldrb	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1c:	1c5a      	adds	r2, r3, #1
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003a30:	e7ff      	b.n	8003a32 <I2C_MasterTransmit_TXE+0x130>
 8003a32:	bf00      	nop
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b084      	sub	sp, #16
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a46:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	2b21      	cmp	r3, #33	@ 0x21
 8003a52:	d164      	bne.n	8003b1e <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d012      	beq.n	8003a84 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a62:	781a      	ldrb	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6e:	1c5a      	adds	r2, r3, #1
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	b29a      	uxth	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003a82:	e04c      	b.n	8003b1e <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2b08      	cmp	r3, #8
 8003a88:	d01d      	beq.n	8003ac6 <I2C_MasterTransmit_BTF+0x8c>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2b20      	cmp	r3, #32
 8003a8e:	d01a      	beq.n	8003ac6 <I2C_MasterTransmit_BTF+0x8c>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a96:	d016      	beq.n	8003ac6 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003aa6:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2211      	movs	r2, #17
 8003aac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2220      	movs	r2, #32
 8003aba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f7ff fec1 	bl	8003846 <HAL_I2C_MasterTxCpltCallback>
}
 8003ac4:	e02b      	b.n	8003b1e <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003ad4:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ae4:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2220      	movs	r2, #32
 8003af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2b40      	cmp	r3, #64	@ 0x40
 8003afe:	d107      	bne.n	8003b10 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f7ff fed2 	bl	80038b2 <HAL_I2C_MemTxCpltCallback>
}
 8003b0e:	e006      	b.n	8003b1e <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f7ff fe94 	bl	8003846 <HAL_I2C_MasterTxCpltCallback>
}
 8003b1e:	bf00      	nop
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b084      	sub	sp, #16
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b34:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d11d      	bne.n	8003b7a <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d10b      	bne.n	8003b5e <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b4a:	b2da      	uxtb	r2, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b56:	1c9a      	adds	r2, r3, #2
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003b5c:	e077      	b.n	8003c4e <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	121b      	asrs	r3, r3, #8
 8003b66:	b2da      	uxtb	r2, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b72:	1c5a      	adds	r2, r3, #1
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003b78:	e069      	b.n	8003c4e <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d10b      	bne.n	8003b9a <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b86:	b2da      	uxtb	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b92:	1c5a      	adds	r2, r3, #1
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003b98:	e059      	b.n	8003c4e <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d152      	bne.n	8003c48 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003ba2:	7bfb      	ldrb	r3, [r7, #15]
 8003ba4:	2b22      	cmp	r3, #34	@ 0x22
 8003ba6:	d10d      	bne.n	8003bc4 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bb6:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bbc:	1c5a      	adds	r2, r3, #1
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003bc2:	e044      	b.n	8003c4e <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d015      	beq.n	8003bfa <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003bce:	7bfb      	ldrb	r3, [r7, #15]
 8003bd0:	2b21      	cmp	r3, #33	@ 0x21
 8003bd2:	d112      	bne.n	8003bfa <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd8:	781a      	ldrb	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be4:	1c5a      	adds	r2, r3, #1
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003bf8:	e029      	b.n	8003c4e <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d124      	bne.n	8003c4e <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003c04:	7bfb      	ldrb	r3, [r7, #15]
 8003c06:	2b21      	cmp	r3, #33	@ 0x21
 8003c08:	d121      	bne.n	8003c4e <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c18:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c28:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2220      	movs	r2, #32
 8003c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f7ff fe36 	bl	80038b2 <HAL_I2C_MemTxCpltCallback>
}
 8003c46:	e002      	b.n	8003c4e <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f7ff fa69 	bl	8003120 <I2C_Flush_DR>
}
 8003c4e:	bf00      	nop
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}

08003c56 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b084      	sub	sp, #16
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2b22      	cmp	r3, #34	@ 0x22
 8003c68:	f040 80b9 	bne.w	8003dde <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c70:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	2b03      	cmp	r3, #3
 8003c7e:	d921      	bls.n	8003cc4 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	691a      	ldr	r2, [r3, #16]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8a:	b2d2      	uxtb	r2, r2
 8003c8c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c92:	1c5a      	adds	r2, r3, #1
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	3b01      	subs	r3, #1
 8003ca0:	b29a      	uxth	r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003caa:	b29b      	uxth	r3, r3
 8003cac:	2b03      	cmp	r3, #3
 8003cae:	f040 8096 	bne.w	8003dde <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cc0:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003cc2:	e08c      	b.n	8003dde <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d07f      	beq.n	8003dcc <I2C_MasterReceive_RXNE+0x176>
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d002      	beq.n	8003cd8 <I2C_MasterReceive_RXNE+0x82>
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d179      	bne.n	8003dcc <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f001 fb0f 	bl	80052fc <I2C_WaitOnSTOPRequestThroughIT>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d14c      	bne.n	8003d7e <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cf2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003d02:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	691a      	ldr	r2, [r3, #16]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0e:	b2d2      	uxtb	r2, r2
 8003d10:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d16:	1c5a      	adds	r2, r3, #1
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	3b01      	subs	r3, #1
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2220      	movs	r2, #32
 8003d2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b40      	cmp	r3, #64	@ 0x40
 8003d3c:	d10a      	bne.n	8003d54 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	f7ff fdba 	bl	80038c6 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003d52:	e044      	b.n	8003dde <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2b08      	cmp	r3, #8
 8003d60:	d002      	beq.n	8003d68 <I2C_MasterReceive_RXNE+0x112>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2b20      	cmp	r3, #32
 8003d66:	d103      	bne.n	8003d70 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d6e:	e002      	b.n	8003d76 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2212      	movs	r2, #18
 8003d74:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7fc fcee 	bl	8000758 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003d7c:	e02f      	b.n	8003dde <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	685a      	ldr	r2, [r3, #4]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003d8c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	691a      	ldr	r2, [r3, #16]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d98:	b2d2      	uxtb	r2, r2
 8003d9a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da0:	1c5a      	adds	r2, r3, #1
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	3b01      	subs	r3, #1
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2220      	movs	r2, #32
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f7ff fd88 	bl	80038da <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003dca:	e008      	b.n	8003dde <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dda:	605a      	str	r2, [r3, #4]
}
 8003ddc:	e7ff      	b.n	8003dde <I2C_MasterReceive_RXNE+0x188>
 8003dde:	bf00      	nop
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b084      	sub	sp, #16
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df2:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	2b04      	cmp	r3, #4
 8003dfc:	d11b      	bne.n	8003e36 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	685a      	ldr	r2, [r3, #4]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e0c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	691a      	ldr	r2, [r3, #16]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e18:	b2d2      	uxtb	r2, r2
 8003e1a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e20:	1c5a      	adds	r2, r3, #1
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003e34:	e0c4      	b.n	8003fc0 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	2b03      	cmp	r3, #3
 8003e3e:	d129      	bne.n	8003e94 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	685a      	ldr	r2, [r3, #4]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e4e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2b04      	cmp	r3, #4
 8003e54:	d00a      	beq.n	8003e6c <I2C_MasterReceive_BTF+0x86>
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d007      	beq.n	8003e6c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e6a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	691a      	ldr	r2, [r3, #16]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e76:	b2d2      	uxtb	r2, r2
 8003e78:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7e:	1c5a      	adds	r2, r3, #1
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	b29a      	uxth	r2, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003e92:	e095      	b.n	8003fc0 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d17d      	bne.n	8003f9a <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d002      	beq.n	8003eaa <I2C_MasterReceive_BTF+0xc4>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2b10      	cmp	r3, #16
 8003ea8:	d108      	bne.n	8003ebc <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003eb8:	601a      	str	r2, [r3, #0]
 8003eba:	e016      	b.n	8003eea <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2b04      	cmp	r3, #4
 8003ec0:	d002      	beq.n	8003ec8 <I2C_MasterReceive_BTF+0xe2>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d108      	bne.n	8003eda <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ed6:	601a      	str	r2, [r3, #0]
 8003ed8:	e007      	b.n	8003eea <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ee8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	691a      	ldr	r2, [r3, #16]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	b2d2      	uxtb	r2, r2
 8003ef6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efc:	1c5a      	adds	r2, r3, #1
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	691a      	ldr	r2, [r3, #16]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1a:	b2d2      	uxtb	r2, r2
 8003f1c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f22:	1c5a      	adds	r2, r3, #1
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	b29a      	uxth	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003f44:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b40      	cmp	r3, #64	@ 0x40
 8003f58:	d10a      	bne.n	8003f70 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f7ff fcac 	bl	80038c6 <HAL_I2C_MemRxCpltCallback>
}
 8003f6e:	e027      	b.n	8003fc0 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2b08      	cmp	r3, #8
 8003f7c:	d002      	beq.n	8003f84 <I2C_MasterReceive_BTF+0x19e>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2b20      	cmp	r3, #32
 8003f82:	d103      	bne.n	8003f8c <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f8a:	e002      	b.n	8003f92 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2212      	movs	r2, #18
 8003f90:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f7fc fbe0 	bl	8000758 <HAL_I2C_MasterRxCpltCallback>
}
 8003f98:	e012      	b.n	8003fc0 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	691a      	ldr	r2, [r3, #16]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa4:	b2d2      	uxtb	r2, r2
 8003fa6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fac:	1c5a      	adds	r2, r3, #1
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	3b01      	subs	r3, #1
 8003fba:	b29a      	uxth	r2, r3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003fc0:	bf00      	nop
 8003fc2:	3710      	adds	r7, #16
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	2b40      	cmp	r3, #64	@ 0x40
 8003fda:	d117      	bne.n	800400c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d109      	bne.n	8003ff8 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	461a      	mov	r2, r3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ff4:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003ff6:	e067      	b.n	80040c8 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	f043 0301 	orr.w	r3, r3, #1
 8004002:	b2da      	uxtb	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	611a      	str	r2, [r3, #16]
}
 800400a:	e05d      	b.n	80040c8 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004014:	d133      	bne.n	800407e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800401c:	b2db      	uxtb	r3, r3
 800401e:	2b21      	cmp	r3, #33	@ 0x21
 8004020:	d109      	bne.n	8004036 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004026:	b2db      	uxtb	r3, r3
 8004028:	461a      	mov	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004032:	611a      	str	r2, [r3, #16]
 8004034:	e008      	b.n	8004048 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800403a:	b2db      	uxtb	r3, r3
 800403c:	f043 0301 	orr.w	r3, r3, #1
 8004040:	b2da      	uxtb	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800404c:	2b00      	cmp	r3, #0
 800404e:	d004      	beq.n	800405a <I2C_Master_SB+0x92>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004056:	2b00      	cmp	r3, #0
 8004058:	d108      	bne.n	800406c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800405e:	2b00      	cmp	r3, #0
 8004060:	d032      	beq.n	80040c8 <I2C_Master_SB+0x100>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004068:	2b00      	cmp	r3, #0
 800406a:	d02d      	beq.n	80040c8 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685a      	ldr	r2, [r3, #4]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800407a:	605a      	str	r2, [r3, #4]
}
 800407c:	e024      	b.n	80040c8 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004082:	2b00      	cmp	r3, #0
 8004084:	d10e      	bne.n	80040a4 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800408a:	b29b      	uxth	r3, r3
 800408c:	11db      	asrs	r3, r3, #7
 800408e:	b2db      	uxtb	r3, r3
 8004090:	f003 0306 	and.w	r3, r3, #6
 8004094:	b2db      	uxtb	r3, r3
 8004096:	f063 030f 	orn	r3, r3, #15
 800409a:	b2da      	uxtb	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	611a      	str	r2, [r3, #16]
}
 80040a2:	e011      	b.n	80040c8 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d10d      	bne.n	80040c8 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	11db      	asrs	r3, r3, #7
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	f003 0306 	and.w	r3, r3, #6
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	f063 030e 	orn	r3, r3, #14
 80040c0:	b2da      	uxtb	r2, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	611a      	str	r2, [r3, #16]
}
 80040c8:	bf00      	nop
 80040ca:	370c      	adds	r7, #12
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e0:	b2da      	uxtb	r2, r3
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d004      	beq.n	80040fa <I2C_Master_ADD10+0x26>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d108      	bne.n	800410c <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00c      	beq.n	800411c <I2C_Master_ADD10+0x48>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004108:	2b00      	cmp	r3, #0
 800410a:	d007      	beq.n	800411c <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	685a      	ldr	r2, [r3, #4]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800411a:	605a      	str	r2, [r3, #4]
  }
}
 800411c:	bf00      	nop
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004128:	b480      	push	{r7}
 800412a:	b091      	sub	sp, #68	@ 0x44
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004136:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800413e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004144:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800414c:	b2db      	uxtb	r3, r3
 800414e:	2b22      	cmp	r3, #34	@ 0x22
 8004150:	f040 8169 	bne.w	8004426 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004158:	2b00      	cmp	r3, #0
 800415a:	d10f      	bne.n	800417c <I2C_Master_ADDR+0x54>
 800415c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004160:	2b40      	cmp	r3, #64	@ 0x40
 8004162:	d10b      	bne.n	800417c <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004164:	2300      	movs	r3, #0
 8004166:	633b      	str	r3, [r7, #48]	@ 0x30
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	633b      	str	r3, [r7, #48]	@ 0x30
 8004178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800417a:	e160      	b.n	800443e <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004180:	2b00      	cmp	r3, #0
 8004182:	d11d      	bne.n	80041c0 <I2C_Master_ADDR+0x98>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800418c:	d118      	bne.n	80041c0 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800418e:	2300      	movs	r3, #0
 8004190:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	695b      	ldr	r3, [r3, #20]
 8004198:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	699b      	ldr	r3, [r3, #24]
 80041a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041b2:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041b8:	1c5a      	adds	r2, r3, #1
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	651a      	str	r2, [r3, #80]	@ 0x50
 80041be:	e13e      	b.n	800443e <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d113      	bne.n	80041f2 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041ca:	2300      	movs	r3, #0
 80041cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	695b      	ldr	r3, [r3, #20]
 80041d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	699b      	ldr	r3, [r3, #24]
 80041dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041de:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ee:	601a      	str	r2, [r3, #0]
 80041f0:	e115      	b.n	800441e <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	f040 808a 	bne.w	8004312 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80041fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004200:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004204:	d137      	bne.n	8004276 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004214:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004220:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004224:	d113      	bne.n	800424e <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004234:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004236:	2300      	movs	r3, #0
 8004238:	627b      	str	r3, [r7, #36]	@ 0x24
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	695b      	ldr	r3, [r3, #20]
 8004240:	627b      	str	r3, [r7, #36]	@ 0x24
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	627b      	str	r3, [r7, #36]	@ 0x24
 800424a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424c:	e0e7      	b.n	800441e <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800424e:	2300      	movs	r3, #0
 8004250:	623b      	str	r3, [r7, #32]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	695b      	ldr	r3, [r3, #20]
 8004258:	623b      	str	r3, [r7, #32]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	699b      	ldr	r3, [r3, #24]
 8004260:	623b      	str	r3, [r7, #32]
 8004262:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004272:	601a      	str	r2, [r3, #0]
 8004274:	e0d3      	b.n	800441e <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004278:	2b08      	cmp	r3, #8
 800427a:	d02e      	beq.n	80042da <I2C_Master_ADDR+0x1b2>
 800427c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800427e:	2b20      	cmp	r3, #32
 8004280:	d02b      	beq.n	80042da <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004284:	2b12      	cmp	r3, #18
 8004286:	d102      	bne.n	800428e <I2C_Master_ADDR+0x166>
 8004288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800428a:	2b01      	cmp	r3, #1
 800428c:	d125      	bne.n	80042da <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800428e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004290:	2b04      	cmp	r3, #4
 8004292:	d00e      	beq.n	80042b2 <I2C_Master_ADDR+0x18a>
 8004294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004296:	2b02      	cmp	r3, #2
 8004298:	d00b      	beq.n	80042b2 <I2C_Master_ADDR+0x18a>
 800429a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800429c:	2b10      	cmp	r3, #16
 800429e:	d008      	beq.n	80042b2 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042ae:	601a      	str	r2, [r3, #0]
 80042b0:	e007      	b.n	80042c2 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80042c0:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042c2:	2300      	movs	r3, #0
 80042c4:	61fb      	str	r3, [r7, #28]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	695b      	ldr	r3, [r3, #20]
 80042cc:	61fb      	str	r3, [r7, #28]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	699b      	ldr	r3, [r3, #24]
 80042d4:	61fb      	str	r3, [r7, #28]
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	e0a1      	b.n	800441e <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042e8:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042ea:	2300      	movs	r3, #0
 80042ec:	61bb      	str	r3, [r7, #24]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	695b      	ldr	r3, [r3, #20]
 80042f4:	61bb      	str	r3, [r7, #24]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	699b      	ldr	r3, [r3, #24]
 80042fc:	61bb      	str	r3, [r7, #24]
 80042fe:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800430e:	601a      	str	r2, [r3, #0]
 8004310:	e085      	b.n	800441e <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004316:	b29b      	uxth	r3, r3
 8004318:	2b02      	cmp	r3, #2
 800431a:	d14d      	bne.n	80043b8 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800431c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800431e:	2b04      	cmp	r3, #4
 8004320:	d016      	beq.n	8004350 <I2C_Master_ADDR+0x228>
 8004322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004324:	2b02      	cmp	r3, #2
 8004326:	d013      	beq.n	8004350 <I2C_Master_ADDR+0x228>
 8004328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800432a:	2b10      	cmp	r3, #16
 800432c:	d010      	beq.n	8004350 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800433c:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800434c:	601a      	str	r2, [r3, #0]
 800434e:	e007      	b.n	8004360 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800435e:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800436a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800436e:	d117      	bne.n	80043a0 <I2C_Master_ADDR+0x278>
 8004370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004372:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004376:	d00b      	beq.n	8004390 <I2C_Master_ADDR+0x268>
 8004378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800437a:	2b01      	cmp	r3, #1
 800437c:	d008      	beq.n	8004390 <I2C_Master_ADDR+0x268>
 800437e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004380:	2b08      	cmp	r3, #8
 8004382:	d005      	beq.n	8004390 <I2C_Master_ADDR+0x268>
 8004384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004386:	2b10      	cmp	r3, #16
 8004388:	d002      	beq.n	8004390 <I2C_Master_ADDR+0x268>
 800438a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800438c:	2b20      	cmp	r3, #32
 800438e:	d107      	bne.n	80043a0 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	685a      	ldr	r2, [r3, #4]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800439e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043a0:	2300      	movs	r3, #0
 80043a2:	617b      	str	r3, [r7, #20]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	617b      	str	r3, [r7, #20]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	617b      	str	r3, [r7, #20]
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	e032      	b.n	800441e <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043c6:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043d6:	d117      	bne.n	8004408 <I2C_Master_ADDR+0x2e0>
 80043d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043da:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043de:	d00b      	beq.n	80043f8 <I2C_Master_ADDR+0x2d0>
 80043e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d008      	beq.n	80043f8 <I2C_Master_ADDR+0x2d0>
 80043e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043e8:	2b08      	cmp	r3, #8
 80043ea:	d005      	beq.n	80043f8 <I2C_Master_ADDR+0x2d0>
 80043ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043ee:	2b10      	cmp	r3, #16
 80043f0:	d002      	beq.n	80043f8 <I2C_Master_ADDR+0x2d0>
 80043f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f4:	2b20      	cmp	r3, #32
 80043f6:	d107      	bne.n	8004408 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	685a      	ldr	r2, [r3, #4]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004406:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004408:	2300      	movs	r3, #0
 800440a:	613b      	str	r3, [r7, #16]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	613b      	str	r3, [r7, #16]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	613b      	str	r3, [r7, #16]
 800441c:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004424:	e00b      	b.n	800443e <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004426:	2300      	movs	r3, #0
 8004428:	60fb      	str	r3, [r7, #12]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	695b      	ldr	r3, [r3, #20]
 8004430:	60fb      	str	r3, [r7, #12]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	60fb      	str	r3, [r7, #12]
 800443a:	68fb      	ldr	r3, [r7, #12]
}
 800443c:	e7ff      	b.n	800443e <I2C_Master_ADDR+0x316>
 800443e:	bf00      	nop
 8004440:	3744      	adds	r7, #68	@ 0x44
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b084      	sub	sp, #16
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004458:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800445e:	b29b      	uxth	r3, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	d02b      	beq.n	80044bc <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004468:	781a      	ldrb	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004474:	1c5a      	adds	r2, r3, #1
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800447e:	b29b      	uxth	r3, r3
 8004480:	3b01      	subs	r3, #1
 8004482:	b29a      	uxth	r2, r3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800448c:	b29b      	uxth	r3, r3
 800448e:	2b00      	cmp	r3, #0
 8004490:	d114      	bne.n	80044bc <I2C_SlaveTransmit_TXE+0x72>
 8004492:	7bfb      	ldrb	r3, [r7, #15]
 8004494:	2b29      	cmp	r3, #41	@ 0x29
 8004496:	d111      	bne.n	80044bc <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	685a      	ldr	r2, [r3, #4]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044a6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2221      	movs	r2, #33	@ 0x21
 80044ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2228      	movs	r2, #40	@ 0x28
 80044b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7ff f9cf 	bl	800385a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80044bc:	bf00      	nop
 80044be:	3710      	adds	r7, #16
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d011      	beq.n	80044fa <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044da:	781a      	ldrb	r2, [r3, #0]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e6:	1c5a      	adds	r2, r3, #1
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	3b01      	subs	r3, #1
 80044f4:	b29a      	uxth	r2, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80044fa:	bf00      	nop
 80044fc:	370c      	adds	r7, #12
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr

08004506 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b084      	sub	sp, #16
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004514:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800451a:	b29b      	uxth	r3, r3
 800451c:	2b00      	cmp	r3, #0
 800451e:	d02c      	beq.n	800457a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	691a      	ldr	r2, [r3, #16]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800452a:	b2d2      	uxtb	r2, r2
 800452c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004532:	1c5a      	adds	r2, r3, #1
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800453c:	b29b      	uxth	r3, r3
 800453e:	3b01      	subs	r3, #1
 8004540:	b29a      	uxth	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800454a:	b29b      	uxth	r3, r3
 800454c:	2b00      	cmp	r3, #0
 800454e:	d114      	bne.n	800457a <I2C_SlaveReceive_RXNE+0x74>
 8004550:	7bfb      	ldrb	r3, [r7, #15]
 8004552:	2b2a      	cmp	r3, #42	@ 0x2a
 8004554:	d111      	bne.n	800457a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	685a      	ldr	r2, [r3, #4]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004564:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2222      	movs	r2, #34	@ 0x22
 800456a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2228      	movs	r2, #40	@ 0x28
 8004570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f7ff f97a 	bl	800386e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800457a:	bf00      	nop
 800457c:	3710      	adds	r7, #16
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}

08004582 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004582:	b480      	push	{r7}
 8004584:	b083      	sub	sp, #12
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800458e:	b29b      	uxth	r3, r3
 8004590:	2b00      	cmp	r3, #0
 8004592:	d012      	beq.n	80045ba <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	691a      	ldr	r2, [r3, #16]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459e:	b2d2      	uxtb	r2, r2
 80045a0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a6:	1c5a      	adds	r2, r3, #1
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	3b01      	subs	r3, #1
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80045ba:	bf00      	nop
 80045bc:	370c      	adds	r7, #12
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr

080045c6 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80045c6:	b580      	push	{r7, lr}
 80045c8:	b084      	sub	sp, #16
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	6078      	str	r0, [r7, #4]
 80045ce:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80045d0:	2300      	movs	r3, #0
 80045d2:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80045e0:	2b28      	cmp	r3, #40	@ 0x28
 80045e2:	d125      	bne.n	8004630 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	685a      	ldr	r2, [r3, #4]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045f2:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	f003 0304 	and.w	r3, r3, #4
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80045fe:	2301      	movs	r3, #1
 8004600:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004608:	2b00      	cmp	r3, #0
 800460a:	d103      	bne.n	8004614 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	81bb      	strh	r3, [r7, #12]
 8004612:	e002      	b.n	800461a <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004622:	89ba      	ldrh	r2, [r7, #12]
 8004624:	7bfb      	ldrb	r3, [r7, #15]
 8004626:	4619      	mov	r1, r3
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f7ff f92a 	bl	8003882 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800462e:	e00e      	b.n	800464e <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004630:	2300      	movs	r3, #0
 8004632:	60bb      	str	r3, [r7, #8]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	60bb      	str	r3, [r7, #8]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	60bb      	str	r3, [r7, #8]
 8004644:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800464e:	bf00      	nop
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
	...

08004658 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004666:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004676:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004678:	2300      	movs	r3, #0
 800467a:	60bb      	str	r3, [r7, #8]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	60bb      	str	r3, [r7, #8]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f042 0201 	orr.w	r2, r2, #1
 8004692:	601a      	str	r2, [r3, #0]
 8004694:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046a4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046b4:	d172      	bne.n	800479c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80046b6:	7bfb      	ldrb	r3, [r7, #15]
 80046b8:	2b22      	cmp	r3, #34	@ 0x22
 80046ba:	d002      	beq.n	80046c2 <I2C_Slave_STOPF+0x6a>
 80046bc:	7bfb      	ldrb	r3, [r7, #15]
 80046be:	2b2a      	cmp	r3, #42	@ 0x2a
 80046c0:	d135      	bne.n	800472e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	b29a      	uxth	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d005      	beq.n	80046e6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046de:	f043 0204 	orr.w	r2, r3, #4
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046f4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fa:	4618      	mov	r0, r3
 80046fc:	f7fe f91c 	bl	8002938 <HAL_DMA_GetState>
 8004700:	4603      	mov	r3, r0
 8004702:	2b01      	cmp	r3, #1
 8004704:	d049      	beq.n	800479a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470a:	4a69      	ldr	r2, [pc, #420]	@ (80048b0 <I2C_Slave_STOPF+0x258>)
 800470c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004712:	4618      	mov	r0, r3
 8004714:	f7fd ff64 	bl	80025e0 <HAL_DMA_Abort_IT>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d03d      	beq.n	800479a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004722:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004728:	4610      	mov	r0, r2
 800472a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800472c:	e035      	b.n	800479a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	b29a      	uxth	r2, r3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004740:	b29b      	uxth	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	d005      	beq.n	8004752 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800474a:	f043 0204 	orr.w	r2, r3, #4
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	685a      	ldr	r2, [r3, #4]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004760:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004766:	4618      	mov	r0, r3
 8004768:	f7fe f8e6 	bl	8002938 <HAL_DMA_GetState>
 800476c:	4603      	mov	r3, r0
 800476e:	2b01      	cmp	r3, #1
 8004770:	d014      	beq.n	800479c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004776:	4a4e      	ldr	r2, [pc, #312]	@ (80048b0 <I2C_Slave_STOPF+0x258>)
 8004778:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800477e:	4618      	mov	r0, r3
 8004780:	f7fd ff2e 	bl	80025e0 <HAL_DMA_Abort_IT>
 8004784:	4603      	mov	r3, r0
 8004786:	2b00      	cmp	r3, #0
 8004788:	d008      	beq.n	800479c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800478e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004794:	4610      	mov	r0, r2
 8004796:	4798      	blx	r3
 8004798:	e000      	b.n	800479c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800479a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d03e      	beq.n	8004824 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	695b      	ldr	r3, [r3, #20]
 80047ac:	f003 0304 	and.w	r3, r3, #4
 80047b0:	2b04      	cmp	r3, #4
 80047b2:	d112      	bne.n	80047da <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	691a      	ldr	r2, [r3, #16]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047be:	b2d2      	uxtb	r2, r2
 80047c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c6:	1c5a      	adds	r2, r3, #1
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	3b01      	subs	r3, #1
 80047d4:	b29a      	uxth	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	695b      	ldr	r3, [r3, #20]
 80047e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047e4:	2b40      	cmp	r3, #64	@ 0x40
 80047e6:	d112      	bne.n	800480e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	691a      	ldr	r2, [r3, #16]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f2:	b2d2      	uxtb	r2, r2
 80047f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fa:	1c5a      	adds	r2, r3, #1
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004804:	b29b      	uxth	r3, r3
 8004806:	3b01      	subs	r3, #1
 8004808:	b29a      	uxth	r2, r3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004812:	b29b      	uxth	r3, r3
 8004814:	2b00      	cmp	r3, #0
 8004816:	d005      	beq.n	8004824 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481c:	f043 0204 	orr.w	r2, r3, #4
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004828:	2b00      	cmp	r3, #0
 800482a:	d003      	beq.n	8004834 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 f843 	bl	80048b8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004832:	e039      	b.n	80048a8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004834:	7bfb      	ldrb	r3, [r7, #15]
 8004836:	2b2a      	cmp	r3, #42	@ 0x2a
 8004838:	d109      	bne.n	800484e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2228      	movs	r2, #40	@ 0x28
 8004844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f7ff f810 	bl	800386e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004854:	b2db      	uxtb	r3, r3
 8004856:	2b28      	cmp	r3, #40	@ 0x28
 8004858:	d111      	bne.n	800487e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a15      	ldr	r2, [pc, #84]	@ (80048b4 <I2C_Slave_STOPF+0x25c>)
 800485e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2220      	movs	r2, #32
 800486a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f7ff f811 	bl	800389e <HAL_I2C_ListenCpltCallback>
}
 800487c:	e014      	b.n	80048a8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004882:	2b22      	cmp	r3, #34	@ 0x22
 8004884:	d002      	beq.n	800488c <I2C_Slave_STOPF+0x234>
 8004886:	7bfb      	ldrb	r3, [r7, #15]
 8004888:	2b22      	cmp	r3, #34	@ 0x22
 800488a:	d10d      	bne.n	80048a8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2220      	movs	r2, #32
 8004896:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f7fe ffe3 	bl	800386e <HAL_I2C_SlaveRxCpltCallback>
}
 80048a8:	bf00      	nop
 80048aa:	3710      	adds	r7, #16
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	08004e59 	.word	0x08004e59
 80048b4:	ffff0000 	.word	0xffff0000

080048b8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048c6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048ce:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80048d0:	7bbb      	ldrb	r3, [r7, #14]
 80048d2:	2b10      	cmp	r3, #16
 80048d4:	d002      	beq.n	80048dc <I2C_ITError+0x24>
 80048d6:	7bbb      	ldrb	r3, [r7, #14]
 80048d8:	2b40      	cmp	r3, #64	@ 0x40
 80048da:	d10a      	bne.n	80048f2 <I2C_ITError+0x3a>
 80048dc:	7bfb      	ldrb	r3, [r7, #15]
 80048de:	2b22      	cmp	r3, #34	@ 0x22
 80048e0:	d107      	bne.n	80048f2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048f0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80048f2:	7bfb      	ldrb	r3, [r7, #15]
 80048f4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80048f8:	2b28      	cmp	r3, #40	@ 0x28
 80048fa:	d107      	bne.n	800490c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2228      	movs	r2, #40	@ 0x28
 8004906:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800490a:	e015      	b.n	8004938 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004916:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800491a:	d00a      	beq.n	8004932 <I2C_ITError+0x7a>
 800491c:	7bfb      	ldrb	r3, [r7, #15]
 800491e:	2b60      	cmp	r3, #96	@ 0x60
 8004920:	d007      	beq.n	8004932 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2220      	movs	r2, #32
 8004926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004942:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004946:	d162      	bne.n	8004a0e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004956:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800495c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b01      	cmp	r3, #1
 8004964:	d020      	beq.n	80049a8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800496a:	4a6a      	ldr	r2, [pc, #424]	@ (8004b14 <I2C_ITError+0x25c>)
 800496c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004972:	4618      	mov	r0, r3
 8004974:	f7fd fe34 	bl	80025e0 <HAL_DMA_Abort_IT>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	f000 8089 	beq.w	8004a92 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f022 0201 	bic.w	r2, r2, #1
 800498e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2220      	movs	r2, #32
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800499c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80049a2:	4610      	mov	r0, r2
 80049a4:	4798      	blx	r3
 80049a6:	e074      	b.n	8004a92 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ac:	4a59      	ldr	r2, [pc, #356]	@ (8004b14 <I2C_ITError+0x25c>)
 80049ae:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7fd fe13 	bl	80025e0 <HAL_DMA_Abort_IT>
 80049ba:	4603      	mov	r3, r0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d068      	beq.n	8004a92 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ca:	2b40      	cmp	r3, #64	@ 0x40
 80049cc:	d10b      	bne.n	80049e6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	691a      	ldr	r2, [r3, #16]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d8:	b2d2      	uxtb	r2, r2
 80049da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e0:	1c5a      	adds	r2, r3, #1
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f022 0201 	bic.w	r2, r2, #1
 80049f4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2220      	movs	r2, #32
 80049fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004a08:	4610      	mov	r0, r2
 8004a0a:	4798      	blx	r3
 8004a0c:	e041      	b.n	8004a92 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b60      	cmp	r3, #96	@ 0x60
 8004a18:	d125      	bne.n	8004a66 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2220      	movs	r2, #32
 8004a1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	695b      	ldr	r3, [r3, #20]
 8004a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a32:	2b40      	cmp	r3, #64	@ 0x40
 8004a34:	d10b      	bne.n	8004a4e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	691a      	ldr	r2, [r3, #16]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a40:	b2d2      	uxtb	r2, r2
 8004a42:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a48:	1c5a      	adds	r2, r3, #1
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f022 0201 	bic.w	r2, r2, #1
 8004a5c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f7fe ff45 	bl	80038ee <HAL_I2C_AbortCpltCallback>
 8004a64:	e015      	b.n	8004a92 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	695b      	ldr	r3, [r3, #20]
 8004a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a70:	2b40      	cmp	r3, #64	@ 0x40
 8004a72:	d10b      	bne.n	8004a8c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	691a      	ldr	r2, [r3, #16]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a7e:	b2d2      	uxtb	r2, r2
 8004a80:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a86:	1c5a      	adds	r2, r3, #1
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f7fe ff24 	bl	80038da <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a96:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10e      	bne.n	8004ac0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d109      	bne.n	8004ac0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d104      	bne.n	8004ac0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d007      	beq.n	8004ad0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	685a      	ldr	r2, [r3, #4]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004ace:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ad6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004adc:	f003 0304 	and.w	r3, r3, #4
 8004ae0:	2b04      	cmp	r3, #4
 8004ae2:	d113      	bne.n	8004b0c <I2C_ITError+0x254>
 8004ae4:	7bfb      	ldrb	r3, [r7, #15]
 8004ae6:	2b28      	cmp	r3, #40	@ 0x28
 8004ae8:	d110      	bne.n	8004b0c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a0a      	ldr	r2, [pc, #40]	@ (8004b18 <I2C_ITError+0x260>)
 8004aee:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2220      	movs	r2, #32
 8004afa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f7fe fec9 	bl	800389e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004b0c:	bf00      	nop
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	08004e59 	.word	0x08004e59
 8004b18:	ffff0000 	.word	0xffff0000

08004b1c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b088      	sub	sp, #32
 8004b20:	af02      	add	r7, sp, #8
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	607a      	str	r2, [r7, #4]
 8004b26:	603b      	str	r3, [r7, #0]
 8004b28:	460b      	mov	r3, r1
 8004b2a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b30:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	2b08      	cmp	r3, #8
 8004b36:	d006      	beq.n	8004b46 <I2C_MasterRequestWrite+0x2a>
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d003      	beq.n	8004b46 <I2C_MasterRequestWrite+0x2a>
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b44:	d108      	bne.n	8004b58 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b54:	601a      	str	r2, [r3, #0]
 8004b56:	e00b      	b.n	8004b70 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b5c:	2b12      	cmp	r3, #18
 8004b5e:	d107      	bne.n	8004b70 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b6e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	9300      	str	r3, [sp, #0]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f000 fa13 	bl	8004fa8 <I2C_WaitOnFlagUntilTimeout>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00d      	beq.n	8004ba4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b96:	d103      	bne.n	8004ba0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b9e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	e035      	b.n	8004c10 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bac:	d108      	bne.n	8004bc0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bae:	897b      	ldrh	r3, [r7, #10]
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004bbc:	611a      	str	r2, [r3, #16]
 8004bbe:	e01b      	b.n	8004bf8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004bc0:	897b      	ldrh	r3, [r7, #10]
 8004bc2:	11db      	asrs	r3, r3, #7
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	f003 0306 	and.w	r3, r3, #6
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	f063 030f 	orn	r3, r3, #15
 8004bd0:	b2da      	uxtb	r2, r3
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	490e      	ldr	r1, [pc, #56]	@ (8004c18 <I2C_MasterRequestWrite+0xfc>)
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	f000 fa5c 	bl	800509c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e010      	b.n	8004c10 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004bee:	897b      	ldrh	r3, [r7, #10]
 8004bf0:	b2da      	uxtb	r2, r3
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	4907      	ldr	r1, [pc, #28]	@ (8004c1c <I2C_MasterRequestWrite+0x100>)
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	f000 fa4c 	bl	800509c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d001      	beq.n	8004c0e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e000      	b.n	8004c10 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3718      	adds	r7, #24
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	00010008 	.word	0x00010008
 8004c1c:	00010002 	.word	0x00010002

08004c20 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b086      	sub	sp, #24
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c2c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c34:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c3c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c42:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	685a      	ldr	r2, [r3, #4]
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004c52:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d003      	beq.n	8004c64 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c60:	2200      	movs	r2, #0
 8004c62:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d003      	beq.n	8004c74 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c70:	2200      	movs	r2, #0
 8004c72:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004c74:	7cfb      	ldrb	r3, [r7, #19]
 8004c76:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004c7a:	2b21      	cmp	r3, #33	@ 0x21
 8004c7c:	d007      	beq.n	8004c8e <I2C_DMAXferCplt+0x6e>
 8004c7e:	7cfb      	ldrb	r3, [r7, #19]
 8004c80:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8004c84:	2b22      	cmp	r3, #34	@ 0x22
 8004c86:	d131      	bne.n	8004cec <I2C_DMAXferCplt+0xcc>
 8004c88:	7cbb      	ldrb	r3, [r7, #18]
 8004c8a:	2b20      	cmp	r3, #32
 8004c8c:	d12e      	bne.n	8004cec <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	685a      	ldr	r2, [r3, #4]
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c9c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004ca4:	7cfb      	ldrb	r3, [r7, #19]
 8004ca6:	2b29      	cmp	r3, #41	@ 0x29
 8004ca8:	d10a      	bne.n	8004cc0 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	2221      	movs	r2, #33	@ 0x21
 8004cae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	2228      	movs	r2, #40	@ 0x28
 8004cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004cb8:	6978      	ldr	r0, [r7, #20]
 8004cba:	f7fe fdce 	bl	800385a <HAL_I2C_SlaveTxCpltCallback>
 8004cbe:	e00c      	b.n	8004cda <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004cc0:	7cfb      	ldrb	r3, [r7, #19]
 8004cc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cc4:	d109      	bne.n	8004cda <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	2222      	movs	r2, #34	@ 0x22
 8004cca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	2228      	movs	r2, #40	@ 0x28
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004cd4:	6978      	ldr	r0, [r7, #20]
 8004cd6:	f7fe fdca 	bl	800386e <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	685a      	ldr	r2, [r3, #4]
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004ce8:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004cea:	e074      	b.n	8004dd6 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d06e      	beq.n	8004dd6 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d107      	bne.n	8004d12 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d10:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	685a      	ldr	r2, [r3, #4]
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004d20:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004d28:	d009      	beq.n	8004d3e <I2C_DMAXferCplt+0x11e>
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2b08      	cmp	r3, #8
 8004d2e:	d006      	beq.n	8004d3e <I2C_DMAXferCplt+0x11e>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004d36:	d002      	beq.n	8004d3e <I2C_DMAXferCplt+0x11e>
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2b20      	cmp	r3, #32
 8004d3c:	d107      	bne.n	8004d4e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d4c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	685a      	ldr	r2, [r3, #4]
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d5c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	685a      	ldr	r2, [r3, #4]
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d6c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	2200      	movs	r2, #0
 8004d72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d003      	beq.n	8004d84 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004d7c:	6978      	ldr	r0, [r7, #20]
 8004d7e:	f7fe fdac 	bl	80038da <HAL_I2C_ErrorCallback>
}
 8004d82:	e028      	b.n	8004dd6 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	2220      	movs	r2, #32
 8004d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	2b40      	cmp	r3, #64	@ 0x40
 8004d96:	d10a      	bne.n	8004dae <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	2200      	movs	r2, #0
 8004da4:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004da6:	6978      	ldr	r0, [r7, #20]
 8004da8:	f7fe fd8d 	bl	80038c6 <HAL_I2C_MemRxCpltCallback>
}
 8004dac:	e013      	b.n	8004dd6 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2b08      	cmp	r3, #8
 8004dba:	d002      	beq.n	8004dc2 <I2C_DMAXferCplt+0x1a2>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2b20      	cmp	r3, #32
 8004dc0:	d103      	bne.n	8004dca <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	631a      	str	r2, [r3, #48]	@ 0x30
 8004dc8:	e002      	b.n	8004dd0 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	2212      	movs	r2, #18
 8004dce:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004dd0:	6978      	ldr	r0, [r7, #20]
 8004dd2:	f7fb fcc1 	bl	8000758 <HAL_I2C_MasterRxCpltCallback>
}
 8004dd6:	bf00      	nop
 8004dd8:	3718      	adds	r7, #24
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}

08004dde <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b084      	sub	sp, #16
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dea:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d003      	beq.n	8004dfc <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004df8:	2200      	movs	r2, #0
 8004dfa:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d003      	beq.n	8004e0c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e08:	2200      	movs	r2, #0
 8004e0a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f7fd fda1 	bl	8002954 <HAL_DMA_GetError>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d01b      	beq.n	8004e50 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e26:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2220      	movs	r2, #32
 8004e32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e42:	f043 0210 	orr.w	r2, r3, #16
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f7fe fd45 	bl	80038da <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004e50:	bf00      	nop
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004e60:	2300      	movs	r3, #0
 8004e62:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e68:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e70:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004e72:	4b4b      	ldr	r3, [pc, #300]	@ (8004fa0 <I2C_DMAAbort+0x148>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	08db      	lsrs	r3, r3, #3
 8004e78:	4a4a      	ldr	r2, [pc, #296]	@ (8004fa4 <I2C_DMAAbort+0x14c>)
 8004e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7e:	0a1a      	lsrs	r2, r3, #8
 8004e80:	4613      	mov	r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	4413      	add	r3, r2
 8004e86:	00da      	lsls	r2, r3, #3
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d106      	bne.n	8004ea0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e96:	f043 0220 	orr.w	r2, r3, #32
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004e9e:	e00a      	b.n	8004eb6 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004eb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eb4:	d0ea      	beq.n	8004e8c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d003      	beq.n	8004ed6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ee4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d003      	beq.n	8004efc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ef8:	2200      	movs	r2, #0
 8004efa:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d003      	beq.n	8004f0c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f08:	2200      	movs	r2, #0
 8004f0a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f022 0201 	bic.w	r2, r2, #1
 8004f1a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	2b60      	cmp	r3, #96	@ 0x60
 8004f26:	d10e      	bne.n	8004f46 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	2220      	movs	r2, #32
 8004f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004f3e:	6978      	ldr	r0, [r7, #20]
 8004f40:	f7fe fcd5 	bl	80038ee <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004f44:	e027      	b.n	8004f96 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004f46:	7cfb      	ldrb	r3, [r7, #19]
 8004f48:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004f4c:	2b28      	cmp	r3, #40	@ 0x28
 8004f4e:	d117      	bne.n	8004f80 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0201 	orr.w	r2, r2, #1
 8004f5e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f6e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	2200      	movs	r2, #0
 8004f74:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	2228      	movs	r2, #40	@ 0x28
 8004f7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004f7e:	e007      	b.n	8004f90 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	2220      	movs	r2, #32
 8004f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004f90:	6978      	ldr	r0, [r7, #20]
 8004f92:	f7fe fca2 	bl	80038da <HAL_I2C_ErrorCallback>
}
 8004f96:	bf00      	nop
 8004f98:	3718      	adds	r7, #24
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	20000000 	.word	0x20000000
 8004fa4:	14f8b589 	.word	0x14f8b589

08004fa8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	603b      	str	r3, [r7, #0]
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fb8:	e048      	b.n	800504c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc0:	d044      	beq.n	800504c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fc2:	f7fd f885 	bl	80020d0 <HAL_GetTick>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	69bb      	ldr	r3, [r7, #24]
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	683a      	ldr	r2, [r7, #0]
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d302      	bcc.n	8004fd8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d139      	bne.n	800504c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	0c1b      	lsrs	r3, r3, #16
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d10d      	bne.n	8004ffe <I2C_WaitOnFlagUntilTimeout+0x56>
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	43da      	mvns	r2, r3
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	4013      	ands	r3, r2
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	bf0c      	ite	eq
 8004ff4:	2301      	moveq	r3, #1
 8004ff6:	2300      	movne	r3, #0
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	e00c      	b.n	8005018 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	699b      	ldr	r3, [r3, #24]
 8005004:	43da      	mvns	r2, r3
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	4013      	ands	r3, r2
 800500a:	b29b      	uxth	r3, r3
 800500c:	2b00      	cmp	r3, #0
 800500e:	bf0c      	ite	eq
 8005010:	2301      	moveq	r3, #1
 8005012:	2300      	movne	r3, #0
 8005014:	b2db      	uxtb	r3, r3
 8005016:	461a      	mov	r2, r3
 8005018:	79fb      	ldrb	r3, [r7, #7]
 800501a:	429a      	cmp	r2, r3
 800501c:	d116      	bne.n	800504c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2220      	movs	r2, #32
 8005028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005038:	f043 0220 	orr.w	r2, r3, #32
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e023      	b.n	8005094 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	0c1b      	lsrs	r3, r3, #16
 8005050:	b2db      	uxtb	r3, r3
 8005052:	2b01      	cmp	r3, #1
 8005054:	d10d      	bne.n	8005072 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	695b      	ldr	r3, [r3, #20]
 800505c:	43da      	mvns	r2, r3
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	4013      	ands	r3, r2
 8005062:	b29b      	uxth	r3, r3
 8005064:	2b00      	cmp	r3, #0
 8005066:	bf0c      	ite	eq
 8005068:	2301      	moveq	r3, #1
 800506a:	2300      	movne	r3, #0
 800506c:	b2db      	uxtb	r3, r3
 800506e:	461a      	mov	r2, r3
 8005070:	e00c      	b.n	800508c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	699b      	ldr	r3, [r3, #24]
 8005078:	43da      	mvns	r2, r3
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	4013      	ands	r3, r2
 800507e:	b29b      	uxth	r3, r3
 8005080:	2b00      	cmp	r3, #0
 8005082:	bf0c      	ite	eq
 8005084:	2301      	moveq	r3, #1
 8005086:	2300      	movne	r3, #0
 8005088:	b2db      	uxtb	r3, r3
 800508a:	461a      	mov	r2, r3
 800508c:	79fb      	ldrb	r3, [r7, #7]
 800508e:	429a      	cmp	r2, r3
 8005090:	d093      	beq.n	8004fba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	3710      	adds	r7, #16
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}

0800509c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	607a      	str	r2, [r7, #4]
 80050a8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050aa:	e071      	b.n	8005190 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050ba:	d123      	bne.n	8005104 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050ca:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80050d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2220      	movs	r2, #32
 80050e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f0:	f043 0204 	orr.w	r2, r3, #4
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2200      	movs	r2, #0
 80050fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e067      	b.n	80051d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800510a:	d041      	beq.n	8005190 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800510c:	f7fc ffe0 	bl	80020d0 <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	429a      	cmp	r2, r3
 800511a:	d302      	bcc.n	8005122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d136      	bne.n	8005190 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	0c1b      	lsrs	r3, r3, #16
 8005126:	b2db      	uxtb	r3, r3
 8005128:	2b01      	cmp	r3, #1
 800512a:	d10c      	bne.n	8005146 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	43da      	mvns	r2, r3
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	4013      	ands	r3, r2
 8005138:	b29b      	uxth	r3, r3
 800513a:	2b00      	cmp	r3, #0
 800513c:	bf14      	ite	ne
 800513e:	2301      	movne	r3, #1
 8005140:	2300      	moveq	r3, #0
 8005142:	b2db      	uxtb	r3, r3
 8005144:	e00b      	b.n	800515e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	43da      	mvns	r2, r3
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	4013      	ands	r3, r2
 8005152:	b29b      	uxth	r3, r3
 8005154:	2b00      	cmp	r3, #0
 8005156:	bf14      	ite	ne
 8005158:	2301      	movne	r3, #1
 800515a:	2300      	moveq	r3, #0
 800515c:	b2db      	uxtb	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d016      	beq.n	8005190 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2200      	movs	r2, #0
 8005166:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2220      	movs	r2, #32
 800516c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800517c:	f043 0220 	orr.w	r2, r3, #32
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e021      	b.n	80051d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	0c1b      	lsrs	r3, r3, #16
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b01      	cmp	r3, #1
 8005198:	d10c      	bne.n	80051b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	43da      	mvns	r2, r3
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	4013      	ands	r3, r2
 80051a6:	b29b      	uxth	r3, r3
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	bf14      	ite	ne
 80051ac:	2301      	movne	r3, #1
 80051ae:	2300      	moveq	r3, #0
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	e00b      	b.n	80051cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	43da      	mvns	r2, r3
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	4013      	ands	r3, r2
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	bf14      	ite	ne
 80051c6:	2301      	movne	r3, #1
 80051c8:	2300      	moveq	r3, #0
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f47f af6d 	bne.w	80050ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80051d2:	2300      	movs	r3, #0
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3710      	adds	r7, #16
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}

080051dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b084      	sub	sp, #16
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	60b9      	str	r1, [r7, #8]
 80051e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051e8:	e034      	b.n	8005254 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80051ea:	68f8      	ldr	r0, [r7, #12]
 80051ec:	f000 f8b8 	bl	8005360 <I2C_IsAcknowledgeFailed>
 80051f0:	4603      	mov	r3, r0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d001      	beq.n	80051fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e034      	b.n	8005264 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005200:	d028      	beq.n	8005254 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005202:	f7fc ff65 	bl	80020d0 <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	68ba      	ldr	r2, [r7, #8]
 800520e:	429a      	cmp	r2, r3
 8005210:	d302      	bcc.n	8005218 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d11d      	bne.n	8005254 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	695b      	ldr	r3, [r3, #20]
 800521e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005222:	2b80      	cmp	r3, #128	@ 0x80
 8005224:	d016      	beq.n	8005254 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2220      	movs	r2, #32
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005240:	f043 0220 	orr.w	r2, r3, #32
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2200      	movs	r2, #0
 800524c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e007      	b.n	8005264 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	695b      	ldr	r3, [r3, #20]
 800525a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800525e:	2b80      	cmp	r3, #128	@ 0x80
 8005260:	d1c3      	bne.n	80051ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3710      	adds	r7, #16
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b084      	sub	sp, #16
 8005270:	af00      	add	r7, sp, #0
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	60b9      	str	r1, [r7, #8]
 8005276:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005278:	e034      	b.n	80052e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800527a:	68f8      	ldr	r0, [r7, #12]
 800527c:	f000 f870 	bl	8005360 <I2C_IsAcknowledgeFailed>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d001      	beq.n	800528a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e034      	b.n	80052f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005290:	d028      	beq.n	80052e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005292:	f7fc ff1d 	bl	80020d0 <HAL_GetTick>
 8005296:	4602      	mov	r2, r0
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	1ad3      	subs	r3, r2, r3
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d302      	bcc.n	80052a8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d11d      	bne.n	80052e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	f003 0304 	and.w	r3, r3, #4
 80052b2:	2b04      	cmp	r3, #4
 80052b4:	d016      	beq.n	80052e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2220      	movs	r2, #32
 80052c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d0:	f043 0220 	orr.w	r2, r3, #32
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e007      	b.n	80052f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	695b      	ldr	r3, [r3, #20]
 80052ea:	f003 0304 	and.w	r3, r3, #4
 80052ee:	2b04      	cmp	r3, #4
 80052f0:	d1c3      	bne.n	800527a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80052f2:	2300      	movs	r3, #0
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3710      	adds	r7, #16
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}

080052fc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b085      	sub	sp, #20
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005304:	2300      	movs	r3, #0
 8005306:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005308:	4b13      	ldr	r3, [pc, #76]	@ (8005358 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	08db      	lsrs	r3, r3, #3
 800530e:	4a13      	ldr	r2, [pc, #76]	@ (800535c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005310:	fba2 2303 	umull	r2, r3, r2, r3
 8005314:	0a1a      	lsrs	r2, r3, #8
 8005316:	4613      	mov	r3, r2
 8005318:	009b      	lsls	r3, r3, #2
 800531a:	4413      	add	r3, r2
 800531c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	3b01      	subs	r3, #1
 8005322:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d107      	bne.n	800533a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800532e:	f043 0220 	orr.w	r2, r3, #32
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e008      	b.n	800534c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005344:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005348:	d0e9      	beq.n	800531e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800534a:	2300      	movs	r3, #0
}
 800534c:	4618      	mov	r0, r3
 800534e:	3714      	adds	r7, #20
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr
 8005358:	20000000 	.word	0x20000000
 800535c:	14f8b589 	.word	0x14f8b589

08005360 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	695b      	ldr	r3, [r3, #20]
 800536e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005372:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005376:	d11b      	bne.n	80053b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005380:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2220      	movs	r2, #32
 800538c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800539c:	f043 0204 	orr.w	r2, r3, #4
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e000      	b.n	80053b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	370c      	adds	r7, #12
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr

080053be <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ca:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80053ce:	d103      	bne.n	80053d8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80053d6:	e007      	b.n	80053e8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053dc:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80053e0:	d102      	bne.n	80053e8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2208      	movs	r2, #8
 80053e6:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b086      	sub	sp, #24
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d101      	bne.n	8005406 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e267      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d075      	beq.n	80054fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005412:	4b88      	ldr	r3, [pc, #544]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f003 030c 	and.w	r3, r3, #12
 800541a:	2b04      	cmp	r3, #4
 800541c:	d00c      	beq.n	8005438 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800541e:	4b85      	ldr	r3, [pc, #532]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005426:	2b08      	cmp	r3, #8
 8005428:	d112      	bne.n	8005450 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800542a:	4b82      	ldr	r3, [pc, #520]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005432:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005436:	d10b      	bne.n	8005450 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005438:	4b7e      	ldr	r3, [pc, #504]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d05b      	beq.n	80054fc <HAL_RCC_OscConfig+0x108>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d157      	bne.n	80054fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e242      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005458:	d106      	bne.n	8005468 <HAL_RCC_OscConfig+0x74>
 800545a:	4b76      	ldr	r3, [pc, #472]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a75      	ldr	r2, [pc, #468]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005464:	6013      	str	r3, [r2, #0]
 8005466:	e01d      	b.n	80054a4 <HAL_RCC_OscConfig+0xb0>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005470:	d10c      	bne.n	800548c <HAL_RCC_OscConfig+0x98>
 8005472:	4b70      	ldr	r3, [pc, #448]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a6f      	ldr	r2, [pc, #444]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005478:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800547c:	6013      	str	r3, [r2, #0]
 800547e:	4b6d      	ldr	r3, [pc, #436]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a6c      	ldr	r2, [pc, #432]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005484:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005488:	6013      	str	r3, [r2, #0]
 800548a:	e00b      	b.n	80054a4 <HAL_RCC_OscConfig+0xb0>
 800548c:	4b69      	ldr	r3, [pc, #420]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a68      	ldr	r2, [pc, #416]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005492:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005496:	6013      	str	r3, [r2, #0]
 8005498:	4b66      	ldr	r3, [pc, #408]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a65      	ldr	r2, [pc, #404]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800549e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d013      	beq.n	80054d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ac:	f7fc fe10 	bl	80020d0 <HAL_GetTick>
 80054b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054b2:	e008      	b.n	80054c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054b4:	f7fc fe0c 	bl	80020d0 <HAL_GetTick>
 80054b8:	4602      	mov	r2, r0
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	2b64      	cmp	r3, #100	@ 0x64
 80054c0:	d901      	bls.n	80054c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e207      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054c6:	4b5b      	ldr	r3, [pc, #364]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d0f0      	beq.n	80054b4 <HAL_RCC_OscConfig+0xc0>
 80054d2:	e014      	b.n	80054fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054d4:	f7fc fdfc 	bl	80020d0 <HAL_GetTick>
 80054d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054da:	e008      	b.n	80054ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054dc:	f7fc fdf8 	bl	80020d0 <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b64      	cmp	r3, #100	@ 0x64
 80054e8:	d901      	bls.n	80054ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e1f3      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054ee:	4b51      	ldr	r3, [pc, #324]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d1f0      	bne.n	80054dc <HAL_RCC_OscConfig+0xe8>
 80054fa:	e000      	b.n	80054fe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0302 	and.w	r3, r3, #2
 8005506:	2b00      	cmp	r3, #0
 8005508:	d063      	beq.n	80055d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800550a:	4b4a      	ldr	r3, [pc, #296]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	f003 030c 	and.w	r3, r3, #12
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00b      	beq.n	800552e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005516:	4b47      	ldr	r3, [pc, #284]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800551e:	2b08      	cmp	r3, #8
 8005520:	d11c      	bne.n	800555c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005522:	4b44      	ldr	r3, [pc, #272]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d116      	bne.n	800555c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800552e:	4b41      	ldr	r3, [pc, #260]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0302 	and.w	r3, r3, #2
 8005536:	2b00      	cmp	r3, #0
 8005538:	d005      	beq.n	8005546 <HAL_RCC_OscConfig+0x152>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	2b01      	cmp	r3, #1
 8005540:	d001      	beq.n	8005546 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e1c7      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005546:	4b3b      	ldr	r3, [pc, #236]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	00db      	lsls	r3, r3, #3
 8005554:	4937      	ldr	r1, [pc, #220]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005556:	4313      	orrs	r3, r2
 8005558:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800555a:	e03a      	b.n	80055d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d020      	beq.n	80055a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005564:	4b34      	ldr	r3, [pc, #208]	@ (8005638 <HAL_RCC_OscConfig+0x244>)
 8005566:	2201      	movs	r2, #1
 8005568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800556a:	f7fc fdb1 	bl	80020d0 <HAL_GetTick>
 800556e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005570:	e008      	b.n	8005584 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005572:	f7fc fdad 	bl	80020d0 <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	2b02      	cmp	r3, #2
 800557e:	d901      	bls.n	8005584 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	e1a8      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005584:	4b2b      	ldr	r3, [pc, #172]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0302 	and.w	r3, r3, #2
 800558c:	2b00      	cmp	r3, #0
 800558e:	d0f0      	beq.n	8005572 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005590:	4b28      	ldr	r3, [pc, #160]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	00db      	lsls	r3, r3, #3
 800559e:	4925      	ldr	r1, [pc, #148]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 80055a0:	4313      	orrs	r3, r2
 80055a2:	600b      	str	r3, [r1, #0]
 80055a4:	e015      	b.n	80055d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055a6:	4b24      	ldr	r3, [pc, #144]	@ (8005638 <HAL_RCC_OscConfig+0x244>)
 80055a8:	2200      	movs	r2, #0
 80055aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ac:	f7fc fd90 	bl	80020d0 <HAL_GetTick>
 80055b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055b2:	e008      	b.n	80055c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055b4:	f7fc fd8c 	bl	80020d0 <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d901      	bls.n	80055c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e187      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 0302 	and.w	r3, r3, #2
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d1f0      	bne.n	80055b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 0308 	and.w	r3, r3, #8
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d036      	beq.n	800564c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	695b      	ldr	r3, [r3, #20]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d016      	beq.n	8005614 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055e6:	4b15      	ldr	r3, [pc, #84]	@ (800563c <HAL_RCC_OscConfig+0x248>)
 80055e8:	2201      	movs	r2, #1
 80055ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055ec:	f7fc fd70 	bl	80020d0 <HAL_GetTick>
 80055f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055f2:	e008      	b.n	8005606 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055f4:	f7fc fd6c 	bl	80020d0 <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d901      	bls.n	8005606 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e167      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005606:	4b0b      	ldr	r3, [pc, #44]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005608:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800560a:	f003 0302 	and.w	r3, r3, #2
 800560e:	2b00      	cmp	r3, #0
 8005610:	d0f0      	beq.n	80055f4 <HAL_RCC_OscConfig+0x200>
 8005612:	e01b      	b.n	800564c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005614:	4b09      	ldr	r3, [pc, #36]	@ (800563c <HAL_RCC_OscConfig+0x248>)
 8005616:	2200      	movs	r2, #0
 8005618:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800561a:	f7fc fd59 	bl	80020d0 <HAL_GetTick>
 800561e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005620:	e00e      	b.n	8005640 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005622:	f7fc fd55 	bl	80020d0 <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	2b02      	cmp	r3, #2
 800562e:	d907      	bls.n	8005640 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	e150      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
 8005634:	40023800 	.word	0x40023800
 8005638:	42470000 	.word	0x42470000
 800563c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005640:	4b88      	ldr	r3, [pc, #544]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005642:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005644:	f003 0302 	and.w	r3, r3, #2
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1ea      	bne.n	8005622 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0304 	and.w	r3, r3, #4
 8005654:	2b00      	cmp	r3, #0
 8005656:	f000 8097 	beq.w	8005788 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800565a:	2300      	movs	r3, #0
 800565c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800565e:	4b81      	ldr	r3, [pc, #516]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10f      	bne.n	800568a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800566a:	2300      	movs	r3, #0
 800566c:	60bb      	str	r3, [r7, #8]
 800566e:	4b7d      	ldr	r3, [pc, #500]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005672:	4a7c      	ldr	r2, [pc, #496]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005674:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005678:	6413      	str	r3, [r2, #64]	@ 0x40
 800567a:	4b7a      	ldr	r3, [pc, #488]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 800567c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800567e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005682:	60bb      	str	r3, [r7, #8]
 8005684:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005686:	2301      	movs	r3, #1
 8005688:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800568a:	4b77      	ldr	r3, [pc, #476]	@ (8005868 <HAL_RCC_OscConfig+0x474>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005692:	2b00      	cmp	r3, #0
 8005694:	d118      	bne.n	80056c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005696:	4b74      	ldr	r3, [pc, #464]	@ (8005868 <HAL_RCC_OscConfig+0x474>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a73      	ldr	r2, [pc, #460]	@ (8005868 <HAL_RCC_OscConfig+0x474>)
 800569c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056a2:	f7fc fd15 	bl	80020d0 <HAL_GetTick>
 80056a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056a8:	e008      	b.n	80056bc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056aa:	f7fc fd11 	bl	80020d0 <HAL_GetTick>
 80056ae:	4602      	mov	r2, r0
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d901      	bls.n	80056bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80056b8:	2303      	movs	r3, #3
 80056ba:	e10c      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056bc:	4b6a      	ldr	r3, [pc, #424]	@ (8005868 <HAL_RCC_OscConfig+0x474>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d0f0      	beq.n	80056aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d106      	bne.n	80056de <HAL_RCC_OscConfig+0x2ea>
 80056d0:	4b64      	ldr	r3, [pc, #400]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80056d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056d4:	4a63      	ldr	r2, [pc, #396]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80056d6:	f043 0301 	orr.w	r3, r3, #1
 80056da:	6713      	str	r3, [r2, #112]	@ 0x70
 80056dc:	e01c      	b.n	8005718 <HAL_RCC_OscConfig+0x324>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	2b05      	cmp	r3, #5
 80056e4:	d10c      	bne.n	8005700 <HAL_RCC_OscConfig+0x30c>
 80056e6:	4b5f      	ldr	r3, [pc, #380]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80056e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056ea:	4a5e      	ldr	r2, [pc, #376]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80056ec:	f043 0304 	orr.w	r3, r3, #4
 80056f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80056f2:	4b5c      	ldr	r3, [pc, #368]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80056f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056f6:	4a5b      	ldr	r2, [pc, #364]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80056f8:	f043 0301 	orr.w	r3, r3, #1
 80056fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80056fe:	e00b      	b.n	8005718 <HAL_RCC_OscConfig+0x324>
 8005700:	4b58      	ldr	r3, [pc, #352]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005702:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005704:	4a57      	ldr	r2, [pc, #348]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005706:	f023 0301 	bic.w	r3, r3, #1
 800570a:	6713      	str	r3, [r2, #112]	@ 0x70
 800570c:	4b55      	ldr	r3, [pc, #340]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 800570e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005710:	4a54      	ldr	r2, [pc, #336]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005712:	f023 0304 	bic.w	r3, r3, #4
 8005716:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d015      	beq.n	800574c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005720:	f7fc fcd6 	bl	80020d0 <HAL_GetTick>
 8005724:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005726:	e00a      	b.n	800573e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005728:	f7fc fcd2 	bl	80020d0 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005736:	4293      	cmp	r3, r2
 8005738:	d901      	bls.n	800573e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e0cb      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800573e:	4b49      	ldr	r3, [pc, #292]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005742:	f003 0302 	and.w	r3, r3, #2
 8005746:	2b00      	cmp	r3, #0
 8005748:	d0ee      	beq.n	8005728 <HAL_RCC_OscConfig+0x334>
 800574a:	e014      	b.n	8005776 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800574c:	f7fc fcc0 	bl	80020d0 <HAL_GetTick>
 8005750:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005752:	e00a      	b.n	800576a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005754:	f7fc fcbc 	bl	80020d0 <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005762:	4293      	cmp	r3, r2
 8005764:	d901      	bls.n	800576a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e0b5      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800576a:	4b3e      	ldr	r3, [pc, #248]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 800576c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800576e:	f003 0302 	and.w	r3, r3, #2
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1ee      	bne.n	8005754 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005776:	7dfb      	ldrb	r3, [r7, #23]
 8005778:	2b01      	cmp	r3, #1
 800577a:	d105      	bne.n	8005788 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800577c:	4b39      	ldr	r3, [pc, #228]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 800577e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005780:	4a38      	ldr	r2, [pc, #224]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005782:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005786:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	699b      	ldr	r3, [r3, #24]
 800578c:	2b00      	cmp	r3, #0
 800578e:	f000 80a1 	beq.w	80058d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005792:	4b34      	ldr	r3, [pc, #208]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f003 030c 	and.w	r3, r3, #12
 800579a:	2b08      	cmp	r3, #8
 800579c:	d05c      	beq.n	8005858 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	2b02      	cmp	r3, #2
 80057a4:	d141      	bne.n	800582a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057a6:	4b31      	ldr	r3, [pc, #196]	@ (800586c <HAL_RCC_OscConfig+0x478>)
 80057a8:	2200      	movs	r2, #0
 80057aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ac:	f7fc fc90 	bl	80020d0 <HAL_GetTick>
 80057b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057b2:	e008      	b.n	80057c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057b4:	f7fc fc8c 	bl	80020d0 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e087      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057c6:	4b27      	ldr	r3, [pc, #156]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1f0      	bne.n	80057b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	69da      	ldr	r2, [r3, #28]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a1b      	ldr	r3, [r3, #32]
 80057da:	431a      	orrs	r2, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e0:	019b      	lsls	r3, r3, #6
 80057e2:	431a      	orrs	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e8:	085b      	lsrs	r3, r3, #1
 80057ea:	3b01      	subs	r3, #1
 80057ec:	041b      	lsls	r3, r3, #16
 80057ee:	431a      	orrs	r2, r3
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f4:	061b      	lsls	r3, r3, #24
 80057f6:	491b      	ldr	r1, [pc, #108]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80057f8:	4313      	orrs	r3, r2
 80057fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057fc:	4b1b      	ldr	r3, [pc, #108]	@ (800586c <HAL_RCC_OscConfig+0x478>)
 80057fe:	2201      	movs	r2, #1
 8005800:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005802:	f7fc fc65 	bl	80020d0 <HAL_GetTick>
 8005806:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005808:	e008      	b.n	800581c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800580a:	f7fc fc61 	bl	80020d0 <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	2b02      	cmp	r3, #2
 8005816:	d901      	bls.n	800581c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e05c      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800581c:	4b11      	ldr	r3, [pc, #68]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d0f0      	beq.n	800580a <HAL_RCC_OscConfig+0x416>
 8005828:	e054      	b.n	80058d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800582a:	4b10      	ldr	r3, [pc, #64]	@ (800586c <HAL_RCC_OscConfig+0x478>)
 800582c:	2200      	movs	r2, #0
 800582e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005830:	f7fc fc4e 	bl	80020d0 <HAL_GetTick>
 8005834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005836:	e008      	b.n	800584a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005838:	f7fc fc4a 	bl	80020d0 <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	2b02      	cmp	r3, #2
 8005844:	d901      	bls.n	800584a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e045      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800584a:	4b06      	ldr	r3, [pc, #24]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1f0      	bne.n	8005838 <HAL_RCC_OscConfig+0x444>
 8005856:	e03d      	b.n	80058d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	699b      	ldr	r3, [r3, #24]
 800585c:	2b01      	cmp	r3, #1
 800585e:	d107      	bne.n	8005870 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e038      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
 8005864:	40023800 	.word	0x40023800
 8005868:	40007000 	.word	0x40007000
 800586c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005870:	4b1b      	ldr	r3, [pc, #108]	@ (80058e0 <HAL_RCC_OscConfig+0x4ec>)
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	699b      	ldr	r3, [r3, #24]
 800587a:	2b01      	cmp	r3, #1
 800587c:	d028      	beq.n	80058d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005888:	429a      	cmp	r2, r3
 800588a:	d121      	bne.n	80058d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005896:	429a      	cmp	r2, r3
 8005898:	d11a      	bne.n	80058d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80058a0:	4013      	ands	r3, r2
 80058a2:	687a      	ldr	r2, [r7, #4]
 80058a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80058a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d111      	bne.n	80058d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b6:	085b      	lsrs	r3, r3, #1
 80058b8:	3b01      	subs	r3, #1
 80058ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058bc:	429a      	cmp	r2, r3
 80058be:	d107      	bne.n	80058d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d001      	beq.n	80058d4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e000      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3718      	adds	r7, #24
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	40023800 	.word	0x40023800

080058e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d101      	bne.n	80058f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e0cc      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80058f8:	4b68      	ldr	r3, [pc, #416]	@ (8005a9c <HAL_RCC_ClockConfig+0x1b8>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 0307 	and.w	r3, r3, #7
 8005900:	683a      	ldr	r2, [r7, #0]
 8005902:	429a      	cmp	r2, r3
 8005904:	d90c      	bls.n	8005920 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005906:	4b65      	ldr	r3, [pc, #404]	@ (8005a9c <HAL_RCC_ClockConfig+0x1b8>)
 8005908:	683a      	ldr	r2, [r7, #0]
 800590a:	b2d2      	uxtb	r2, r2
 800590c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800590e:	4b63      	ldr	r3, [pc, #396]	@ (8005a9c <HAL_RCC_ClockConfig+0x1b8>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0307 	and.w	r3, r3, #7
 8005916:	683a      	ldr	r2, [r7, #0]
 8005918:	429a      	cmp	r2, r3
 800591a:	d001      	beq.n	8005920 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e0b8      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 0302 	and.w	r3, r3, #2
 8005928:	2b00      	cmp	r3, #0
 800592a:	d020      	beq.n	800596e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 0304 	and.w	r3, r3, #4
 8005934:	2b00      	cmp	r3, #0
 8005936:	d005      	beq.n	8005944 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005938:	4b59      	ldr	r3, [pc, #356]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	4a58      	ldr	r2, [pc, #352]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800593e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005942:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 0308 	and.w	r3, r3, #8
 800594c:	2b00      	cmp	r3, #0
 800594e:	d005      	beq.n	800595c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005950:	4b53      	ldr	r3, [pc, #332]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	4a52      	ldr	r2, [pc, #328]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005956:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800595a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800595c:	4b50      	ldr	r3, [pc, #320]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	494d      	ldr	r1, [pc, #308]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800596a:	4313      	orrs	r3, r2
 800596c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 0301 	and.w	r3, r3, #1
 8005976:	2b00      	cmp	r3, #0
 8005978:	d044      	beq.n	8005a04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	2b01      	cmp	r3, #1
 8005980:	d107      	bne.n	8005992 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005982:	4b47      	ldr	r3, [pc, #284]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800598a:	2b00      	cmp	r3, #0
 800598c:	d119      	bne.n	80059c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e07f      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	2b02      	cmp	r3, #2
 8005998:	d003      	beq.n	80059a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800599e:	2b03      	cmp	r3, #3
 80059a0:	d107      	bne.n	80059b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059a2:	4b3f      	ldr	r3, [pc, #252]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d109      	bne.n	80059c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e06f      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059b2:	4b3b      	ldr	r3, [pc, #236]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0302 	and.w	r3, r3, #2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e067      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059c2:	4b37      	ldr	r3, [pc, #220]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f023 0203 	bic.w	r2, r3, #3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	4934      	ldr	r1, [pc, #208]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80059d0:	4313      	orrs	r3, r2
 80059d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80059d4:	f7fc fb7c 	bl	80020d0 <HAL_GetTick>
 80059d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059da:	e00a      	b.n	80059f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059dc:	f7fc fb78 	bl	80020d0 <HAL_GetTick>
 80059e0:	4602      	mov	r2, r0
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d901      	bls.n	80059f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	e04f      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059f2:	4b2b      	ldr	r3, [pc, #172]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	f003 020c 	and.w	r2, r3, #12
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d1eb      	bne.n	80059dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a04:	4b25      	ldr	r3, [pc, #148]	@ (8005a9c <HAL_RCC_ClockConfig+0x1b8>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0307 	and.w	r3, r3, #7
 8005a0c:	683a      	ldr	r2, [r7, #0]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d20c      	bcs.n	8005a2c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a12:	4b22      	ldr	r3, [pc, #136]	@ (8005a9c <HAL_RCC_ClockConfig+0x1b8>)
 8005a14:	683a      	ldr	r2, [r7, #0]
 8005a16:	b2d2      	uxtb	r2, r2
 8005a18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a1a:	4b20      	ldr	r3, [pc, #128]	@ (8005a9c <HAL_RCC_ClockConfig+0x1b8>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 0307 	and.w	r3, r3, #7
 8005a22:	683a      	ldr	r2, [r7, #0]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d001      	beq.n	8005a2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e032      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0304 	and.w	r3, r3, #4
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d008      	beq.n	8005a4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a38:	4b19      	ldr	r3, [pc, #100]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	4916      	ldr	r1, [pc, #88]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a46:	4313      	orrs	r3, r2
 8005a48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 0308 	and.w	r3, r3, #8
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d009      	beq.n	8005a6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a56:	4b12      	ldr	r3, [pc, #72]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	00db      	lsls	r3, r3, #3
 8005a64:	490e      	ldr	r1, [pc, #56]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a66:	4313      	orrs	r3, r2
 8005a68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005a6a:	f000 f821 	bl	8005ab0 <HAL_RCC_GetSysClockFreq>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	4b0b      	ldr	r3, [pc, #44]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	091b      	lsrs	r3, r3, #4
 8005a76:	f003 030f 	and.w	r3, r3, #15
 8005a7a:	490a      	ldr	r1, [pc, #40]	@ (8005aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8005a7c:	5ccb      	ldrb	r3, [r1, r3]
 8005a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8005a82:	4a09      	ldr	r2, [pc, #36]	@ (8005aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005a86:	4b09      	ldr	r3, [pc, #36]	@ (8005aac <HAL_RCC_ClockConfig+0x1c8>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7fb fe42 	bl	8001714 <HAL_InitTick>

  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3710      	adds	r7, #16
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}
 8005a9a:	bf00      	nop
 8005a9c:	40023c00 	.word	0x40023c00
 8005aa0:	40023800 	.word	0x40023800
 8005aa4:	0800c688 	.word	0x0800c688
 8005aa8:	20000000 	.word	0x20000000
 8005aac:	20000004 	.word	0x20000004

08005ab0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ab0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ab4:	b090      	sub	sp, #64	@ 0x40
 8005ab6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005abc:	2300      	movs	r3, #0
 8005abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ac8:	4b59      	ldr	r3, [pc, #356]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f003 030c 	and.w	r3, r3, #12
 8005ad0:	2b08      	cmp	r3, #8
 8005ad2:	d00d      	beq.n	8005af0 <HAL_RCC_GetSysClockFreq+0x40>
 8005ad4:	2b08      	cmp	r3, #8
 8005ad6:	f200 80a1 	bhi.w	8005c1c <HAL_RCC_GetSysClockFreq+0x16c>
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d002      	beq.n	8005ae4 <HAL_RCC_GetSysClockFreq+0x34>
 8005ade:	2b04      	cmp	r3, #4
 8005ae0:	d003      	beq.n	8005aea <HAL_RCC_GetSysClockFreq+0x3a>
 8005ae2:	e09b      	b.n	8005c1c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ae4:	4b53      	ldr	r3, [pc, #332]	@ (8005c34 <HAL_RCC_GetSysClockFreq+0x184>)
 8005ae6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005ae8:	e09b      	b.n	8005c22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005aea:	4b53      	ldr	r3, [pc, #332]	@ (8005c38 <HAL_RCC_GetSysClockFreq+0x188>)
 8005aec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005aee:	e098      	b.n	8005c22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005af0:	4b4f      	ldr	r3, [pc, #316]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005af8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005afa:	4b4d      	ldr	r3, [pc, #308]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d028      	beq.n	8005b58 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b06:	4b4a      	ldr	r3, [pc, #296]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	099b      	lsrs	r3, r3, #6
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	623b      	str	r3, [r7, #32]
 8005b10:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b12:	6a3b      	ldr	r3, [r7, #32]
 8005b14:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005b18:	2100      	movs	r1, #0
 8005b1a:	4b47      	ldr	r3, [pc, #284]	@ (8005c38 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b1c:	fb03 f201 	mul.w	r2, r3, r1
 8005b20:	2300      	movs	r3, #0
 8005b22:	fb00 f303 	mul.w	r3, r0, r3
 8005b26:	4413      	add	r3, r2
 8005b28:	4a43      	ldr	r2, [pc, #268]	@ (8005c38 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b2a:	fba0 1202 	umull	r1, r2, r0, r2
 8005b2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b30:	460a      	mov	r2, r1
 8005b32:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005b34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b36:	4413      	add	r3, r2
 8005b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	61bb      	str	r3, [r7, #24]
 8005b40:	61fa      	str	r2, [r7, #28]
 8005b42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b46:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005b4a:	f7fa fb41 	bl	80001d0 <__aeabi_uldivmod>
 8005b4e:	4602      	mov	r2, r0
 8005b50:	460b      	mov	r3, r1
 8005b52:	4613      	mov	r3, r2
 8005b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b56:	e053      	b.n	8005c00 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b58:	4b35      	ldr	r3, [pc, #212]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	099b      	lsrs	r3, r3, #6
 8005b5e:	2200      	movs	r2, #0
 8005b60:	613b      	str	r3, [r7, #16]
 8005b62:	617a      	str	r2, [r7, #20]
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005b6a:	f04f 0b00 	mov.w	fp, #0
 8005b6e:	4652      	mov	r2, sl
 8005b70:	465b      	mov	r3, fp
 8005b72:	f04f 0000 	mov.w	r0, #0
 8005b76:	f04f 0100 	mov.w	r1, #0
 8005b7a:	0159      	lsls	r1, r3, #5
 8005b7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b80:	0150      	lsls	r0, r2, #5
 8005b82:	4602      	mov	r2, r0
 8005b84:	460b      	mov	r3, r1
 8005b86:	ebb2 080a 	subs.w	r8, r2, sl
 8005b8a:	eb63 090b 	sbc.w	r9, r3, fp
 8005b8e:	f04f 0200 	mov.w	r2, #0
 8005b92:	f04f 0300 	mov.w	r3, #0
 8005b96:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005b9a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005b9e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005ba2:	ebb2 0408 	subs.w	r4, r2, r8
 8005ba6:	eb63 0509 	sbc.w	r5, r3, r9
 8005baa:	f04f 0200 	mov.w	r2, #0
 8005bae:	f04f 0300 	mov.w	r3, #0
 8005bb2:	00eb      	lsls	r3, r5, #3
 8005bb4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bb8:	00e2      	lsls	r2, r4, #3
 8005bba:	4614      	mov	r4, r2
 8005bbc:	461d      	mov	r5, r3
 8005bbe:	eb14 030a 	adds.w	r3, r4, sl
 8005bc2:	603b      	str	r3, [r7, #0]
 8005bc4:	eb45 030b 	adc.w	r3, r5, fp
 8005bc8:	607b      	str	r3, [r7, #4]
 8005bca:	f04f 0200 	mov.w	r2, #0
 8005bce:	f04f 0300 	mov.w	r3, #0
 8005bd2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005bd6:	4629      	mov	r1, r5
 8005bd8:	028b      	lsls	r3, r1, #10
 8005bda:	4621      	mov	r1, r4
 8005bdc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005be0:	4621      	mov	r1, r4
 8005be2:	028a      	lsls	r2, r1, #10
 8005be4:	4610      	mov	r0, r2
 8005be6:	4619      	mov	r1, r3
 8005be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bea:	2200      	movs	r2, #0
 8005bec:	60bb      	str	r3, [r7, #8]
 8005bee:	60fa      	str	r2, [r7, #12]
 8005bf0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005bf4:	f7fa faec 	bl	80001d0 <__aeabi_uldivmod>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005c00:	4b0b      	ldr	r3, [pc, #44]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	0c1b      	lsrs	r3, r3, #16
 8005c06:	f003 0303 	and.w	r3, r3, #3
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	005b      	lsls	r3, r3, #1
 8005c0e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005c10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c18:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c1a:	e002      	b.n	8005c22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c1c:	4b05      	ldr	r3, [pc, #20]	@ (8005c34 <HAL_RCC_GetSysClockFreq+0x184>)
 8005c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3740      	adds	r7, #64	@ 0x40
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c2e:	bf00      	nop
 8005c30:	40023800 	.word	0x40023800
 8005c34:	00f42400 	.word	0x00f42400
 8005c38:	017d7840 	.word	0x017d7840

08005c3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c40:	4b03      	ldr	r3, [pc, #12]	@ (8005c50 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c42:	681b      	ldr	r3, [r3, #0]
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	20000000 	.word	0x20000000

08005c54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005c58:	f7ff fff0 	bl	8005c3c <HAL_RCC_GetHCLKFreq>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	4b05      	ldr	r3, [pc, #20]	@ (8005c74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	0a9b      	lsrs	r3, r3, #10
 8005c64:	f003 0307 	and.w	r3, r3, #7
 8005c68:	4903      	ldr	r1, [pc, #12]	@ (8005c78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c6a:	5ccb      	ldrb	r3, [r1, r3]
 8005c6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	40023800 	.word	0x40023800
 8005c78:	0800c698 	.word	0x0800c698

08005c7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c80:	f7ff ffdc 	bl	8005c3c <HAL_RCC_GetHCLKFreq>
 8005c84:	4602      	mov	r2, r0
 8005c86:	4b05      	ldr	r3, [pc, #20]	@ (8005c9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	0b5b      	lsrs	r3, r3, #13
 8005c8c:	f003 0307 	and.w	r3, r3, #7
 8005c90:	4903      	ldr	r1, [pc, #12]	@ (8005ca0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c92:	5ccb      	ldrb	r3, [r1, r3]
 8005c94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	40023800 	.word	0x40023800
 8005ca0:	0800c698 	.word	0x0800c698

08005ca4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	220f      	movs	r2, #15
 8005cb2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005cb4:	4b12      	ldr	r3, [pc, #72]	@ (8005d00 <HAL_RCC_GetClockConfig+0x5c>)
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f003 0203 	and.w	r2, r3, #3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8005d00 <HAL_RCC_GetClockConfig+0x5c>)
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8005d00 <HAL_RCC_GetClockConfig+0x5c>)
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005cd8:	4b09      	ldr	r3, [pc, #36]	@ (8005d00 <HAL_RCC_GetClockConfig+0x5c>)
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	08db      	lsrs	r3, r3, #3
 8005cde:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005ce6:	4b07      	ldr	r3, [pc, #28]	@ (8005d04 <HAL_RCC_GetClockConfig+0x60>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 0207 	and.w	r2, r3, #7
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	601a      	str	r2, [r3, #0]
}
 8005cf2:	bf00      	nop
 8005cf4:	370c      	adds	r7, #12
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	40023800 	.word	0x40023800
 8005d04:	40023c00 	.word	0x40023c00

08005d08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b082      	sub	sp, #8
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e041      	b.n	8005d9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d106      	bne.n	8005d34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f7fb ff66 	bl	8001c00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2202      	movs	r2, #2
 8005d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	3304      	adds	r3, #4
 8005d44:	4619      	mov	r1, r3
 8005d46:	4610      	mov	r0, r2
 8005d48:	f000 fd8c 	bl	8006864 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3708      	adds	r7, #8
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
	...

08005da8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d001      	beq.n	8005dc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e04e      	b.n	8005e5e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2202      	movs	r2, #2
 8005dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	68da      	ldr	r2, [r3, #12]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f042 0201 	orr.w	r2, r2, #1
 8005dd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a23      	ldr	r2, [pc, #140]	@ (8005e6c <HAL_TIM_Base_Start_IT+0xc4>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d022      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dea:	d01d      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a1f      	ldr	r2, [pc, #124]	@ (8005e70 <HAL_TIM_Base_Start_IT+0xc8>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d018      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8005e74 <HAL_TIM_Base_Start_IT+0xcc>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d013      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a1c      	ldr	r2, [pc, #112]	@ (8005e78 <HAL_TIM_Base_Start_IT+0xd0>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d00e      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a1b      	ldr	r2, [pc, #108]	@ (8005e7c <HAL_TIM_Base_Start_IT+0xd4>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d009      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a19      	ldr	r2, [pc, #100]	@ (8005e80 <HAL_TIM_Base_Start_IT+0xd8>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d004      	beq.n	8005e28 <HAL_TIM_Base_Start_IT+0x80>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a18      	ldr	r2, [pc, #96]	@ (8005e84 <HAL_TIM_Base_Start_IT+0xdc>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d111      	bne.n	8005e4c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	f003 0307 	and.w	r3, r3, #7
 8005e32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2b06      	cmp	r3, #6
 8005e38:	d010      	beq.n	8005e5c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f042 0201 	orr.w	r2, r2, #1
 8005e48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e4a:	e007      	b.n	8005e5c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f042 0201 	orr.w	r2, r2, #1
 8005e5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3714      	adds	r7, #20
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr
 8005e6a:	bf00      	nop
 8005e6c:	40010000 	.word	0x40010000
 8005e70:	40000400 	.word	0x40000400
 8005e74:	40000800 	.word	0x40000800
 8005e78:	40000c00 	.word	0x40000c00
 8005e7c:	40010400 	.word	0x40010400
 8005e80:	40014000 	.word	0x40014000
 8005e84:	40001800 	.word	0x40001800

08005e88 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e041      	b.n	8005f1e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d106      	bne.n	8005eb4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f7fb ff14 	bl	8001cdc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2202      	movs	r2, #2
 8005eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	3304      	adds	r3, #4
 8005ec4:	4619      	mov	r1, r3
 8005ec6:	4610      	mov	r0, r2
 8005ec8:	f000 fccc 	bl	8006864 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f1c:	2300      	movs	r3, #0
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3708      	adds	r7, #8
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
	...

08005f28 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d109      	bne.n	8005f4c <HAL_TIM_PWM_Start+0x24>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	bf14      	ite	ne
 8005f44:	2301      	movne	r3, #1
 8005f46:	2300      	moveq	r3, #0
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	e022      	b.n	8005f92 <HAL_TIM_PWM_Start+0x6a>
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	2b04      	cmp	r3, #4
 8005f50:	d109      	bne.n	8005f66 <HAL_TIM_PWM_Start+0x3e>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	bf14      	ite	ne
 8005f5e:	2301      	movne	r3, #1
 8005f60:	2300      	moveq	r3, #0
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	e015      	b.n	8005f92 <HAL_TIM_PWM_Start+0x6a>
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	2b08      	cmp	r3, #8
 8005f6a:	d109      	bne.n	8005f80 <HAL_TIM_PWM_Start+0x58>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	bf14      	ite	ne
 8005f78:	2301      	movne	r3, #1
 8005f7a:	2300      	moveq	r3, #0
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	e008      	b.n	8005f92 <HAL_TIM_PWM_Start+0x6a>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	bf14      	ite	ne
 8005f8c:	2301      	movne	r3, #1
 8005f8e:	2300      	moveq	r3, #0
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d001      	beq.n	8005f9a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e07c      	b.n	8006094 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d104      	bne.n	8005faa <HAL_TIM_PWM_Start+0x82>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2202      	movs	r2, #2
 8005fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fa8:	e013      	b.n	8005fd2 <HAL_TIM_PWM_Start+0xaa>
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	2b04      	cmp	r3, #4
 8005fae:	d104      	bne.n	8005fba <HAL_TIM_PWM_Start+0x92>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2202      	movs	r2, #2
 8005fb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fb8:	e00b      	b.n	8005fd2 <HAL_TIM_PWM_Start+0xaa>
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	2b08      	cmp	r3, #8
 8005fbe:	d104      	bne.n	8005fca <HAL_TIM_PWM_Start+0xa2>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fc8:	e003      	b.n	8005fd2 <HAL_TIM_PWM_Start+0xaa>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2202      	movs	r2, #2
 8005fce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	6839      	ldr	r1, [r7, #0]
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f000 ff32 	bl	8006e44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a2d      	ldr	r2, [pc, #180]	@ (800609c <HAL_TIM_PWM_Start+0x174>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d004      	beq.n	8005ff4 <HAL_TIM_PWM_Start+0xcc>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a2c      	ldr	r2, [pc, #176]	@ (80060a0 <HAL_TIM_PWM_Start+0x178>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d101      	bne.n	8005ff8 <HAL_TIM_PWM_Start+0xd0>
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e000      	b.n	8005ffa <HAL_TIM_PWM_Start+0xd2>
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d007      	beq.n	800600e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800600c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a22      	ldr	r2, [pc, #136]	@ (800609c <HAL_TIM_PWM_Start+0x174>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d022      	beq.n	800605e <HAL_TIM_PWM_Start+0x136>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006020:	d01d      	beq.n	800605e <HAL_TIM_PWM_Start+0x136>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a1f      	ldr	r2, [pc, #124]	@ (80060a4 <HAL_TIM_PWM_Start+0x17c>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d018      	beq.n	800605e <HAL_TIM_PWM_Start+0x136>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a1d      	ldr	r2, [pc, #116]	@ (80060a8 <HAL_TIM_PWM_Start+0x180>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d013      	beq.n	800605e <HAL_TIM_PWM_Start+0x136>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a1c      	ldr	r2, [pc, #112]	@ (80060ac <HAL_TIM_PWM_Start+0x184>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d00e      	beq.n	800605e <HAL_TIM_PWM_Start+0x136>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a16      	ldr	r2, [pc, #88]	@ (80060a0 <HAL_TIM_PWM_Start+0x178>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d009      	beq.n	800605e <HAL_TIM_PWM_Start+0x136>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a18      	ldr	r2, [pc, #96]	@ (80060b0 <HAL_TIM_PWM_Start+0x188>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d004      	beq.n	800605e <HAL_TIM_PWM_Start+0x136>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a16      	ldr	r2, [pc, #88]	@ (80060b4 <HAL_TIM_PWM_Start+0x18c>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d111      	bne.n	8006082 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f003 0307 	and.w	r3, r3, #7
 8006068:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2b06      	cmp	r3, #6
 800606e:	d010      	beq.n	8006092 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f042 0201 	orr.w	r2, r2, #1
 800607e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006080:	e007      	b.n	8006092 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f042 0201 	orr.w	r2, r2, #1
 8006090:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006092:	2300      	movs	r3, #0
}
 8006094:	4618      	mov	r0, r3
 8006096:	3710      	adds	r7, #16
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}
 800609c:	40010000 	.word	0x40010000
 80060a0:	40010400 	.word	0x40010400
 80060a4:	40000400 	.word	0x40000400
 80060a8:	40000800 	.word	0x40000800
 80060ac:	40000c00 	.word	0x40000c00
 80060b0:	40014000 	.word	0x40014000
 80060b4:	40001800 	.word	0x40001800

080060b8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b086      	sub	sp, #24
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d101      	bne.n	80060cc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80060c8:	2301      	movs	r3, #1
 80060ca:	e097      	b.n	80061fc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d106      	bne.n	80060e6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f7fb fdb3 	bl	8001c4c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2202      	movs	r2, #2
 80060ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	687a      	ldr	r2, [r7, #4]
 80060f6:	6812      	ldr	r2, [r2, #0]
 80060f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80060fc:	f023 0307 	bic.w	r3, r3, #7
 8006100:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	3304      	adds	r3, #4
 800610a:	4619      	mov	r1, r3
 800610c:	4610      	mov	r0, r2
 800610e:	f000 fba9 	bl	8006864 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	699b      	ldr	r3, [r3, #24]
 8006120:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	6a1b      	ldr	r3, [r3, #32]
 8006128:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	4313      	orrs	r3, r2
 8006132:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800613a:	f023 0303 	bic.w	r3, r3, #3
 800613e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	689a      	ldr	r2, [r3, #8]
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	699b      	ldr	r3, [r3, #24]
 8006148:	021b      	lsls	r3, r3, #8
 800614a:	4313      	orrs	r3, r2
 800614c:	693a      	ldr	r2, [r7, #16]
 800614e:	4313      	orrs	r3, r2
 8006150:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006158:	f023 030c 	bic.w	r3, r3, #12
 800615c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006164:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006168:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	68da      	ldr	r2, [r3, #12]
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	69db      	ldr	r3, [r3, #28]
 8006172:	021b      	lsls	r3, r3, #8
 8006174:	4313      	orrs	r3, r2
 8006176:	693a      	ldr	r2, [r7, #16]
 8006178:	4313      	orrs	r3, r2
 800617a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	011a      	lsls	r2, r3, #4
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	6a1b      	ldr	r3, [r3, #32]
 8006186:	031b      	lsls	r3, r3, #12
 8006188:	4313      	orrs	r3, r2
 800618a:	693a      	ldr	r2, [r7, #16]
 800618c:	4313      	orrs	r3, r2
 800618e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006196:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800619e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	685a      	ldr	r2, [r3, #4]
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	695b      	ldr	r3, [r3, #20]
 80061a8:	011b      	lsls	r3, r3, #4
 80061aa:	4313      	orrs	r3, r2
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	697a      	ldr	r2, [r7, #20]
 80061b8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2201      	movs	r2, #1
 80061ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2201      	movs	r2, #1
 80061d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2201      	movs	r2, #1
 80061ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061fa:	2300      	movs	r3, #0
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3718      	adds	r7, #24
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b084      	sub	sp, #16
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006214:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800621c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006224:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800622c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d110      	bne.n	8006256 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006234:	7bfb      	ldrb	r3, [r7, #15]
 8006236:	2b01      	cmp	r3, #1
 8006238:	d102      	bne.n	8006240 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800623a:	7b7b      	ldrb	r3, [r7, #13]
 800623c:	2b01      	cmp	r3, #1
 800623e:	d001      	beq.n	8006244 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e069      	b.n	8006318 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2202      	movs	r2, #2
 8006248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2202      	movs	r2, #2
 8006250:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006254:	e031      	b.n	80062ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	2b04      	cmp	r3, #4
 800625a:	d110      	bne.n	800627e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800625c:	7bbb      	ldrb	r3, [r7, #14]
 800625e:	2b01      	cmp	r3, #1
 8006260:	d102      	bne.n	8006268 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006262:	7b3b      	ldrb	r3, [r7, #12]
 8006264:	2b01      	cmp	r3, #1
 8006266:	d001      	beq.n	800626c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e055      	b.n	8006318 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2202      	movs	r2, #2
 8006270:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2202      	movs	r2, #2
 8006278:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800627c:	e01d      	b.n	80062ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800627e:	7bfb      	ldrb	r3, [r7, #15]
 8006280:	2b01      	cmp	r3, #1
 8006282:	d108      	bne.n	8006296 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006284:	7bbb      	ldrb	r3, [r7, #14]
 8006286:	2b01      	cmp	r3, #1
 8006288:	d105      	bne.n	8006296 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800628a:	7b7b      	ldrb	r3, [r7, #13]
 800628c:	2b01      	cmp	r3, #1
 800628e:	d102      	bne.n	8006296 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006290:	7b3b      	ldrb	r3, [r7, #12]
 8006292:	2b01      	cmp	r3, #1
 8006294:	d001      	beq.n	800629a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e03e      	b.n	8006318 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2202      	movs	r2, #2
 800629e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2202      	movs	r2, #2
 80062a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2202      	movs	r2, #2
 80062ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2202      	movs	r2, #2
 80062b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d003      	beq.n	80062c8 <HAL_TIM_Encoder_Start+0xc4>
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	2b04      	cmp	r3, #4
 80062c4:	d008      	beq.n	80062d8 <HAL_TIM_Encoder_Start+0xd4>
 80062c6:	e00f      	b.n	80062e8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2201      	movs	r2, #1
 80062ce:	2100      	movs	r1, #0
 80062d0:	4618      	mov	r0, r3
 80062d2:	f000 fdb7 	bl	8006e44 <TIM_CCxChannelCmd>
      break;
 80062d6:	e016      	b.n	8006306 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2201      	movs	r2, #1
 80062de:	2104      	movs	r1, #4
 80062e0:	4618      	mov	r0, r3
 80062e2:	f000 fdaf 	bl	8006e44 <TIM_CCxChannelCmd>
      break;
 80062e6:	e00e      	b.n	8006306 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	2201      	movs	r2, #1
 80062ee:	2100      	movs	r1, #0
 80062f0:	4618      	mov	r0, r3
 80062f2:	f000 fda7 	bl	8006e44 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	2201      	movs	r2, #1
 80062fc:	2104      	movs	r1, #4
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 fda0 	bl	8006e44 <TIM_CCxChannelCmd>
      break;
 8006304:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f042 0201 	orr.w	r2, r2, #1
 8006314:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006316:	2300      	movs	r3, #0
}
 8006318:	4618      	mov	r0, r3
 800631a:	3710      	adds	r7, #16
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}

08006320 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b084      	sub	sp, #16
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	691b      	ldr	r3, [r3, #16]
 8006336:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	f003 0302 	and.w	r3, r3, #2
 800633e:	2b00      	cmp	r3, #0
 8006340:	d020      	beq.n	8006384 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	f003 0302 	and.w	r3, r3, #2
 8006348:	2b00      	cmp	r3, #0
 800634a:	d01b      	beq.n	8006384 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f06f 0202 	mvn.w	r2, #2
 8006354:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2201      	movs	r2, #1
 800635a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	699b      	ldr	r3, [r3, #24]
 8006362:	f003 0303 	and.w	r3, r3, #3
 8006366:	2b00      	cmp	r3, #0
 8006368:	d003      	beq.n	8006372 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f000 fa5b 	bl	8006826 <HAL_TIM_IC_CaptureCallback>
 8006370:	e005      	b.n	800637e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f000 fa4d 	bl	8006812 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 fa5e 	bl	800683a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	f003 0304 	and.w	r3, r3, #4
 800638a:	2b00      	cmp	r3, #0
 800638c:	d020      	beq.n	80063d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f003 0304 	and.w	r3, r3, #4
 8006394:	2b00      	cmp	r3, #0
 8006396:	d01b      	beq.n	80063d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f06f 0204 	mvn.w	r2, #4
 80063a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2202      	movs	r2, #2
 80063a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d003      	beq.n	80063be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 fa35 	bl	8006826 <HAL_TIM_IC_CaptureCallback>
 80063bc:	e005      	b.n	80063ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 fa27 	bl	8006812 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 fa38 	bl	800683a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	f003 0308 	and.w	r3, r3, #8
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d020      	beq.n	800641c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f003 0308 	and.w	r3, r3, #8
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d01b      	beq.n	800641c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f06f 0208 	mvn.w	r2, #8
 80063ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2204      	movs	r2, #4
 80063f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	69db      	ldr	r3, [r3, #28]
 80063fa:	f003 0303 	and.w	r3, r3, #3
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d003      	beq.n	800640a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f000 fa0f 	bl	8006826 <HAL_TIM_IC_CaptureCallback>
 8006408:	e005      	b.n	8006416 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f000 fa01 	bl	8006812 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 fa12 	bl	800683a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	f003 0310 	and.w	r3, r3, #16
 8006422:	2b00      	cmp	r3, #0
 8006424:	d020      	beq.n	8006468 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f003 0310 	and.w	r3, r3, #16
 800642c:	2b00      	cmp	r3, #0
 800642e:	d01b      	beq.n	8006468 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f06f 0210 	mvn.w	r2, #16
 8006438:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2208      	movs	r2, #8
 800643e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	69db      	ldr	r3, [r3, #28]
 8006446:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800644a:	2b00      	cmp	r3, #0
 800644c:	d003      	beq.n	8006456 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 f9e9 	bl	8006826 <HAL_TIM_IC_CaptureCallback>
 8006454:	e005      	b.n	8006462 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f000 f9db 	bl	8006812 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 f9ec 	bl	800683a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	f003 0301 	and.w	r3, r3, #1
 800646e:	2b00      	cmp	r3, #0
 8006470:	d00c      	beq.n	800648c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f003 0301 	and.w	r3, r3, #1
 8006478:	2b00      	cmp	r3, #0
 800647a:	d007      	beq.n	800648c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f06f 0201 	mvn.w	r2, #1
 8006484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f7fb f8fa 	bl	8001680 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006492:	2b00      	cmp	r3, #0
 8006494:	d00c      	beq.n	80064b0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800649c:	2b00      	cmp	r3, #0
 800649e:	d007      	beq.n	80064b0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80064a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f000 fd76 	bl	8006f9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d00c      	beq.n	80064d4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d007      	beq.n	80064d4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80064cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 f9bd 	bl	800684e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	f003 0320 	and.w	r3, r3, #32
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00c      	beq.n	80064f8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f003 0320 	and.w	r3, r3, #32
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d007      	beq.n	80064f8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f06f 0220 	mvn.w	r2, #32
 80064f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f000 fd48 	bl	8006f88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064f8:	bf00      	nop
 80064fa:	3710      	adds	r7, #16
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b086      	sub	sp, #24
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800650c:	2300      	movs	r3, #0
 800650e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006516:	2b01      	cmp	r3, #1
 8006518:	d101      	bne.n	800651e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800651a:	2302      	movs	r3, #2
 800651c:	e0ae      	b.n	800667c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2b0c      	cmp	r3, #12
 800652a:	f200 809f 	bhi.w	800666c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800652e:	a201      	add	r2, pc, #4	@ (adr r2, 8006534 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006534:	08006569 	.word	0x08006569
 8006538:	0800666d 	.word	0x0800666d
 800653c:	0800666d 	.word	0x0800666d
 8006540:	0800666d 	.word	0x0800666d
 8006544:	080065a9 	.word	0x080065a9
 8006548:	0800666d 	.word	0x0800666d
 800654c:	0800666d 	.word	0x0800666d
 8006550:	0800666d 	.word	0x0800666d
 8006554:	080065eb 	.word	0x080065eb
 8006558:	0800666d 	.word	0x0800666d
 800655c:	0800666d 	.word	0x0800666d
 8006560:	0800666d 	.word	0x0800666d
 8006564:	0800662b 	.word	0x0800662b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68b9      	ldr	r1, [r7, #8]
 800656e:	4618      	mov	r0, r3
 8006570:	f000 fa1e 	bl	80069b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	699a      	ldr	r2, [r3, #24]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f042 0208 	orr.w	r2, r2, #8
 8006582:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	699a      	ldr	r2, [r3, #24]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f022 0204 	bic.w	r2, r2, #4
 8006592:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	6999      	ldr	r1, [r3, #24]
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	691a      	ldr	r2, [r3, #16]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	430a      	orrs	r2, r1
 80065a4:	619a      	str	r2, [r3, #24]
      break;
 80065a6:	e064      	b.n	8006672 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	68b9      	ldr	r1, [r7, #8]
 80065ae:	4618      	mov	r0, r3
 80065b0:	f000 fa6e 	bl	8006a90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	699a      	ldr	r2, [r3, #24]
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	699a      	ldr	r2, [r3, #24]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	6999      	ldr	r1, [r3, #24]
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	021a      	lsls	r2, r3, #8
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	430a      	orrs	r2, r1
 80065e6:	619a      	str	r2, [r3, #24]
      break;
 80065e8:	e043      	b.n	8006672 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68b9      	ldr	r1, [r7, #8]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f000 fac3 	bl	8006b7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	69da      	ldr	r2, [r3, #28]
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f042 0208 	orr.w	r2, r2, #8
 8006604:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	69da      	ldr	r2, [r3, #28]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f022 0204 	bic.w	r2, r2, #4
 8006614:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	69d9      	ldr	r1, [r3, #28]
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	691a      	ldr	r2, [r3, #16]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	430a      	orrs	r2, r1
 8006626:	61da      	str	r2, [r3, #28]
      break;
 8006628:	e023      	b.n	8006672 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	68b9      	ldr	r1, [r7, #8]
 8006630:	4618      	mov	r0, r3
 8006632:	f000 fb17 	bl	8006c64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	69da      	ldr	r2, [r3, #28]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006644:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	69da      	ldr	r2, [r3, #28]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006654:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	69d9      	ldr	r1, [r3, #28]
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	691b      	ldr	r3, [r3, #16]
 8006660:	021a      	lsls	r2, r3, #8
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	430a      	orrs	r2, r1
 8006668:	61da      	str	r2, [r3, #28]
      break;
 800666a:	e002      	b.n	8006672 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	75fb      	strb	r3, [r7, #23]
      break;
 8006670:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2200      	movs	r2, #0
 8006676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800667a:	7dfb      	ldrb	r3, [r7, #23]
}
 800667c:	4618      	mov	r0, r3
 800667e:	3718      	adds	r7, #24
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}

08006684 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800668e:	2300      	movs	r3, #0
 8006690:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006698:	2b01      	cmp	r3, #1
 800669a:	d101      	bne.n	80066a0 <HAL_TIM_ConfigClockSource+0x1c>
 800669c:	2302      	movs	r3, #2
 800669e:	e0b4      	b.n	800680a <HAL_TIM_ConfigClockSource+0x186>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2202      	movs	r2, #2
 80066ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80066be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68ba      	ldr	r2, [r7, #8]
 80066ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066d8:	d03e      	beq.n	8006758 <HAL_TIM_ConfigClockSource+0xd4>
 80066da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066de:	f200 8087 	bhi.w	80067f0 <HAL_TIM_ConfigClockSource+0x16c>
 80066e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066e6:	f000 8086 	beq.w	80067f6 <HAL_TIM_ConfigClockSource+0x172>
 80066ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066ee:	d87f      	bhi.n	80067f0 <HAL_TIM_ConfigClockSource+0x16c>
 80066f0:	2b70      	cmp	r3, #112	@ 0x70
 80066f2:	d01a      	beq.n	800672a <HAL_TIM_ConfigClockSource+0xa6>
 80066f4:	2b70      	cmp	r3, #112	@ 0x70
 80066f6:	d87b      	bhi.n	80067f0 <HAL_TIM_ConfigClockSource+0x16c>
 80066f8:	2b60      	cmp	r3, #96	@ 0x60
 80066fa:	d050      	beq.n	800679e <HAL_TIM_ConfigClockSource+0x11a>
 80066fc:	2b60      	cmp	r3, #96	@ 0x60
 80066fe:	d877      	bhi.n	80067f0 <HAL_TIM_ConfigClockSource+0x16c>
 8006700:	2b50      	cmp	r3, #80	@ 0x50
 8006702:	d03c      	beq.n	800677e <HAL_TIM_ConfigClockSource+0xfa>
 8006704:	2b50      	cmp	r3, #80	@ 0x50
 8006706:	d873      	bhi.n	80067f0 <HAL_TIM_ConfigClockSource+0x16c>
 8006708:	2b40      	cmp	r3, #64	@ 0x40
 800670a:	d058      	beq.n	80067be <HAL_TIM_ConfigClockSource+0x13a>
 800670c:	2b40      	cmp	r3, #64	@ 0x40
 800670e:	d86f      	bhi.n	80067f0 <HAL_TIM_ConfigClockSource+0x16c>
 8006710:	2b30      	cmp	r3, #48	@ 0x30
 8006712:	d064      	beq.n	80067de <HAL_TIM_ConfigClockSource+0x15a>
 8006714:	2b30      	cmp	r3, #48	@ 0x30
 8006716:	d86b      	bhi.n	80067f0 <HAL_TIM_ConfigClockSource+0x16c>
 8006718:	2b20      	cmp	r3, #32
 800671a:	d060      	beq.n	80067de <HAL_TIM_ConfigClockSource+0x15a>
 800671c:	2b20      	cmp	r3, #32
 800671e:	d867      	bhi.n	80067f0 <HAL_TIM_ConfigClockSource+0x16c>
 8006720:	2b00      	cmp	r3, #0
 8006722:	d05c      	beq.n	80067de <HAL_TIM_ConfigClockSource+0x15a>
 8006724:	2b10      	cmp	r3, #16
 8006726:	d05a      	beq.n	80067de <HAL_TIM_ConfigClockSource+0x15a>
 8006728:	e062      	b.n	80067f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800673a:	f000 fb63 	bl	8006e04 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800674c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68ba      	ldr	r2, [r7, #8]
 8006754:	609a      	str	r2, [r3, #8]
      break;
 8006756:	e04f      	b.n	80067f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006768:	f000 fb4c 	bl	8006e04 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	689a      	ldr	r2, [r3, #8]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800677a:	609a      	str	r2, [r3, #8]
      break;
 800677c:	e03c      	b.n	80067f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800678a:	461a      	mov	r2, r3
 800678c:	f000 fac0 	bl	8006d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2150      	movs	r1, #80	@ 0x50
 8006796:	4618      	mov	r0, r3
 8006798:	f000 fb19 	bl	8006dce <TIM_ITRx_SetConfig>
      break;
 800679c:	e02c      	b.n	80067f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067aa:	461a      	mov	r2, r3
 80067ac:	f000 fadf 	bl	8006d6e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2160      	movs	r1, #96	@ 0x60
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 fb09 	bl	8006dce <TIM_ITRx_SetConfig>
      break;
 80067bc:	e01c      	b.n	80067f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067ca:	461a      	mov	r2, r3
 80067cc:	f000 faa0 	bl	8006d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2140      	movs	r1, #64	@ 0x40
 80067d6:	4618      	mov	r0, r3
 80067d8:	f000 faf9 	bl	8006dce <TIM_ITRx_SetConfig>
      break;
 80067dc:	e00c      	b.n	80067f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4619      	mov	r1, r3
 80067e8:	4610      	mov	r0, r2
 80067ea:	f000 faf0 	bl	8006dce <TIM_ITRx_SetConfig>
      break;
 80067ee:	e003      	b.n	80067f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	73fb      	strb	r3, [r7, #15]
      break;
 80067f4:	e000      	b.n	80067f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80067f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006808:	7bfb      	ldrb	r3, [r7, #15]
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}

08006812 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006812:	b480      	push	{r7}
 8006814:	b083      	sub	sp, #12
 8006816:	af00      	add	r7, sp, #0
 8006818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800681a:	bf00      	nop
 800681c:	370c      	adds	r7, #12
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr

08006826 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006826:	b480      	push	{r7}
 8006828:	b083      	sub	sp, #12
 800682a:	af00      	add	r7, sp, #0
 800682c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800682e:	bf00      	nop
 8006830:	370c      	adds	r7, #12
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr

0800683a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800683a:	b480      	push	{r7}
 800683c:	b083      	sub	sp, #12
 800683e:	af00      	add	r7, sp, #0
 8006840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006842:	bf00      	nop
 8006844:	370c      	adds	r7, #12
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr

0800684e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800684e:	b480      	push	{r7}
 8006850:	b083      	sub	sp, #12
 8006852:	af00      	add	r7, sp, #0
 8006854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006856:	bf00      	nop
 8006858:	370c      	adds	r7, #12
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr
	...

08006864 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006864:	b480      	push	{r7}
 8006866:	b085      	sub	sp, #20
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	4a43      	ldr	r2, [pc, #268]	@ (8006984 <TIM_Base_SetConfig+0x120>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d013      	beq.n	80068a4 <TIM_Base_SetConfig+0x40>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006882:	d00f      	beq.n	80068a4 <TIM_Base_SetConfig+0x40>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4a40      	ldr	r2, [pc, #256]	@ (8006988 <TIM_Base_SetConfig+0x124>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d00b      	beq.n	80068a4 <TIM_Base_SetConfig+0x40>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4a3f      	ldr	r2, [pc, #252]	@ (800698c <TIM_Base_SetConfig+0x128>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d007      	beq.n	80068a4 <TIM_Base_SetConfig+0x40>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a3e      	ldr	r2, [pc, #248]	@ (8006990 <TIM_Base_SetConfig+0x12c>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d003      	beq.n	80068a4 <TIM_Base_SetConfig+0x40>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	4a3d      	ldr	r2, [pc, #244]	@ (8006994 <TIM_Base_SetConfig+0x130>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d108      	bne.n	80068b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a32      	ldr	r2, [pc, #200]	@ (8006984 <TIM_Base_SetConfig+0x120>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d02b      	beq.n	8006916 <TIM_Base_SetConfig+0xb2>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068c4:	d027      	beq.n	8006916 <TIM_Base_SetConfig+0xb2>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a2f      	ldr	r2, [pc, #188]	@ (8006988 <TIM_Base_SetConfig+0x124>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d023      	beq.n	8006916 <TIM_Base_SetConfig+0xb2>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a2e      	ldr	r2, [pc, #184]	@ (800698c <TIM_Base_SetConfig+0x128>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d01f      	beq.n	8006916 <TIM_Base_SetConfig+0xb2>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a2d      	ldr	r2, [pc, #180]	@ (8006990 <TIM_Base_SetConfig+0x12c>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d01b      	beq.n	8006916 <TIM_Base_SetConfig+0xb2>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4a2c      	ldr	r2, [pc, #176]	@ (8006994 <TIM_Base_SetConfig+0x130>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d017      	beq.n	8006916 <TIM_Base_SetConfig+0xb2>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a2b      	ldr	r2, [pc, #172]	@ (8006998 <TIM_Base_SetConfig+0x134>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d013      	beq.n	8006916 <TIM_Base_SetConfig+0xb2>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a2a      	ldr	r2, [pc, #168]	@ (800699c <TIM_Base_SetConfig+0x138>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d00f      	beq.n	8006916 <TIM_Base_SetConfig+0xb2>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a29      	ldr	r2, [pc, #164]	@ (80069a0 <TIM_Base_SetConfig+0x13c>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d00b      	beq.n	8006916 <TIM_Base_SetConfig+0xb2>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a28      	ldr	r2, [pc, #160]	@ (80069a4 <TIM_Base_SetConfig+0x140>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d007      	beq.n	8006916 <TIM_Base_SetConfig+0xb2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a27      	ldr	r2, [pc, #156]	@ (80069a8 <TIM_Base_SetConfig+0x144>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d003      	beq.n	8006916 <TIM_Base_SetConfig+0xb2>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a26      	ldr	r2, [pc, #152]	@ (80069ac <TIM_Base_SetConfig+0x148>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d108      	bne.n	8006928 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800691c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	68db      	ldr	r3, [r3, #12]
 8006922:	68fa      	ldr	r2, [r7, #12]
 8006924:	4313      	orrs	r3, r2
 8006926:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	695b      	ldr	r3, [r3, #20]
 8006932:	4313      	orrs	r3, r2
 8006934:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	689a      	ldr	r2, [r3, #8]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a0e      	ldr	r2, [pc, #56]	@ (8006984 <TIM_Base_SetConfig+0x120>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d003      	beq.n	8006956 <TIM_Base_SetConfig+0xf2>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	4a10      	ldr	r2, [pc, #64]	@ (8006994 <TIM_Base_SetConfig+0x130>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d103      	bne.n	800695e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	691a      	ldr	r2, [r3, #16]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f043 0204 	orr.w	r2, r3, #4
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2201      	movs	r2, #1
 800696e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	68fa      	ldr	r2, [r7, #12]
 8006974:	601a      	str	r2, [r3, #0]
}
 8006976:	bf00      	nop
 8006978:	3714      	adds	r7, #20
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr
 8006982:	bf00      	nop
 8006984:	40010000 	.word	0x40010000
 8006988:	40000400 	.word	0x40000400
 800698c:	40000800 	.word	0x40000800
 8006990:	40000c00 	.word	0x40000c00
 8006994:	40010400 	.word	0x40010400
 8006998:	40014000 	.word	0x40014000
 800699c:	40014400 	.word	0x40014400
 80069a0:	40014800 	.word	0x40014800
 80069a4:	40001800 	.word	0x40001800
 80069a8:	40001c00 	.word	0x40001c00
 80069ac:	40002000 	.word	0x40002000

080069b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b087      	sub	sp, #28
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6a1b      	ldr	r3, [r3, #32]
 80069be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6a1b      	ldr	r3, [r3, #32]
 80069c4:	f023 0201 	bic.w	r2, r3, #1
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	699b      	ldr	r3, [r3, #24]
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f023 0303 	bic.w	r3, r3, #3
 80069e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	68fa      	ldr	r2, [r7, #12]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	f023 0302 	bic.w	r3, r3, #2
 80069f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	697a      	ldr	r2, [r7, #20]
 8006a00:	4313      	orrs	r3, r2
 8006a02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a20      	ldr	r2, [pc, #128]	@ (8006a88 <TIM_OC1_SetConfig+0xd8>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d003      	beq.n	8006a14 <TIM_OC1_SetConfig+0x64>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a1f      	ldr	r2, [pc, #124]	@ (8006a8c <TIM_OC1_SetConfig+0xdc>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d10c      	bne.n	8006a2e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	f023 0308 	bic.w	r3, r3, #8
 8006a1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	697a      	ldr	r2, [r7, #20]
 8006a22:	4313      	orrs	r3, r2
 8006a24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	f023 0304 	bic.w	r3, r3, #4
 8006a2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a15      	ldr	r2, [pc, #84]	@ (8006a88 <TIM_OC1_SetConfig+0xd8>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d003      	beq.n	8006a3e <TIM_OC1_SetConfig+0x8e>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a14      	ldr	r2, [pc, #80]	@ (8006a8c <TIM_OC1_SetConfig+0xdc>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d111      	bne.n	8006a62 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	699b      	ldr	r3, [r3, #24]
 8006a5c:	693a      	ldr	r2, [r7, #16]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	693a      	ldr	r2, [r7, #16]
 8006a66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	68fa      	ldr	r2, [r7, #12]
 8006a6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	685a      	ldr	r2, [r3, #4]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	697a      	ldr	r2, [r7, #20]
 8006a7a:	621a      	str	r2, [r3, #32]
}
 8006a7c:	bf00      	nop
 8006a7e:	371c      	adds	r7, #28
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr
 8006a88:	40010000 	.word	0x40010000
 8006a8c:	40010400 	.word	0x40010400

08006a90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b087      	sub	sp, #28
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
 8006a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6a1b      	ldr	r3, [r3, #32]
 8006a9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6a1b      	ldr	r3, [r3, #32]
 8006aa4:	f023 0210 	bic.w	r2, r3, #16
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	699b      	ldr	r3, [r3, #24]
 8006ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006abe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ac6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	021b      	lsls	r3, r3, #8
 8006ace:	68fa      	ldr	r2, [r7, #12]
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	f023 0320 	bic.w	r3, r3, #32
 8006ada:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	011b      	lsls	r3, r3, #4
 8006ae2:	697a      	ldr	r2, [r7, #20]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	4a22      	ldr	r2, [pc, #136]	@ (8006b74 <TIM_OC2_SetConfig+0xe4>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d003      	beq.n	8006af8 <TIM_OC2_SetConfig+0x68>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a21      	ldr	r2, [pc, #132]	@ (8006b78 <TIM_OC2_SetConfig+0xe8>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d10d      	bne.n	8006b14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006afe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	011b      	lsls	r3, r3, #4
 8006b06:	697a      	ldr	r2, [r7, #20]
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a17      	ldr	r2, [pc, #92]	@ (8006b74 <TIM_OC2_SetConfig+0xe4>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d003      	beq.n	8006b24 <TIM_OC2_SetConfig+0x94>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	4a16      	ldr	r2, [pc, #88]	@ (8006b78 <TIM_OC2_SetConfig+0xe8>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d113      	bne.n	8006b4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	695b      	ldr	r3, [r3, #20]
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	693a      	ldr	r2, [r7, #16]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	699b      	ldr	r3, [r3, #24]
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	693a      	ldr	r2, [r7, #16]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	693a      	ldr	r2, [r7, #16]
 8006b50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	685a      	ldr	r2, [r3, #4]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	697a      	ldr	r2, [r7, #20]
 8006b64:	621a      	str	r2, [r3, #32]
}
 8006b66:	bf00      	nop
 8006b68:	371c      	adds	r7, #28
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr
 8006b72:	bf00      	nop
 8006b74:	40010000 	.word	0x40010000
 8006b78:	40010400 	.word	0x40010400

08006b7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b087      	sub	sp, #28
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6a1b      	ldr	r3, [r3, #32]
 8006b90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	69db      	ldr	r3, [r3, #28]
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f023 0303 	bic.w	r3, r3, #3
 8006bb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006bc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	021b      	lsls	r3, r3, #8
 8006bcc:	697a      	ldr	r2, [r7, #20]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a21      	ldr	r2, [pc, #132]	@ (8006c5c <TIM_OC3_SetConfig+0xe0>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d003      	beq.n	8006be2 <TIM_OC3_SetConfig+0x66>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a20      	ldr	r2, [pc, #128]	@ (8006c60 <TIM_OC3_SetConfig+0xe4>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d10d      	bne.n	8006bfe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006be8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	68db      	ldr	r3, [r3, #12]
 8006bee:	021b      	lsls	r3, r3, #8
 8006bf0:	697a      	ldr	r2, [r7, #20]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006bfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	4a16      	ldr	r2, [pc, #88]	@ (8006c5c <TIM_OC3_SetConfig+0xe0>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d003      	beq.n	8006c0e <TIM_OC3_SetConfig+0x92>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4a15      	ldr	r2, [pc, #84]	@ (8006c60 <TIM_OC3_SetConfig+0xe4>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d113      	bne.n	8006c36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	695b      	ldr	r3, [r3, #20]
 8006c22:	011b      	lsls	r3, r3, #4
 8006c24:	693a      	ldr	r2, [r7, #16]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	699b      	ldr	r3, [r3, #24]
 8006c2e:	011b      	lsls	r3, r3, #4
 8006c30:	693a      	ldr	r2, [r7, #16]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	693a      	ldr	r2, [r7, #16]
 8006c3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	685a      	ldr	r2, [r3, #4]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	621a      	str	r2, [r3, #32]
}
 8006c50:	bf00      	nop
 8006c52:	371c      	adds	r7, #28
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr
 8006c5c:	40010000 	.word	0x40010000
 8006c60:	40010400 	.word	0x40010400

08006c64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b087      	sub	sp, #28
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a1b      	ldr	r3, [r3, #32]
 8006c72:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6a1b      	ldr	r3, [r3, #32]
 8006c78:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	69db      	ldr	r3, [r3, #28]
 8006c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	021b      	lsls	r3, r3, #8
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006cae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	031b      	lsls	r3, r3, #12
 8006cb6:	693a      	ldr	r2, [r7, #16]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	4a12      	ldr	r2, [pc, #72]	@ (8006d08 <TIM_OC4_SetConfig+0xa4>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d003      	beq.n	8006ccc <TIM_OC4_SetConfig+0x68>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a11      	ldr	r2, [pc, #68]	@ (8006d0c <TIM_OC4_SetConfig+0xa8>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d109      	bne.n	8006ce0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006cd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	695b      	ldr	r3, [r3, #20]
 8006cd8:	019b      	lsls	r3, r3, #6
 8006cda:	697a      	ldr	r2, [r7, #20]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	697a      	ldr	r2, [r7, #20]
 8006ce4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	68fa      	ldr	r2, [r7, #12]
 8006cea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	685a      	ldr	r2, [r3, #4]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	693a      	ldr	r2, [r7, #16]
 8006cf8:	621a      	str	r2, [r3, #32]
}
 8006cfa:	bf00      	nop
 8006cfc:	371c      	adds	r7, #28
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr
 8006d06:	bf00      	nop
 8006d08:	40010000 	.word	0x40010000
 8006d0c:	40010400 	.word	0x40010400

08006d10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b087      	sub	sp, #28
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	60f8      	str	r0, [r7, #12]
 8006d18:	60b9      	str	r1, [r7, #8]
 8006d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6a1b      	ldr	r3, [r3, #32]
 8006d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6a1b      	ldr	r3, [r3, #32]
 8006d26:	f023 0201 	bic.w	r2, r3, #1
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	699b      	ldr	r3, [r3, #24]
 8006d32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	011b      	lsls	r3, r3, #4
 8006d40:	693a      	ldr	r2, [r7, #16]
 8006d42:	4313      	orrs	r3, r2
 8006d44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	f023 030a 	bic.w	r3, r3, #10
 8006d4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d4e:	697a      	ldr	r2, [r7, #20]
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	4313      	orrs	r3, r2
 8006d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	693a      	ldr	r2, [r7, #16]
 8006d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	697a      	ldr	r2, [r7, #20]
 8006d60:	621a      	str	r2, [r3, #32]
}
 8006d62:	bf00      	nop
 8006d64:	371c      	adds	r7, #28
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr

08006d6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d6e:	b480      	push	{r7}
 8006d70:	b087      	sub	sp, #28
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	60f8      	str	r0, [r7, #12]
 8006d76:	60b9      	str	r1, [r7, #8]
 8006d78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6a1b      	ldr	r3, [r3, #32]
 8006d7e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6a1b      	ldr	r3, [r3, #32]
 8006d84:	f023 0210 	bic.w	r2, r3, #16
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	699b      	ldr	r3, [r3, #24]
 8006d90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006d98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	031b      	lsls	r3, r3, #12
 8006d9e:	693a      	ldr	r2, [r7, #16]
 8006da0:	4313      	orrs	r3, r2
 8006da2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006daa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	011b      	lsls	r3, r3, #4
 8006db0:	697a      	ldr	r2, [r7, #20]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	697a      	ldr	r2, [r7, #20]
 8006dc0:	621a      	str	r2, [r3, #32]
}
 8006dc2:	bf00      	nop
 8006dc4:	371c      	adds	r7, #28
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dcc:	4770      	bx	lr

08006dce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006dce:	b480      	push	{r7}
 8006dd0:	b085      	sub	sp, #20
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	6078      	str	r0, [r7, #4]
 8006dd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006de4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006de6:	683a      	ldr	r2, [r7, #0]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	f043 0307 	orr.w	r3, r3, #7
 8006df0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	68fa      	ldr	r2, [r7, #12]
 8006df6:	609a      	str	r2, [r3, #8]
}
 8006df8:	bf00      	nop
 8006dfa:	3714      	adds	r7, #20
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b087      	sub	sp, #28
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	60b9      	str	r1, [r7, #8]
 8006e0e:	607a      	str	r2, [r7, #4]
 8006e10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	021a      	lsls	r2, r3, #8
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	431a      	orrs	r2, r3
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	697a      	ldr	r2, [r7, #20]
 8006e36:	609a      	str	r2, [r3, #8]
}
 8006e38:	bf00      	nop
 8006e3a:	371c      	adds	r7, #28
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr

08006e44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b087      	sub	sp, #28
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	60f8      	str	r0, [r7, #12]
 8006e4c:	60b9      	str	r1, [r7, #8]
 8006e4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	f003 031f 	and.w	r3, r3, #31
 8006e56:	2201      	movs	r2, #1
 8006e58:	fa02 f303 	lsl.w	r3, r2, r3
 8006e5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	6a1a      	ldr	r2, [r3, #32]
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	43db      	mvns	r3, r3
 8006e66:	401a      	ands	r2, r3
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	6a1a      	ldr	r2, [r3, #32]
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	f003 031f 	and.w	r3, r3, #31
 8006e76:	6879      	ldr	r1, [r7, #4]
 8006e78:	fa01 f303 	lsl.w	r3, r1, r3
 8006e7c:	431a      	orrs	r2, r3
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	621a      	str	r2, [r3, #32]
}
 8006e82:	bf00      	nop
 8006e84:	371c      	adds	r7, #28
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr
	...

08006e90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d101      	bne.n	8006ea8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ea4:	2302      	movs	r3, #2
 8006ea6:	e05a      	b.n	8006f5e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ece:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	68fa      	ldr	r2, [r7, #12]
 8006ee0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a21      	ldr	r2, [pc, #132]	@ (8006f6c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d022      	beq.n	8006f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ef4:	d01d      	beq.n	8006f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a1d      	ldr	r2, [pc, #116]	@ (8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d018      	beq.n	8006f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a1b      	ldr	r2, [pc, #108]	@ (8006f74 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d013      	beq.n	8006f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a1a      	ldr	r2, [pc, #104]	@ (8006f78 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d00e      	beq.n	8006f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a18      	ldr	r2, [pc, #96]	@ (8006f7c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d009      	beq.n	8006f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a17      	ldr	r2, [pc, #92]	@ (8006f80 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d004      	beq.n	8006f32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a15      	ldr	r2, [pc, #84]	@ (8006f84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d10c      	bne.n	8006f4c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	68ba      	ldr	r2, [r7, #8]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	68ba      	ldr	r2, [r7, #8]
 8006f4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3714      	adds	r7, #20
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop
 8006f6c:	40010000 	.word	0x40010000
 8006f70:	40000400 	.word	0x40000400
 8006f74:	40000800 	.word	0x40000800
 8006f78:	40000c00 	.word	0x40000c00
 8006f7c:	40010400 	.word	0x40010400
 8006f80:	40014000 	.word	0x40014000
 8006f84:	40001800 	.word	0x40001800

08006f88 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f90:	bf00      	nop
 8006f92:	370c      	adds	r7, #12
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr

08006f9c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fa4:	bf00      	nop
 8006fa6:	370c      	adds	r7, #12
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr

08006fb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b082      	sub	sp, #8
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d101      	bne.n	8006fc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	e042      	b.n	8007048 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d106      	bne.n	8006fdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f7fa ff30 	bl	8001e3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2224      	movs	r2, #36	@ 0x24
 8006fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	68da      	ldr	r2, [r3, #12]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ff2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f000 ff95 	bl	8007f24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	691a      	ldr	r2, [r3, #16]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007008:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	695a      	ldr	r2, [r3, #20]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007018:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68da      	ldr	r2, [r3, #12]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007028:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2220      	movs	r2, #32
 8007034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2220      	movs	r2, #32
 800703c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2200      	movs	r2, #0
 8007044:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007046:	2300      	movs	r3, #0
}
 8007048:	4618      	mov	r0, r3
 800704a:	3708      	adds	r7, #8
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b08c      	sub	sp, #48	@ 0x30
 8007054:	af00      	add	r7, sp, #0
 8007056:	60f8      	str	r0, [r7, #12]
 8007058:	60b9      	str	r1, [r7, #8]
 800705a:	4613      	mov	r3, r2
 800705c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007064:	b2db      	uxtb	r3, r3
 8007066:	2b20      	cmp	r3, #32
 8007068:	d162      	bne.n	8007130 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d002      	beq.n	8007076 <HAL_UART_Transmit_DMA+0x26>
 8007070:	88fb      	ldrh	r3, [r7, #6]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d101      	bne.n	800707a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	e05b      	b.n	8007132 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800707a:	68ba      	ldr	r2, [r7, #8]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	88fa      	ldrh	r2, [r7, #6]
 8007084:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	88fa      	ldrh	r2, [r7, #6]
 800708a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2200      	movs	r2, #0
 8007090:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2221      	movs	r2, #33	@ 0x21
 8007096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800709e:	4a27      	ldr	r2, [pc, #156]	@ (800713c <HAL_UART_Transmit_DMA+0xec>)
 80070a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070a6:	4a26      	ldr	r2, [pc, #152]	@ (8007140 <HAL_UART_Transmit_DMA+0xf0>)
 80070a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070ae:	4a25      	ldr	r2, [pc, #148]	@ (8007144 <HAL_UART_Transmit_DMA+0xf4>)
 80070b0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070b6:	2200      	movs	r2, #0
 80070b8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80070ba:	f107 0308 	add.w	r3, r7, #8
 80070be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80070c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c6:	6819      	ldr	r1, [r3, #0]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	3304      	adds	r3, #4
 80070ce:	461a      	mov	r2, r3
 80070d0:	88fb      	ldrh	r3, [r7, #6]
 80070d2:	f7fb f9bd 	bl	8002450 <HAL_DMA_Start_IT>
 80070d6:	4603      	mov	r3, r0
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d008      	beq.n	80070ee <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2210      	movs	r2, #16
 80070e0:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2220      	movs	r2, #32
 80070e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80070ea:	2301      	movs	r3, #1
 80070ec:	e021      	b.n	8007132 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80070f6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	3314      	adds	r3, #20
 80070fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007100:	69bb      	ldr	r3, [r7, #24]
 8007102:	e853 3f00 	ldrex	r3, [r3]
 8007106:	617b      	str	r3, [r7, #20]
   return(result);
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800710e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	3314      	adds	r3, #20
 8007116:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007118:	627a      	str	r2, [r7, #36]	@ 0x24
 800711a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711c:	6a39      	ldr	r1, [r7, #32]
 800711e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007120:	e841 2300 	strex	r3, r2, [r1]
 8007124:	61fb      	str	r3, [r7, #28]
   return(result);
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d1e5      	bne.n	80070f8 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 800712c:	2300      	movs	r3, #0
 800712e:	e000      	b.n	8007132 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8007130:	2302      	movs	r3, #2
  }
}
 8007132:	4618      	mov	r0, r3
 8007134:	3730      	adds	r7, #48	@ 0x30
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
 800713a:	bf00      	nop
 800713c:	080077a1 	.word	0x080077a1
 8007140:	0800783b 	.word	0x0800783b
 8007144:	080079bf 	.word	0x080079bf

08007148 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b08c      	sub	sp, #48	@ 0x30
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	4613      	mov	r3, r2
 8007154:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800715c:	b2db      	uxtb	r3, r3
 800715e:	2b20      	cmp	r3, #32
 8007160:	d146      	bne.n	80071f0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d002      	beq.n	800716e <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007168:	88fb      	ldrh	r3, [r7, #6]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d101      	bne.n	8007172 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	e03f      	b.n	80071f2 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2201      	movs	r2, #1
 8007176:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2200      	movs	r2, #0
 800717c:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800717e:	88fb      	ldrh	r3, [r7, #6]
 8007180:	461a      	mov	r2, r3
 8007182:	68b9      	ldr	r1, [r7, #8]
 8007184:	68f8      	ldr	r0, [r7, #12]
 8007186:	f000 fc65 	bl	8007a54 <UART_Start_Receive_DMA>
 800718a:	4603      	mov	r3, r0
 800718c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007194:	2b01      	cmp	r3, #1
 8007196:	d125      	bne.n	80071e4 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007198:	2300      	movs	r3, #0
 800719a:	613b      	str	r3, [r7, #16]
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	613b      	str	r3, [r7, #16]
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	613b      	str	r3, [r7, #16]
 80071ac:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	330c      	adds	r3, #12
 80071b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b6:	69bb      	ldr	r3, [r7, #24]
 80071b8:	e853 3f00 	ldrex	r3, [r3]
 80071bc:	617b      	str	r3, [r7, #20]
   return(result);
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	f043 0310 	orr.w	r3, r3, #16
 80071c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	330c      	adds	r3, #12
 80071cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80071ce:	627a      	str	r2, [r7, #36]	@ 0x24
 80071d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d2:	6a39      	ldr	r1, [r7, #32]
 80071d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071d6:	e841 2300 	strex	r3, r2, [r1]
 80071da:	61fb      	str	r3, [r7, #28]
   return(result);
 80071dc:	69fb      	ldr	r3, [r7, #28]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d1e5      	bne.n	80071ae <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80071e2:	e002      	b.n	80071ea <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80071ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80071ee:	e000      	b.n	80071f2 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80071f0:	2302      	movs	r3, #2
  }
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3730      	adds	r7, #48	@ 0x30
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
	...

080071fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b0ba      	sub	sp, #232	@ 0xe8
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	695b      	ldr	r3, [r3, #20]
 800721e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007222:	2300      	movs	r3, #0
 8007224:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007228:	2300      	movs	r3, #0
 800722a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800722e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007232:	f003 030f 	and.w	r3, r3, #15
 8007236:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800723a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800723e:	2b00      	cmp	r3, #0
 8007240:	d10f      	bne.n	8007262 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007246:	f003 0320 	and.w	r3, r3, #32
 800724a:	2b00      	cmp	r3, #0
 800724c:	d009      	beq.n	8007262 <HAL_UART_IRQHandler+0x66>
 800724e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007252:	f003 0320 	and.w	r3, r3, #32
 8007256:	2b00      	cmp	r3, #0
 8007258:	d003      	beq.n	8007262 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 fda4 	bl	8007da8 <UART_Receive_IT>
      return;
 8007260:	e273      	b.n	800774a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007262:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007266:	2b00      	cmp	r3, #0
 8007268:	f000 80de 	beq.w	8007428 <HAL_UART_IRQHandler+0x22c>
 800726c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007270:	f003 0301 	and.w	r3, r3, #1
 8007274:	2b00      	cmp	r3, #0
 8007276:	d106      	bne.n	8007286 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007278:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800727c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007280:	2b00      	cmp	r3, #0
 8007282:	f000 80d1 	beq.w	8007428 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800728a:	f003 0301 	and.w	r3, r3, #1
 800728e:	2b00      	cmp	r3, #0
 8007290:	d00b      	beq.n	80072aa <HAL_UART_IRQHandler+0xae>
 8007292:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800729a:	2b00      	cmp	r3, #0
 800729c:	d005      	beq.n	80072aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072a2:	f043 0201 	orr.w	r2, r3, #1
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80072aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ae:	f003 0304 	and.w	r3, r3, #4
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d00b      	beq.n	80072ce <HAL_UART_IRQHandler+0xd2>
 80072b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072ba:	f003 0301 	and.w	r3, r3, #1
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d005      	beq.n	80072ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072c6:	f043 0202 	orr.w	r2, r3, #2
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80072ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072d2:	f003 0302 	and.w	r3, r3, #2
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d00b      	beq.n	80072f2 <HAL_UART_IRQHandler+0xf6>
 80072da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072de:	f003 0301 	and.w	r3, r3, #1
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d005      	beq.n	80072f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072ea:	f043 0204 	orr.w	r2, r3, #4
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80072f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072f6:	f003 0308 	and.w	r3, r3, #8
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d011      	beq.n	8007322 <HAL_UART_IRQHandler+0x126>
 80072fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007302:	f003 0320 	and.w	r3, r3, #32
 8007306:	2b00      	cmp	r3, #0
 8007308:	d105      	bne.n	8007316 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800730a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800730e:	f003 0301 	and.w	r3, r3, #1
 8007312:	2b00      	cmp	r3, #0
 8007314:	d005      	beq.n	8007322 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800731a:	f043 0208 	orr.w	r2, r3, #8
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007326:	2b00      	cmp	r3, #0
 8007328:	f000 820a 	beq.w	8007740 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800732c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007330:	f003 0320 	and.w	r3, r3, #32
 8007334:	2b00      	cmp	r3, #0
 8007336:	d008      	beq.n	800734a <HAL_UART_IRQHandler+0x14e>
 8007338:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800733c:	f003 0320 	and.w	r3, r3, #32
 8007340:	2b00      	cmp	r3, #0
 8007342:	d002      	beq.n	800734a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f000 fd2f 	bl	8007da8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	695b      	ldr	r3, [r3, #20]
 8007350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007354:	2b40      	cmp	r3, #64	@ 0x40
 8007356:	bf0c      	ite	eq
 8007358:	2301      	moveq	r3, #1
 800735a:	2300      	movne	r3, #0
 800735c:	b2db      	uxtb	r3, r3
 800735e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007366:	f003 0308 	and.w	r3, r3, #8
 800736a:	2b00      	cmp	r3, #0
 800736c:	d103      	bne.n	8007376 <HAL_UART_IRQHandler+0x17a>
 800736e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007372:	2b00      	cmp	r3, #0
 8007374:	d04f      	beq.n	8007416 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 fc3a 	bl	8007bf0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	695b      	ldr	r3, [r3, #20]
 8007382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007386:	2b40      	cmp	r3, #64	@ 0x40
 8007388:	d141      	bne.n	800740e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	3314      	adds	r3, #20
 8007390:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007394:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007398:	e853 3f00 	ldrex	r3, [r3]
 800739c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80073a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80073a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	3314      	adds	r3, #20
 80073b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80073b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80073ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80073c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80073c6:	e841 2300 	strex	r3, r2, [r1]
 80073ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80073ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1d9      	bne.n	800738a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d013      	beq.n	8007406 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073e2:	4a8a      	ldr	r2, [pc, #552]	@ (800760c <HAL_UART_IRQHandler+0x410>)
 80073e4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073ea:	4618      	mov	r0, r3
 80073ec:	f7fb f8f8 	bl	80025e0 <HAL_DMA_Abort_IT>
 80073f0:	4603      	mov	r3, r0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d016      	beq.n	8007424 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007400:	4610      	mov	r0, r2
 8007402:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007404:	e00e      	b.n	8007424 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 f9c0 	bl	800778c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800740c:	e00a      	b.n	8007424 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f000 f9bc 	bl	800778c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007414:	e006      	b.n	8007424 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f000 f9b8 	bl	800778c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2200      	movs	r2, #0
 8007420:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007422:	e18d      	b.n	8007740 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007424:	bf00      	nop
    return;
 8007426:	e18b      	b.n	8007740 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800742c:	2b01      	cmp	r3, #1
 800742e:	f040 8167 	bne.w	8007700 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007436:	f003 0310 	and.w	r3, r3, #16
 800743a:	2b00      	cmp	r3, #0
 800743c:	f000 8160 	beq.w	8007700 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007440:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007444:	f003 0310 	and.w	r3, r3, #16
 8007448:	2b00      	cmp	r3, #0
 800744a:	f000 8159 	beq.w	8007700 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800744e:	2300      	movs	r3, #0
 8007450:	60bb      	str	r3, [r7, #8]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	60bb      	str	r3, [r7, #8]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	60bb      	str	r3, [r7, #8]
 8007462:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	695b      	ldr	r3, [r3, #20]
 800746a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800746e:	2b40      	cmp	r3, #64	@ 0x40
 8007470:	f040 80ce 	bne.w	8007610 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007480:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007484:	2b00      	cmp	r3, #0
 8007486:	f000 80a9 	beq.w	80075dc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800748e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007492:	429a      	cmp	r2, r3
 8007494:	f080 80a2 	bcs.w	80075dc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800749e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074a4:	69db      	ldr	r3, [r3, #28]
 80074a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074aa:	f000 8088 	beq.w	80075be <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	330c      	adds	r3, #12
 80074b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80074bc:	e853 3f00 	ldrex	r3, [r3]
 80074c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80074c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80074c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	330c      	adds	r3, #12
 80074d6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80074da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80074de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80074e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80074ea:	e841 2300 	strex	r3, r2, [r1]
 80074ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80074f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d1d9      	bne.n	80074ae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	3314      	adds	r3, #20
 8007500:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007502:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007504:	e853 3f00 	ldrex	r3, [r3]
 8007508:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800750a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800750c:	f023 0301 	bic.w	r3, r3, #1
 8007510:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	3314      	adds	r3, #20
 800751a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800751e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007522:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007524:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007526:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800752a:	e841 2300 	strex	r3, r2, [r1]
 800752e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007530:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007532:	2b00      	cmp	r3, #0
 8007534:	d1e1      	bne.n	80074fa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	3314      	adds	r3, #20
 800753c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007540:	e853 3f00 	ldrex	r3, [r3]
 8007544:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007546:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007548:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800754c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	3314      	adds	r3, #20
 8007556:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800755a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800755c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007560:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007562:	e841 2300 	strex	r3, r2, [r1]
 8007566:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007568:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1e3      	bne.n	8007536 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2220      	movs	r2, #32
 8007572:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2200      	movs	r2, #0
 800757a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	330c      	adds	r3, #12
 8007582:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007584:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007586:	e853 3f00 	ldrex	r3, [r3]
 800758a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800758c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800758e:	f023 0310 	bic.w	r3, r3, #16
 8007592:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	330c      	adds	r3, #12
 800759c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80075a0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80075a2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80075a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80075a8:	e841 2300 	strex	r3, r2, [r1]
 80075ac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80075ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d1e3      	bne.n	800757c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075b8:	4618      	mov	r0, r3
 80075ba:	f7fa ffa1 	bl	8002500 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2202      	movs	r2, #2
 80075c2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	4619      	mov	r1, r3
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f7f9 f879 	bl	80006cc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80075da:	e0b3      	b.n	8007744 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80075e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80075e4:	429a      	cmp	r2, r3
 80075e6:	f040 80ad 	bne.w	8007744 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075ee:	69db      	ldr	r3, [r3, #28]
 80075f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075f4:	f040 80a6 	bne.w	8007744 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2202      	movs	r2, #2
 80075fc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007602:	4619      	mov	r1, r3
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f7f9 f861 	bl	80006cc <HAL_UARTEx_RxEventCallback>
      return;
 800760a:	e09b      	b.n	8007744 <HAL_UART_IRQHandler+0x548>
 800760c:	08007cb7 	.word	0x08007cb7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007618:	b29b      	uxth	r3, r3
 800761a:	1ad3      	subs	r3, r2, r3
 800761c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007624:	b29b      	uxth	r3, r3
 8007626:	2b00      	cmp	r3, #0
 8007628:	f000 808e 	beq.w	8007748 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800762c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007630:	2b00      	cmp	r3, #0
 8007632:	f000 8089 	beq.w	8007748 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	330c      	adds	r3, #12
 800763c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007640:	e853 3f00 	ldrex	r3, [r3]
 8007644:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007648:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800764c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	330c      	adds	r3, #12
 8007656:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800765a:	647a      	str	r2, [r7, #68]	@ 0x44
 800765c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800765e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007660:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007662:	e841 2300 	strex	r3, r2, [r1]
 8007666:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007668:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800766a:	2b00      	cmp	r3, #0
 800766c:	d1e3      	bne.n	8007636 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	3314      	adds	r3, #20
 8007674:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007678:	e853 3f00 	ldrex	r3, [r3]
 800767c:	623b      	str	r3, [r7, #32]
   return(result);
 800767e:	6a3b      	ldr	r3, [r7, #32]
 8007680:	f023 0301 	bic.w	r3, r3, #1
 8007684:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	3314      	adds	r3, #20
 800768e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007692:	633a      	str	r2, [r7, #48]	@ 0x30
 8007694:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007696:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007698:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800769a:	e841 2300 	strex	r3, r2, [r1]
 800769e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1e3      	bne.n	800766e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2220      	movs	r2, #32
 80076aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	330c      	adds	r3, #12
 80076ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	e853 3f00 	ldrex	r3, [r3]
 80076c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f023 0310 	bic.w	r3, r3, #16
 80076ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	330c      	adds	r3, #12
 80076d4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80076d8:	61fa      	str	r2, [r7, #28]
 80076da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076dc:	69b9      	ldr	r1, [r7, #24]
 80076de:	69fa      	ldr	r2, [r7, #28]
 80076e0:	e841 2300 	strex	r3, r2, [r1]
 80076e4:	617b      	str	r3, [r7, #20]
   return(result);
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d1e3      	bne.n	80076b4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2202      	movs	r2, #2
 80076f0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80076f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076f6:	4619      	mov	r1, r3
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f7f8 ffe7 	bl	80006cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80076fe:	e023      	b.n	8007748 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007700:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007708:	2b00      	cmp	r3, #0
 800770a:	d009      	beq.n	8007720 <HAL_UART_IRQHandler+0x524>
 800770c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007714:	2b00      	cmp	r3, #0
 8007716:	d003      	beq.n	8007720 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 fadd 	bl	8007cd8 <UART_Transmit_IT>
    return;
 800771e:	e014      	b.n	800774a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007720:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007728:	2b00      	cmp	r3, #0
 800772a:	d00e      	beq.n	800774a <HAL_UART_IRQHandler+0x54e>
 800772c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007734:	2b00      	cmp	r3, #0
 8007736:	d008      	beq.n	800774a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f000 fb1d 	bl	8007d78 <UART_EndTransmit_IT>
    return;
 800773e:	e004      	b.n	800774a <HAL_UART_IRQHandler+0x54e>
    return;
 8007740:	bf00      	nop
 8007742:	e002      	b.n	800774a <HAL_UART_IRQHandler+0x54e>
      return;
 8007744:	bf00      	nop
 8007746:	e000      	b.n	800774a <HAL_UART_IRQHandler+0x54e>
      return;
 8007748:	bf00      	nop
  }
}
 800774a:	37e8      	adds	r7, #232	@ 0xe8
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}

08007750 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007750:	b480      	push	{r7}
 8007752:	b083      	sub	sp, #12
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007758:	bf00      	nop
 800775a:	370c      	adds	r7, #12
 800775c:	46bd      	mov	sp, r7
 800775e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007762:	4770      	bx	lr

08007764 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007764:	b480      	push	{r7}
 8007766:	b083      	sub	sp, #12
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800776c:	bf00      	nop
 800776e:	370c      	adds	r7, #12
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr

08007778 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007778:	b480      	push	{r7}
 800777a:	b083      	sub	sp, #12
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007780:	bf00      	nop
 8007782:	370c      	adds	r7, #12
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr

0800778c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007794:	bf00      	nop
 8007796:	370c      	adds	r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr

080077a0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b090      	sub	sp, #64	@ 0x40
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d137      	bne.n	800782c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80077bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077be:	2200      	movs	r2, #0
 80077c0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80077c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	3314      	adds	r3, #20
 80077c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077cc:	e853 3f00 	ldrex	r3, [r3]
 80077d0:	623b      	str	r3, [r7, #32]
   return(result);
 80077d2:	6a3b      	ldr	r3, [r7, #32]
 80077d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80077da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	3314      	adds	r3, #20
 80077e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80077e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80077e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80077e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077ea:	e841 2300 	strex	r3, r2, [r1]
 80077ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80077f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d1e5      	bne.n	80077c2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80077f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	330c      	adds	r3, #12
 80077fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	e853 3f00 	ldrex	r3, [r3]
 8007804:	60fb      	str	r3, [r7, #12]
   return(result);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800780c:	637b      	str	r3, [r7, #52]	@ 0x34
 800780e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	330c      	adds	r3, #12
 8007814:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007816:	61fa      	str	r2, [r7, #28]
 8007818:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800781a:	69b9      	ldr	r1, [r7, #24]
 800781c:	69fa      	ldr	r2, [r7, #28]
 800781e:	e841 2300 	strex	r3, r2, [r1]
 8007822:	617b      	str	r3, [r7, #20]
   return(result);
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d1e5      	bne.n	80077f6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800782a:	e002      	b.n	8007832 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800782c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800782e:	f7f9 f915 	bl	8000a5c <HAL_UART_TxCpltCallback>
}
 8007832:	bf00      	nop
 8007834:	3740      	adds	r7, #64	@ 0x40
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}

0800783a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800783a:	b580      	push	{r7, lr}
 800783c:	b084      	sub	sp, #16
 800783e:	af00      	add	r7, sp, #0
 8007840:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007846:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007848:	68f8      	ldr	r0, [r7, #12]
 800784a:	f7ff ff81 	bl	8007750 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800784e:	bf00      	nop
 8007850:	3710      	adds	r7, #16
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}

08007856 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007856:	b580      	push	{r7, lr}
 8007858:	b09c      	sub	sp, #112	@ 0x70
 800785a:	af00      	add	r7, sp, #0
 800785c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007862:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800786e:	2b00      	cmp	r3, #0
 8007870:	d172      	bne.n	8007958 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007872:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007874:	2200      	movs	r2, #0
 8007876:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007878:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	330c      	adds	r3, #12
 800787e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007880:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007882:	e853 3f00 	ldrex	r3, [r3]
 8007886:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007888:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800788a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800788e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007890:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	330c      	adds	r3, #12
 8007896:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007898:	65ba      	str	r2, [r7, #88]	@ 0x58
 800789a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800789e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80078a0:	e841 2300 	strex	r3, r2, [r1]
 80078a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80078a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1e5      	bne.n	8007878 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	3314      	adds	r3, #20
 80078b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b6:	e853 3f00 	ldrex	r3, [r3]
 80078ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80078bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078be:	f023 0301 	bic.w	r3, r3, #1
 80078c2:	667b      	str	r3, [r7, #100]	@ 0x64
 80078c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	3314      	adds	r3, #20
 80078ca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80078cc:	647a      	str	r2, [r7, #68]	@ 0x44
 80078ce:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80078d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078d4:	e841 2300 	strex	r3, r2, [r1]
 80078d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80078da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d1e5      	bne.n	80078ac <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	3314      	adds	r3, #20
 80078e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ea:	e853 3f00 	ldrex	r3, [r3]
 80078ee:	623b      	str	r3, [r7, #32]
   return(result);
 80078f0:	6a3b      	ldr	r3, [r7, #32]
 80078f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80078f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	3314      	adds	r3, #20
 80078fe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007900:	633a      	str	r2, [r7, #48]	@ 0x30
 8007902:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007904:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007906:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007908:	e841 2300 	strex	r3, r2, [r1]
 800790c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800790e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007910:	2b00      	cmp	r3, #0
 8007912:	d1e5      	bne.n	80078e0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007914:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007916:	2220      	movs	r2, #32
 8007918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800791c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800791e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007920:	2b01      	cmp	r3, #1
 8007922:	d119      	bne.n	8007958 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007924:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	330c      	adds	r3, #12
 800792a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	e853 3f00 	ldrex	r3, [r3]
 8007932:	60fb      	str	r3, [r7, #12]
   return(result);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f023 0310 	bic.w	r3, r3, #16
 800793a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800793c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	330c      	adds	r3, #12
 8007942:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007944:	61fa      	str	r2, [r7, #28]
 8007946:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007948:	69b9      	ldr	r1, [r7, #24]
 800794a:	69fa      	ldr	r2, [r7, #28]
 800794c:	e841 2300 	strex	r3, r2, [r1]
 8007950:	617b      	str	r3, [r7, #20]
   return(result);
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d1e5      	bne.n	8007924 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007958:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800795a:	2200      	movs	r2, #0
 800795c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800795e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007962:	2b01      	cmp	r3, #1
 8007964:	d106      	bne.n	8007974 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007966:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007968:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800796a:	4619      	mov	r1, r3
 800796c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800796e:	f7f8 fead 	bl	80006cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007972:	e002      	b.n	800797a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007974:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007976:	f7ff fef5 	bl	8007764 <HAL_UART_RxCpltCallback>
}
 800797a:	bf00      	nop
 800797c:	3770      	adds	r7, #112	@ 0x70
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}

08007982 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007982:	b580      	push	{r7, lr}
 8007984:	b084      	sub	sp, #16
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800798e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2201      	movs	r2, #1
 8007994:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800799a:	2b01      	cmp	r3, #1
 800799c:	d108      	bne.n	80079b0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80079a2:	085b      	lsrs	r3, r3, #1
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	4619      	mov	r1, r3
 80079a8:	68f8      	ldr	r0, [r7, #12]
 80079aa:	f7f8 fe8f 	bl	80006cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80079ae:	e002      	b.n	80079b6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80079b0:	68f8      	ldr	r0, [r7, #12]
 80079b2:	f7ff fee1 	bl	8007778 <HAL_UART_RxHalfCpltCallback>
}
 80079b6:	bf00      	nop
 80079b8:	3710      	adds	r7, #16
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}

080079be <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80079be:	b580      	push	{r7, lr}
 80079c0:	b084      	sub	sp, #16
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80079c6:	2300      	movs	r3, #0
 80079c8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ce:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	695b      	ldr	r3, [r3, #20]
 80079d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079da:	2b80      	cmp	r3, #128	@ 0x80
 80079dc:	bf0c      	ite	eq
 80079de:	2301      	moveq	r3, #1
 80079e0:	2300      	movne	r3, #0
 80079e2:	b2db      	uxtb	r3, r3
 80079e4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	2b21      	cmp	r3, #33	@ 0x21
 80079f0:	d108      	bne.n	8007a04 <UART_DMAError+0x46>
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d005      	beq.n	8007a04 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	2200      	movs	r2, #0
 80079fc:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80079fe:	68b8      	ldr	r0, [r7, #8]
 8007a00:	f000 f8ce 	bl	8007ba0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	695b      	ldr	r3, [r3, #20]
 8007a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a0e:	2b40      	cmp	r3, #64	@ 0x40
 8007a10:	bf0c      	ite	eq
 8007a12:	2301      	moveq	r3, #1
 8007a14:	2300      	movne	r3, #0
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	2b22      	cmp	r3, #34	@ 0x22
 8007a24:	d108      	bne.n	8007a38 <UART_DMAError+0x7a>
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d005      	beq.n	8007a38 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007a32:	68b8      	ldr	r0, [r7, #8]
 8007a34:	f000 f8dc 	bl	8007bf0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a3c:	f043 0210 	orr.w	r2, r3, #16
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a44:	68b8      	ldr	r0, [r7, #8]
 8007a46:	f7ff fea1 	bl	800778c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a4a:	bf00      	nop
 8007a4c:	3710      	adds	r7, #16
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}
	...

08007a54 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b098      	sub	sp, #96	@ 0x60
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	60f8      	str	r0, [r7, #12]
 8007a5c:	60b9      	str	r1, [r7, #8]
 8007a5e:	4613      	mov	r3, r2
 8007a60:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007a62:	68ba      	ldr	r2, [r7, #8]
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	88fa      	ldrh	r2, [r7, #6]
 8007a6c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2200      	movs	r2, #0
 8007a72:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2222      	movs	r2, #34	@ 0x22
 8007a78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a80:	4a44      	ldr	r2, [pc, #272]	@ (8007b94 <UART_Start_Receive_DMA+0x140>)
 8007a82:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a88:	4a43      	ldr	r2, [pc, #268]	@ (8007b98 <UART_Start_Receive_DMA+0x144>)
 8007a8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a90:	4a42      	ldr	r2, [pc, #264]	@ (8007b9c <UART_Start_Receive_DMA+0x148>)
 8007a92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a98:	2200      	movs	r2, #0
 8007a9a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007a9c:	f107 0308 	add.w	r3, r7, #8
 8007aa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	3304      	adds	r3, #4
 8007aac:	4619      	mov	r1, r3
 8007aae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ab0:	681a      	ldr	r2, [r3, #0]
 8007ab2:	88fb      	ldrh	r3, [r7, #6]
 8007ab4:	f7fa fccc 	bl	8002450 <HAL_DMA_Start_IT>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d008      	beq.n	8007ad0 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2210      	movs	r2, #16
 8007ac2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2220      	movs	r2, #32
 8007ac8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007acc:	2301      	movs	r3, #1
 8007ace:	e05d      	b.n	8007b8c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	613b      	str	r3, [r7, #16]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	613b      	str	r3, [r7, #16]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	613b      	str	r3, [r7, #16]
 8007ae4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	691b      	ldr	r3, [r3, #16]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d019      	beq.n	8007b22 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	330c      	adds	r3, #12
 8007af4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007af8:	e853 3f00 	ldrex	r3, [r3]
 8007afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	330c      	adds	r3, #12
 8007b0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b0e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007b10:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b12:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007b14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007b16:	e841 2300 	strex	r3, r2, [r1]
 8007b1a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007b1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d1e5      	bne.n	8007aee <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	3314      	adds	r3, #20
 8007b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b2c:	e853 3f00 	ldrex	r3, [r3]
 8007b30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b34:	f043 0301 	orr.w	r3, r3, #1
 8007b38:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	3314      	adds	r3, #20
 8007b40:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007b42:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007b44:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b46:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007b48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007b4a:	e841 2300 	strex	r3, r2, [r1]
 8007b4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d1e5      	bne.n	8007b22 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	3314      	adds	r3, #20
 8007b5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5e:	69bb      	ldr	r3, [r7, #24]
 8007b60:	e853 3f00 	ldrex	r3, [r3]
 8007b64:	617b      	str	r3, [r7, #20]
   return(result);
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	3314      	adds	r3, #20
 8007b74:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007b76:	627a      	str	r2, [r7, #36]	@ 0x24
 8007b78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b7a:	6a39      	ldr	r1, [r7, #32]
 8007b7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b7e:	e841 2300 	strex	r3, r2, [r1]
 8007b82:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b84:	69fb      	ldr	r3, [r7, #28]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d1e5      	bne.n	8007b56 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3760      	adds	r7, #96	@ 0x60
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}
 8007b94:	08007857 	.word	0x08007857
 8007b98:	08007983 	.word	0x08007983
 8007b9c:	080079bf 	.word	0x080079bf

08007ba0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b089      	sub	sp, #36	@ 0x24
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	330c      	adds	r3, #12
 8007bae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	e853 3f00 	ldrex	r3, [r3]
 8007bb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007bbe:	61fb      	str	r3, [r7, #28]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	330c      	adds	r3, #12
 8007bc6:	69fa      	ldr	r2, [r7, #28]
 8007bc8:	61ba      	str	r2, [r7, #24]
 8007bca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bcc:	6979      	ldr	r1, [r7, #20]
 8007bce:	69ba      	ldr	r2, [r7, #24]
 8007bd0:	e841 2300 	strex	r3, r2, [r1]
 8007bd4:	613b      	str	r3, [r7, #16]
   return(result);
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d1e5      	bne.n	8007ba8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2220      	movs	r2, #32
 8007be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007be4:	bf00      	nop
 8007be6:	3724      	adds	r7, #36	@ 0x24
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b095      	sub	sp, #84	@ 0x54
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	330c      	adds	r3, #12
 8007bfe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c02:	e853 3f00 	ldrex	r3, [r3]
 8007c06:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	330c      	adds	r3, #12
 8007c16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007c18:	643a      	str	r2, [r7, #64]	@ 0x40
 8007c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c1c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c20:	e841 2300 	strex	r3, r2, [r1]
 8007c24:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d1e5      	bne.n	8007bf8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	3314      	adds	r3, #20
 8007c32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c34:	6a3b      	ldr	r3, [r7, #32]
 8007c36:	e853 3f00 	ldrex	r3, [r3]
 8007c3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c3c:	69fb      	ldr	r3, [r7, #28]
 8007c3e:	f023 0301 	bic.w	r3, r3, #1
 8007c42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	3314      	adds	r3, #20
 8007c4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c54:	e841 2300 	strex	r3, r2, [r1]
 8007c58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d1e5      	bne.n	8007c2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	d119      	bne.n	8007c9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	330c      	adds	r3, #12
 8007c6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	e853 3f00 	ldrex	r3, [r3]
 8007c76:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	f023 0310 	bic.w	r3, r3, #16
 8007c7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	330c      	adds	r3, #12
 8007c86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c88:	61ba      	str	r2, [r7, #24]
 8007c8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8c:	6979      	ldr	r1, [r7, #20]
 8007c8e:	69ba      	ldr	r2, [r7, #24]
 8007c90:	e841 2300 	strex	r3, r2, [r1]
 8007c94:	613b      	str	r3, [r7, #16]
   return(result);
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d1e5      	bne.n	8007c68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2220      	movs	r2, #32
 8007ca0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007caa:	bf00      	nop
 8007cac:	3754      	adds	r7, #84	@ 0x54
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr

08007cb6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007cb6:	b580      	push	{r7, lr}
 8007cb8:	b084      	sub	sp, #16
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cc2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007cca:	68f8      	ldr	r0, [r7, #12]
 8007ccc:	f7ff fd5e 	bl	800778c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007cd0:	bf00      	nop
 8007cd2:	3710      	adds	r7, #16
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b085      	sub	sp, #20
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	2b21      	cmp	r3, #33	@ 0x21
 8007cea:	d13e      	bne.n	8007d6a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cf4:	d114      	bne.n	8007d20 <UART_Transmit_IT+0x48>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	691b      	ldr	r3, [r3, #16]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d110      	bne.n	8007d20 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	881b      	ldrh	r3, [r3, #0]
 8007d08:	461a      	mov	r2, r3
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d12:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6a1b      	ldr	r3, [r3, #32]
 8007d18:	1c9a      	adds	r2, r3, #2
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	621a      	str	r2, [r3, #32]
 8007d1e:	e008      	b.n	8007d32 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6a1b      	ldr	r3, [r3, #32]
 8007d24:	1c59      	adds	r1, r3, #1
 8007d26:	687a      	ldr	r2, [r7, #4]
 8007d28:	6211      	str	r1, [r2, #32]
 8007d2a:	781a      	ldrb	r2, [r3, #0]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	3b01      	subs	r3, #1
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	687a      	ldr	r2, [r7, #4]
 8007d3e:	4619      	mov	r1, r3
 8007d40:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d10f      	bne.n	8007d66 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	68da      	ldr	r2, [r3, #12]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007d54:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	68da      	ldr	r2, [r3, #12]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d64:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007d66:	2300      	movs	r3, #0
 8007d68:	e000      	b.n	8007d6c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007d6a:	2302      	movs	r3, #2
  }
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3714      	adds	r7, #20
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr

08007d78 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b082      	sub	sp, #8
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	68da      	ldr	r2, [r3, #12]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d8e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2220      	movs	r2, #32
 8007d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f7f8 fe5f 	bl	8000a5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3708      	adds	r7, #8
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b08c      	sub	sp, #48	@ 0x30
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007db0:	2300      	movs	r3, #0
 8007db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007db4:	2300      	movs	r3, #0
 8007db6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	2b22      	cmp	r3, #34	@ 0x22
 8007dc2:	f040 80aa 	bne.w	8007f1a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dce:	d115      	bne.n	8007dfc <UART_Receive_IT+0x54>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	691b      	ldr	r3, [r3, #16]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d111      	bne.n	8007dfc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dea:	b29a      	uxth	r2, r3
 8007dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007df4:	1c9a      	adds	r2, r3, #2
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	629a      	str	r2, [r3, #40]	@ 0x28
 8007dfa:	e024      	b.n	8007e46 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e0a:	d007      	beq.n	8007e1c <UART_Receive_IT+0x74>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d10a      	bne.n	8007e2a <UART_Receive_IT+0x82>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	691b      	ldr	r3, [r3, #16]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d106      	bne.n	8007e2a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	b2da      	uxtb	r2, r3
 8007e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e26:	701a      	strb	r2, [r3, #0]
 8007e28:	e008      	b.n	8007e3c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e36:	b2da      	uxtb	r2, r3
 8007e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e3a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e40:	1c5a      	adds	r2, r3, #1
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007e4a:	b29b      	uxth	r3, r3
 8007e4c:	3b01      	subs	r3, #1
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	4619      	mov	r1, r3
 8007e54:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d15d      	bne.n	8007f16 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	68da      	ldr	r2, [r3, #12]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f022 0220 	bic.w	r2, r2, #32
 8007e68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	68da      	ldr	r2, [r3, #12]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007e78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	695a      	ldr	r2, [r3, #20]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f022 0201 	bic.w	r2, r2, #1
 8007e88:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2220      	movs	r2, #32
 8007e8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d135      	bne.n	8007f0c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	330c      	adds	r3, #12
 8007eac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	e853 3f00 	ldrex	r3, [r3]
 8007eb4:	613b      	str	r3, [r7, #16]
   return(result);
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	f023 0310 	bic.w	r3, r3, #16
 8007ebc:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	330c      	adds	r3, #12
 8007ec4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ec6:	623a      	str	r2, [r7, #32]
 8007ec8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eca:	69f9      	ldr	r1, [r7, #28]
 8007ecc:	6a3a      	ldr	r2, [r7, #32]
 8007ece:	e841 2300 	strex	r3, r2, [r1]
 8007ed2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ed4:	69bb      	ldr	r3, [r7, #24]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d1e5      	bne.n	8007ea6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f003 0310 	and.w	r3, r3, #16
 8007ee4:	2b10      	cmp	r3, #16
 8007ee6:	d10a      	bne.n	8007efe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007ee8:	2300      	movs	r3, #0
 8007eea:	60fb      	str	r3, [r7, #12]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	60fb      	str	r3, [r7, #12]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	60fb      	str	r3, [r7, #12]
 8007efc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007f02:	4619      	mov	r1, r3
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f7f8 fbe1 	bl	80006cc <HAL_UARTEx_RxEventCallback>
 8007f0a:	e002      	b.n	8007f12 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f7ff fc29 	bl	8007764 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007f12:	2300      	movs	r3, #0
 8007f14:	e002      	b.n	8007f1c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007f16:	2300      	movs	r3, #0
 8007f18:	e000      	b.n	8007f1c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007f1a:	2302      	movs	r3, #2
  }
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3730      	adds	r7, #48	@ 0x30
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}

08007f24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f28:	b0c0      	sub	sp, #256	@ 0x100
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	691b      	ldr	r3, [r3, #16]
 8007f38:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f40:	68d9      	ldr	r1, [r3, #12]
 8007f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f46:	681a      	ldr	r2, [r3, #0]
 8007f48:	ea40 0301 	orr.w	r3, r0, r1
 8007f4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f52:	689a      	ldr	r2, [r3, #8]
 8007f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f58:	691b      	ldr	r3, [r3, #16]
 8007f5a:	431a      	orrs	r2, r3
 8007f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f60:	695b      	ldr	r3, [r3, #20]
 8007f62:	431a      	orrs	r2, r3
 8007f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f68:	69db      	ldr	r3, [r3, #28]
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	68db      	ldr	r3, [r3, #12]
 8007f78:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007f7c:	f021 010c 	bic.w	r1, r1, #12
 8007f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f84:	681a      	ldr	r2, [r3, #0]
 8007f86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007f8a:	430b      	orrs	r3, r1
 8007f8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	695b      	ldr	r3, [r3, #20]
 8007f96:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f9e:	6999      	ldr	r1, [r3, #24]
 8007fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fa4:	681a      	ldr	r2, [r3, #0]
 8007fa6:	ea40 0301 	orr.w	r3, r0, r1
 8007faa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fb0:	681a      	ldr	r2, [r3, #0]
 8007fb2:	4b8f      	ldr	r3, [pc, #572]	@ (80081f0 <UART_SetConfig+0x2cc>)
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d005      	beq.n	8007fc4 <UART_SetConfig+0xa0>
 8007fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fbc:	681a      	ldr	r2, [r3, #0]
 8007fbe:	4b8d      	ldr	r3, [pc, #564]	@ (80081f4 <UART_SetConfig+0x2d0>)
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d104      	bne.n	8007fce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007fc4:	f7fd fe5a 	bl	8005c7c <HAL_RCC_GetPCLK2Freq>
 8007fc8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007fcc:	e003      	b.n	8007fd6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007fce:	f7fd fe41 	bl	8005c54 <HAL_RCC_GetPCLK1Freq>
 8007fd2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fda:	69db      	ldr	r3, [r3, #28]
 8007fdc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fe0:	f040 810c 	bne.w	80081fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007fe4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fe8:	2200      	movs	r2, #0
 8007fea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007fee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007ff2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007ff6:	4622      	mov	r2, r4
 8007ff8:	462b      	mov	r3, r5
 8007ffa:	1891      	adds	r1, r2, r2
 8007ffc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007ffe:	415b      	adcs	r3, r3
 8008000:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008002:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008006:	4621      	mov	r1, r4
 8008008:	eb12 0801 	adds.w	r8, r2, r1
 800800c:	4629      	mov	r1, r5
 800800e:	eb43 0901 	adc.w	r9, r3, r1
 8008012:	f04f 0200 	mov.w	r2, #0
 8008016:	f04f 0300 	mov.w	r3, #0
 800801a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800801e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008022:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008026:	4690      	mov	r8, r2
 8008028:	4699      	mov	r9, r3
 800802a:	4623      	mov	r3, r4
 800802c:	eb18 0303 	adds.w	r3, r8, r3
 8008030:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008034:	462b      	mov	r3, r5
 8008036:	eb49 0303 	adc.w	r3, r9, r3
 800803a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800803e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	2200      	movs	r2, #0
 8008046:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800804a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800804e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008052:	460b      	mov	r3, r1
 8008054:	18db      	adds	r3, r3, r3
 8008056:	653b      	str	r3, [r7, #80]	@ 0x50
 8008058:	4613      	mov	r3, r2
 800805a:	eb42 0303 	adc.w	r3, r2, r3
 800805e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008060:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008064:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008068:	f7f8 f8b2 	bl	80001d0 <__aeabi_uldivmod>
 800806c:	4602      	mov	r2, r0
 800806e:	460b      	mov	r3, r1
 8008070:	4b61      	ldr	r3, [pc, #388]	@ (80081f8 <UART_SetConfig+0x2d4>)
 8008072:	fba3 2302 	umull	r2, r3, r3, r2
 8008076:	095b      	lsrs	r3, r3, #5
 8008078:	011c      	lsls	r4, r3, #4
 800807a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800807e:	2200      	movs	r2, #0
 8008080:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008084:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008088:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800808c:	4642      	mov	r2, r8
 800808e:	464b      	mov	r3, r9
 8008090:	1891      	adds	r1, r2, r2
 8008092:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008094:	415b      	adcs	r3, r3
 8008096:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008098:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800809c:	4641      	mov	r1, r8
 800809e:	eb12 0a01 	adds.w	sl, r2, r1
 80080a2:	4649      	mov	r1, r9
 80080a4:	eb43 0b01 	adc.w	fp, r3, r1
 80080a8:	f04f 0200 	mov.w	r2, #0
 80080ac:	f04f 0300 	mov.w	r3, #0
 80080b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80080b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80080b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80080bc:	4692      	mov	sl, r2
 80080be:	469b      	mov	fp, r3
 80080c0:	4643      	mov	r3, r8
 80080c2:	eb1a 0303 	adds.w	r3, sl, r3
 80080c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80080ca:	464b      	mov	r3, r9
 80080cc:	eb4b 0303 	adc.w	r3, fp, r3
 80080d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80080d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080d8:	685b      	ldr	r3, [r3, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80080e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80080e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80080e8:	460b      	mov	r3, r1
 80080ea:	18db      	adds	r3, r3, r3
 80080ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80080ee:	4613      	mov	r3, r2
 80080f0:	eb42 0303 	adc.w	r3, r2, r3
 80080f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80080f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80080fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80080fe:	f7f8 f867 	bl	80001d0 <__aeabi_uldivmod>
 8008102:	4602      	mov	r2, r0
 8008104:	460b      	mov	r3, r1
 8008106:	4611      	mov	r1, r2
 8008108:	4b3b      	ldr	r3, [pc, #236]	@ (80081f8 <UART_SetConfig+0x2d4>)
 800810a:	fba3 2301 	umull	r2, r3, r3, r1
 800810e:	095b      	lsrs	r3, r3, #5
 8008110:	2264      	movs	r2, #100	@ 0x64
 8008112:	fb02 f303 	mul.w	r3, r2, r3
 8008116:	1acb      	subs	r3, r1, r3
 8008118:	00db      	lsls	r3, r3, #3
 800811a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800811e:	4b36      	ldr	r3, [pc, #216]	@ (80081f8 <UART_SetConfig+0x2d4>)
 8008120:	fba3 2302 	umull	r2, r3, r3, r2
 8008124:	095b      	lsrs	r3, r3, #5
 8008126:	005b      	lsls	r3, r3, #1
 8008128:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800812c:	441c      	add	r4, r3
 800812e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008132:	2200      	movs	r2, #0
 8008134:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008138:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800813c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008140:	4642      	mov	r2, r8
 8008142:	464b      	mov	r3, r9
 8008144:	1891      	adds	r1, r2, r2
 8008146:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008148:	415b      	adcs	r3, r3
 800814a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800814c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008150:	4641      	mov	r1, r8
 8008152:	1851      	adds	r1, r2, r1
 8008154:	6339      	str	r1, [r7, #48]	@ 0x30
 8008156:	4649      	mov	r1, r9
 8008158:	414b      	adcs	r3, r1
 800815a:	637b      	str	r3, [r7, #52]	@ 0x34
 800815c:	f04f 0200 	mov.w	r2, #0
 8008160:	f04f 0300 	mov.w	r3, #0
 8008164:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008168:	4659      	mov	r1, fp
 800816a:	00cb      	lsls	r3, r1, #3
 800816c:	4651      	mov	r1, sl
 800816e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008172:	4651      	mov	r1, sl
 8008174:	00ca      	lsls	r2, r1, #3
 8008176:	4610      	mov	r0, r2
 8008178:	4619      	mov	r1, r3
 800817a:	4603      	mov	r3, r0
 800817c:	4642      	mov	r2, r8
 800817e:	189b      	adds	r3, r3, r2
 8008180:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008184:	464b      	mov	r3, r9
 8008186:	460a      	mov	r2, r1
 8008188:	eb42 0303 	adc.w	r3, r2, r3
 800818c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	2200      	movs	r2, #0
 8008198:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800819c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80081a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80081a4:	460b      	mov	r3, r1
 80081a6:	18db      	adds	r3, r3, r3
 80081a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081aa:	4613      	mov	r3, r2
 80081ac:	eb42 0303 	adc.w	r3, r2, r3
 80081b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80081b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80081ba:	f7f8 f809 	bl	80001d0 <__aeabi_uldivmod>
 80081be:	4602      	mov	r2, r0
 80081c0:	460b      	mov	r3, r1
 80081c2:	4b0d      	ldr	r3, [pc, #52]	@ (80081f8 <UART_SetConfig+0x2d4>)
 80081c4:	fba3 1302 	umull	r1, r3, r3, r2
 80081c8:	095b      	lsrs	r3, r3, #5
 80081ca:	2164      	movs	r1, #100	@ 0x64
 80081cc:	fb01 f303 	mul.w	r3, r1, r3
 80081d0:	1ad3      	subs	r3, r2, r3
 80081d2:	00db      	lsls	r3, r3, #3
 80081d4:	3332      	adds	r3, #50	@ 0x32
 80081d6:	4a08      	ldr	r2, [pc, #32]	@ (80081f8 <UART_SetConfig+0x2d4>)
 80081d8:	fba2 2303 	umull	r2, r3, r2, r3
 80081dc:	095b      	lsrs	r3, r3, #5
 80081de:	f003 0207 	and.w	r2, r3, #7
 80081e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4422      	add	r2, r4
 80081ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80081ec:	e106      	b.n	80083fc <UART_SetConfig+0x4d8>
 80081ee:	bf00      	nop
 80081f0:	40011000 	.word	0x40011000
 80081f4:	40011400 	.word	0x40011400
 80081f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80081fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008200:	2200      	movs	r2, #0
 8008202:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008206:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800820a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800820e:	4642      	mov	r2, r8
 8008210:	464b      	mov	r3, r9
 8008212:	1891      	adds	r1, r2, r2
 8008214:	6239      	str	r1, [r7, #32]
 8008216:	415b      	adcs	r3, r3
 8008218:	627b      	str	r3, [r7, #36]	@ 0x24
 800821a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800821e:	4641      	mov	r1, r8
 8008220:	1854      	adds	r4, r2, r1
 8008222:	4649      	mov	r1, r9
 8008224:	eb43 0501 	adc.w	r5, r3, r1
 8008228:	f04f 0200 	mov.w	r2, #0
 800822c:	f04f 0300 	mov.w	r3, #0
 8008230:	00eb      	lsls	r3, r5, #3
 8008232:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008236:	00e2      	lsls	r2, r4, #3
 8008238:	4614      	mov	r4, r2
 800823a:	461d      	mov	r5, r3
 800823c:	4643      	mov	r3, r8
 800823e:	18e3      	adds	r3, r4, r3
 8008240:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008244:	464b      	mov	r3, r9
 8008246:	eb45 0303 	adc.w	r3, r5, r3
 800824a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800824e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	2200      	movs	r2, #0
 8008256:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800825a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800825e:	f04f 0200 	mov.w	r2, #0
 8008262:	f04f 0300 	mov.w	r3, #0
 8008266:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800826a:	4629      	mov	r1, r5
 800826c:	008b      	lsls	r3, r1, #2
 800826e:	4621      	mov	r1, r4
 8008270:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008274:	4621      	mov	r1, r4
 8008276:	008a      	lsls	r2, r1, #2
 8008278:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800827c:	f7f7 ffa8 	bl	80001d0 <__aeabi_uldivmod>
 8008280:	4602      	mov	r2, r0
 8008282:	460b      	mov	r3, r1
 8008284:	4b60      	ldr	r3, [pc, #384]	@ (8008408 <UART_SetConfig+0x4e4>)
 8008286:	fba3 2302 	umull	r2, r3, r3, r2
 800828a:	095b      	lsrs	r3, r3, #5
 800828c:	011c      	lsls	r4, r3, #4
 800828e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008292:	2200      	movs	r2, #0
 8008294:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008298:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800829c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80082a0:	4642      	mov	r2, r8
 80082a2:	464b      	mov	r3, r9
 80082a4:	1891      	adds	r1, r2, r2
 80082a6:	61b9      	str	r1, [r7, #24]
 80082a8:	415b      	adcs	r3, r3
 80082aa:	61fb      	str	r3, [r7, #28]
 80082ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80082b0:	4641      	mov	r1, r8
 80082b2:	1851      	adds	r1, r2, r1
 80082b4:	6139      	str	r1, [r7, #16]
 80082b6:	4649      	mov	r1, r9
 80082b8:	414b      	adcs	r3, r1
 80082ba:	617b      	str	r3, [r7, #20]
 80082bc:	f04f 0200 	mov.w	r2, #0
 80082c0:	f04f 0300 	mov.w	r3, #0
 80082c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80082c8:	4659      	mov	r1, fp
 80082ca:	00cb      	lsls	r3, r1, #3
 80082cc:	4651      	mov	r1, sl
 80082ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80082d2:	4651      	mov	r1, sl
 80082d4:	00ca      	lsls	r2, r1, #3
 80082d6:	4610      	mov	r0, r2
 80082d8:	4619      	mov	r1, r3
 80082da:	4603      	mov	r3, r0
 80082dc:	4642      	mov	r2, r8
 80082de:	189b      	adds	r3, r3, r2
 80082e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80082e4:	464b      	mov	r3, r9
 80082e6:	460a      	mov	r2, r1
 80082e8:	eb42 0303 	adc.w	r3, r2, r3
 80082ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80082f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	2200      	movs	r2, #0
 80082f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80082fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80082fc:	f04f 0200 	mov.w	r2, #0
 8008300:	f04f 0300 	mov.w	r3, #0
 8008304:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008308:	4649      	mov	r1, r9
 800830a:	008b      	lsls	r3, r1, #2
 800830c:	4641      	mov	r1, r8
 800830e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008312:	4641      	mov	r1, r8
 8008314:	008a      	lsls	r2, r1, #2
 8008316:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800831a:	f7f7 ff59 	bl	80001d0 <__aeabi_uldivmod>
 800831e:	4602      	mov	r2, r0
 8008320:	460b      	mov	r3, r1
 8008322:	4611      	mov	r1, r2
 8008324:	4b38      	ldr	r3, [pc, #224]	@ (8008408 <UART_SetConfig+0x4e4>)
 8008326:	fba3 2301 	umull	r2, r3, r3, r1
 800832a:	095b      	lsrs	r3, r3, #5
 800832c:	2264      	movs	r2, #100	@ 0x64
 800832e:	fb02 f303 	mul.w	r3, r2, r3
 8008332:	1acb      	subs	r3, r1, r3
 8008334:	011b      	lsls	r3, r3, #4
 8008336:	3332      	adds	r3, #50	@ 0x32
 8008338:	4a33      	ldr	r2, [pc, #204]	@ (8008408 <UART_SetConfig+0x4e4>)
 800833a:	fba2 2303 	umull	r2, r3, r2, r3
 800833e:	095b      	lsrs	r3, r3, #5
 8008340:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008344:	441c      	add	r4, r3
 8008346:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800834a:	2200      	movs	r2, #0
 800834c:	673b      	str	r3, [r7, #112]	@ 0x70
 800834e:	677a      	str	r2, [r7, #116]	@ 0x74
 8008350:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008354:	4642      	mov	r2, r8
 8008356:	464b      	mov	r3, r9
 8008358:	1891      	adds	r1, r2, r2
 800835a:	60b9      	str	r1, [r7, #8]
 800835c:	415b      	adcs	r3, r3
 800835e:	60fb      	str	r3, [r7, #12]
 8008360:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008364:	4641      	mov	r1, r8
 8008366:	1851      	adds	r1, r2, r1
 8008368:	6039      	str	r1, [r7, #0]
 800836a:	4649      	mov	r1, r9
 800836c:	414b      	adcs	r3, r1
 800836e:	607b      	str	r3, [r7, #4]
 8008370:	f04f 0200 	mov.w	r2, #0
 8008374:	f04f 0300 	mov.w	r3, #0
 8008378:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800837c:	4659      	mov	r1, fp
 800837e:	00cb      	lsls	r3, r1, #3
 8008380:	4651      	mov	r1, sl
 8008382:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008386:	4651      	mov	r1, sl
 8008388:	00ca      	lsls	r2, r1, #3
 800838a:	4610      	mov	r0, r2
 800838c:	4619      	mov	r1, r3
 800838e:	4603      	mov	r3, r0
 8008390:	4642      	mov	r2, r8
 8008392:	189b      	adds	r3, r3, r2
 8008394:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008396:	464b      	mov	r3, r9
 8008398:	460a      	mov	r2, r1
 800839a:	eb42 0303 	adc.w	r3, r2, r3
 800839e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80083a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80083aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80083ac:	f04f 0200 	mov.w	r2, #0
 80083b0:	f04f 0300 	mov.w	r3, #0
 80083b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80083b8:	4649      	mov	r1, r9
 80083ba:	008b      	lsls	r3, r1, #2
 80083bc:	4641      	mov	r1, r8
 80083be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80083c2:	4641      	mov	r1, r8
 80083c4:	008a      	lsls	r2, r1, #2
 80083c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80083ca:	f7f7 ff01 	bl	80001d0 <__aeabi_uldivmod>
 80083ce:	4602      	mov	r2, r0
 80083d0:	460b      	mov	r3, r1
 80083d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008408 <UART_SetConfig+0x4e4>)
 80083d4:	fba3 1302 	umull	r1, r3, r3, r2
 80083d8:	095b      	lsrs	r3, r3, #5
 80083da:	2164      	movs	r1, #100	@ 0x64
 80083dc:	fb01 f303 	mul.w	r3, r1, r3
 80083e0:	1ad3      	subs	r3, r2, r3
 80083e2:	011b      	lsls	r3, r3, #4
 80083e4:	3332      	adds	r3, #50	@ 0x32
 80083e6:	4a08      	ldr	r2, [pc, #32]	@ (8008408 <UART_SetConfig+0x4e4>)
 80083e8:	fba2 2303 	umull	r2, r3, r2, r3
 80083ec:	095b      	lsrs	r3, r3, #5
 80083ee:	f003 020f 	and.w	r2, r3, #15
 80083f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4422      	add	r2, r4
 80083fa:	609a      	str	r2, [r3, #8]
}
 80083fc:	bf00      	nop
 80083fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008402:	46bd      	mov	sp, r7
 8008404:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008408:	51eb851f 	.word	0x51eb851f

0800840c <_ZN8DwinDgusC1EP20__UART_HandleTypeDefP19__DMA_HandleTypeDef>:
#define CMD_HEAD1           0x5A
#define CMD_HEAD2           0xA5
#define CMD_WRITE           0x82
#define CMD_READ            0x83

DwinDgus::DwinDgus(UART_HandleTypeDef *huartx,DMA_HandleTypeDef *hdma_usartx_rx)
 800840c:	b580      	push	{r7, lr}
 800840e:	b084      	sub	sp, #16
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	607a      	str	r2, [r7, #4]
    : _huart(huartx), _hdma_rx(hdma_usartx_rx)
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	68ba      	ldr	r2, [r7, #8]
 800841c:	601a      	str	r2, [r3, #0]
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	687a      	ldr	r2, [r7, #4]
 8008422:	605a      	str	r2, [r3, #4]
 8008424:	68f9      	ldr	r1, [r7, #12]
 8008426:	f04f 0200 	mov.w	r2, #0
 800842a:	f04f 0300 	mov.w	r3, #0
 800842e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2200      	movs	r2, #0
 8008436:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2200      	movs	r2, #0
 800843e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2200      	movs	r2, #0
 8008446:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
{
	HAL_UARTEx_ReceiveToIdle_DMA(this->_huart,this->RxData, 32);
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	6818      	ldr	r0, [r3, #0]
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	3308      	adds	r3, #8
 8008452:	2220      	movs	r2, #32
 8008454:	4619      	mov	r1, r3
 8008456:	f7fe fe77 	bl	8007148 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(this->_hdma_rx,DMA_IT_HT);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f022 0208 	bic.w	r2, r2, #8
 800846c:	601a      	str	r2, [r3, #0]

}
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	4618      	mov	r0, r3
 8008472:	3710      	adds	r7, #16
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}

08008478 <_ZN8DwinDgus18set_pos_from_valueEtt>:

#define BASE_VALUE 0x1000


void DwinDgus::set_pos_from_value(uint16_t add,uint16_t data)
{
 8008478:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800847c:	b088      	sub	sp, #32
 800847e:	af00      	add	r7, sp, #0
 8008480:	6178      	str	r0, [r7, #20]
 8008482:	460b      	mov	r3, r1
 8008484:	827b      	strh	r3, [r7, #18]
 8008486:	4613      	mov	r3, r2
 8008488:	823b      	strh	r3, [r7, #16]
	uint16_t index = (add - 0x1000) >> 2;
 800848a:	8a7b      	ldrh	r3, [r7, #18]
 800848c:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8008490:	109b      	asrs	r3, r3, #2
 8008492:	83fb      	strh	r3, [r7, #30]
	if (index > Count_Point ) return;
 8008494:	8bfb      	ldrh	r3, [r7, #30]
 8008496:	2b25      	cmp	r3, #37	@ 0x25
 8008498:	d84c      	bhi.n	8008534 <_ZN8DwinDgus18set_pos_from_valueEtt+0xbc>
	if (data){
 800849a:	8a3b      	ldrh	r3, [r7, #16]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d023      	beq.n	80084e8 <_ZN8DwinDgus18set_pos_from_valueEtt+0x70>
		this->pos_state |= (1ULL << index);
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80084a6:	8bf9      	ldrh	r1, [r7, #30]
 80084a8:	f04f 0201 	mov.w	r2, #1
 80084ac:	f04f 0300 	mov.w	r3, #0
 80084b0:	f1a1 0620 	sub.w	r6, r1, #32
 80084b4:	f1c1 0020 	rsb	r0, r1, #32
 80084b8:	fa03 f901 	lsl.w	r9, r3, r1
 80084bc:	fa02 f606 	lsl.w	r6, r2, r6
 80084c0:	ea49 0906 	orr.w	r9, r9, r6
 80084c4:	fa22 f000 	lsr.w	r0, r2, r0
 80084c8:	ea49 0900 	orr.w	r9, r9, r0
 80084cc:	fa02 f801 	lsl.w	r8, r2, r1
 80084d0:	ea44 0308 	orr.w	r3, r4, r8
 80084d4:	60bb      	str	r3, [r7, #8]
 80084d6:	ea45 0309 	orr.w	r3, r5, r9
 80084da:	60fb      	str	r3, [r7, #12]
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80084e2:	e9c3 120c 	strd	r1, r2, [r3, #48]	@ 0x30
 80084e6:	e026      	b.n	8008536 <_ZN8DwinDgus18set_pos_from_valueEtt+0xbe>
	}
	else {
		this->pos_state &= ~(1ULL << index);
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	@ 0x30
 80084ee:	8bf9      	ldrh	r1, [r7, #30]
 80084f0:	f04f 0201 	mov.w	r2, #1
 80084f4:	f04f 0300 	mov.w	r3, #0
 80084f8:	f1a1 0620 	sub.w	r6, r1, #32
 80084fc:	f1c1 0020 	rsb	r0, r1, #32
 8008500:	fa03 f501 	lsl.w	r5, r3, r1
 8008504:	fa02 f606 	lsl.w	r6, r2, r6
 8008508:	4335      	orrs	r5, r6
 800850a:	fa22 f000 	lsr.w	r0, r2, r0
 800850e:	4305      	orrs	r5, r0
 8008510:	fa02 f401 	lsl.w	r4, r2, r1
 8008514:	ea6f 0a04 	mvn.w	sl, r4
 8008518:	ea6f 0b05 	mvn.w	fp, r5
 800851c:	ea08 030a 	and.w	r3, r8, sl
 8008520:	603b      	str	r3, [r7, #0]
 8008522:	ea09 030b 	and.w	r3, r9, fp
 8008526:	607b      	str	r3, [r7, #4]
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800852e:	e9c3 120c 	strd	r1, r2, [r3, #48]	@ 0x30
 8008532:	e000      	b.n	8008536 <_ZN8DwinDgus18set_pos_from_valueEtt+0xbe>
	if (index > Count_Point ) return;
 8008534:	bf00      	nop
	}

}
 8008536:	3720      	adds	r7, #32
 8008538:	46bd      	mov	sp, r7
 800853a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800853e:	4770      	bx	lr

08008540 <_ZN8DwinDgus13CMD_READ_FuncEv>:

void DwinDgus::CMD_READ_Func(){
 8008540:	b580      	push	{r7, lr}
 8008542:	b084      	sub	sp, #16
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
	if(this->RxData[2]==0x06){
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	7a9b      	ldrb	r3, [r3, #10]
 800854c:	2b06      	cmp	r3, #6
 800854e:	d147      	bne.n	80085e0 <_ZN8DwinDgus13CMD_READ_FuncEv+0xa0>
		uint16_t Add=this->RxData[4]<<8|this->RxData[5];
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	7b1b      	ldrb	r3, [r3, #12]
 8008554:	021b      	lsls	r3, r3, #8
 8008556:	b21a      	sxth	r2, r3
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	7b5b      	ldrb	r3, [r3, #13]
 800855c:	b21b      	sxth	r3, r3
 800855e:	4313      	orrs	r3, r2
 8008560:	b21b      	sxth	r3, r3
 8008562:	81fb      	strh	r3, [r7, #14]
		uint16_t Data=this->RxData[8];
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	7c1b      	ldrb	r3, [r3, #16]
 8008568:	81bb      	strh	r3, [r7, #12]
		if ((Add >=BASE_VALUE)&&(Add != Add_Send)){
 800856a:	89fb      	ldrh	r3, [r7, #14]
 800856c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008570:	d326      	bcc.n	80085c0 <_ZN8DwinDgus13CMD_READ_FuncEv+0x80>
 8008572:	89fb      	ldrh	r3, [r7, #14]
 8008574:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 8008578:	d022      	beq.n	80085c0 <_ZN8DwinDgus13CMD_READ_FuncEv+0x80>
			if (Data) this->point_count_new++;
 800857a:	89bb      	ldrh	r3, [r7, #12]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d008      	beq.n	8008592 <_ZN8DwinDgus13CMD_READ_FuncEv+0x52>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8008586:	3301      	adds	r3, #1
 8008588:	b2da      	uxtb	r2, r3
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8008590:	e00f      	b.n	80085b2 <_ZN8DwinDgus13CMD_READ_FuncEv+0x72>
			else {
				this->point_count_old-=2;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8008598:	3b02      	subs	r3, #2
 800859a:	b2da      	uxtb	r2, r3
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
				this->point_count_new--;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80085a8:	3b01      	subs	r3, #1
 80085aa:	b2da      	uxtb	r2, r3
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
			}
			set_pos_from_value(Add,Data);
 80085b2:	89ba      	ldrh	r2, [r7, #12]
 80085b4:	89fb      	ldrh	r3, [r7, #14]
 80085b6:	4619      	mov	r1, r3
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f7ff ff5d 	bl	8008478 <_ZN8DwinDgus18set_pos_from_valueEtt>
		else if (Add==Add_Send){
			this->point_count_new++;
			this->Flag_send=true;
		}
	}
}
 80085be:	e00f      	b.n	80085e0 <_ZN8DwinDgus13CMD_READ_FuncEv+0xa0>
		else if (Add==Add_Send){
 80085c0:	89fb      	ldrh	r3, [r7, #14]
 80085c2:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 80085c6:	d10b      	bne.n	80085e0 <_ZN8DwinDgus13CMD_READ_FuncEv+0xa0>
			this->point_count_new++;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80085ce:	3301      	adds	r3, #1
 80085d0:	b2da      	uxtb	r2, r3
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
			this->Flag_send=true;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2201      	movs	r2, #1
 80085dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
}
 80085e0:	bf00      	nop
 80085e2:	3710      	adds	r7, #16
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}

080085e8 <_ZN8DwinDgus22handled_data_interruptEv>:


void DwinDgus::handled_data_interrupt(){
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b082      	sub	sp, #8
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
	this->point_count_old++;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80085f6:	3301      	adds	r3, #1
 80085f8:	b2da      	uxtb	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
	if ((this->RxData[0]==CMD_HEAD1)&&(this->RxData[1]==CMD_HEAD2)){
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	7a1b      	ldrb	r3, [r3, #8]
 8008604:	2b5a      	cmp	r3, #90	@ 0x5a
 8008606:	d10f      	bne.n	8008628 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	7a5b      	ldrb	r3, [r3, #9]
 800860c:	2ba5      	cmp	r3, #165	@ 0xa5
 800860e:	d10b      	bne.n	8008628 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
		switch(this->RxData[3]){
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	7adb      	ldrb	r3, [r3, #11]
 8008614:	2b82      	cmp	r3, #130	@ 0x82
 8008616:	d006      	beq.n	8008626 <_ZN8DwinDgus22handled_data_interruptEv+0x3e>
 8008618:	2b83      	cmp	r3, #131	@ 0x83
 800861a:	d000      	beq.n	800861e <_ZN8DwinDgus22handled_data_interruptEv+0x36>
		case CMD_READ:
			CMD_READ_Func();
			break;
		}
	}
}
 800861c:	e004      	b.n	8008628 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
			CMD_READ_Func();
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f7ff ff8e 	bl	8008540 <_ZN8DwinDgus13CMD_READ_FuncEv>
			break;
 8008624:	e000      	b.n	8008628 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
			break;
 8008626:	bf00      	nop
}
 8008628:	bf00      	nop
 800862a:	3708      	adds	r7, #8
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <_ZN8DwinDgus7beepHMIEv>:

void DwinDgus::beepHMI() {
 8008630:	b580      	push	{r7, lr}
 8008632:	b082      	sub	sp, #8
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
    _sendBuffer[0] = 0x5A;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	225a      	movs	r2, #90	@ 0x5a
 800863c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    _sendBuffer[1] = 0xA5;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	22a5      	movs	r2, #165	@ 0xa5
 8008644:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    _sendBuffer[2] = 0x05;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2205      	movs	r2, #5
 800864c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    _sendBuffer[3] = 0x82;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2282      	movs	r2, #130	@ 0x82
 8008654:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    _sendBuffer[4] = 0x00;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2200      	movs	r2, #0
 800865c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    _sendBuffer[5] = 0xA0;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	22a0      	movs	r2, #160	@ 0xa0
 8008664:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    _sendBuffer[6] = 0x00;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2200      	movs	r2, #0
 800866c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    _sendBuffer[7] = 0x7D;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	227d      	movs	r2, #125	@ 0x7d
 8008674:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    HAL_UART_Transmit_DMA(this->_huart, _sendBuffer, 8);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6818      	ldr	r0, [r3, #0]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	3328      	adds	r3, #40	@ 0x28
 8008680:	2208      	movs	r2, #8
 8008682:	4619      	mov	r1, r3
 8008684:	f7fe fce4 	bl	8007050 <HAL_UART_Transmit_DMA>

}
 8008688:	bf00      	nop
 800868a:	3708      	adds	r7, #8
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}

08008690 <_ZN8DwinDgus5setVPEtt>:

void DwinDgus::setVP(uint16_t address, uint16_t data) {
 8008690:	b580      	push	{r7, lr}
 8008692:	b082      	sub	sp, #8
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	460b      	mov	r3, r1
 800869a:	807b      	strh	r3, [r7, #2]
 800869c:	4613      	mov	r3, r2
 800869e:	803b      	strh	r3, [r7, #0]
    _sendBuffer[0] = CMD_HEAD1;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	225a      	movs	r2, #90	@ 0x5a
 80086a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    _sendBuffer[1] = CMD_HEAD2;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	22a5      	movs	r2, #165	@ 0xa5
 80086ac:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    _sendBuffer[2] = 0x05;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2205      	movs	r2, #5
 80086b4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    _sendBuffer[3] = CMD_WRITE;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2282      	movs	r2, #130	@ 0x82
 80086bc:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    _sendBuffer[4] = (address >> 8) & 0xFF;
 80086c0:	887b      	ldrh	r3, [r7, #2]
 80086c2:	0a1b      	lsrs	r3, r3, #8
 80086c4:	b29b      	uxth	r3, r3
 80086c6:	b2da      	uxtb	r2, r3
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    _sendBuffer[5] = address & 0xFF;
 80086ce:	887b      	ldrh	r3, [r7, #2]
 80086d0:	b2da      	uxtb	r2, r3
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    _sendBuffer[6] = (data >> 8) & 0xFF;
 80086d8:	883b      	ldrh	r3, [r7, #0]
 80086da:	0a1b      	lsrs	r3, r3, #8
 80086dc:	b29b      	uxth	r3, r3
 80086de:	b2da      	uxtb	r2, r3
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    _sendBuffer[7] = data & 0xFF;
 80086e6:	883b      	ldrh	r3, [r7, #0]
 80086e8:	b2da      	uxtb	r2, r3
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    HAL_UART_Transmit_DMA(this->_huart, _sendBuffer, 8);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6818      	ldr	r0, [r3, #0]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	3328      	adds	r3, #40	@ 0x28
 80086f8:	2208      	movs	r2, #8
 80086fa:	4619      	mov	r1, r3
 80086fc:	f7fe fca8 	bl	8007050 <HAL_UART_Transmit_DMA>

}
 8008700:	bf00      	nop
 8008702:	3708      	adds	r7, #8
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <_ZN4STEP10update_ISREv>:
 */


#include "STEP.h"

void STEP::update_ISR(){
 8008708:	b580      	push	{r7, lr}
 800870a:	b082      	sub	sp, #8
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
    if(step_period_us == 0) return;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008714:	2b00      	cmp	r3, #0
 8008716:	bf0c      	ite	eq
 8008718:	2301      	moveq	r3, #1
 800871a:	2300      	movne	r3, #0
 800871c:	b2db      	uxtb	r3, r3
 800871e:	2b00      	cmp	r3, #0
 8008720:	d13d      	bne.n	800879e <_ZN4STEP10update_ISREv+0x96>
    step_timer++;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008726:	1c5a      	adds	r2, r3, #1
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	631a      	str	r2, [r3, #48]	@ 0x30
    if(step_timer >= step_period_us) {
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008734:	429a      	cmp	r2, r3
 8008736:	bf2c      	ite	cs
 8008738:	2301      	movcs	r3, #1
 800873a:	2300      	movcc	r3, #0
 800873c:	b2db      	uxtb	r3, r3
 800873e:	2b00      	cmp	r3, #0
 8008740:	d02e      	beq.n	80087a0 <_ZN4STEP10update_ISREv+0x98>
        step_timer = 0;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	631a      	str	r2, [r3, #48]	@ 0x30
        step_state ^= 1;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800874e:	b2db      	uxtb	r3, r3
 8008750:	f083 0301 	eor.w	r3, r3, #1
 8008754:	b2db      	uxtb	r3, r3
 8008756:	2b00      	cmp	r3, #0
 8008758:	bf14      	ite	ne
 800875a:	2301      	movne	r3, #1
 800875c:	2300      	moveq	r3, #0
 800875e:	b2da      	uxtb	r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_GPIO_WritePin(_step_port, _step_pin, step_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6918      	ldr	r0, [r3, #16]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	8a99      	ldrh	r1, [r3, #20]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008774:	b2db      	uxtb	r3, r3
 8008776:	2b00      	cmp	r3, #0
 8008778:	d001      	beq.n	800877e <_ZN4STEP10update_ISREv+0x76>
 800877a:	2301      	movs	r3, #1
 800877c:	e000      	b.n	8008780 <_ZN4STEP10update_ISREv+0x78>
 800877e:	2300      	movs	r3, #0
 8008780:	461a      	mov	r2, r3
 8008782:	f7fa fb6f 	bl	8002e64 <HAL_GPIO_WritePin>
        if(step_state) position_count++;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800878c:	b2db      	uxtb	r3, r3
 800878e:	2b00      	cmp	r3, #0
 8008790:	d006      	beq.n	80087a0 <_ZN4STEP10update_ISREv+0x98>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008796:	1c5a      	adds	r2, r3, #1
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	639a      	str	r2, [r3, #56]	@ 0x38
 800879c:	e000      	b.n	80087a0 <_ZN4STEP10update_ISREv+0x98>
    if(step_period_us == 0) return;
 800879e:	bf00      	nop
    }
}
 80087a0:	3708      	adds	r7, #8
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
	...

080087a8 <_ZN4STEP13setStepPeriodEm>:


void STEP::setStepPeriod(uint32_t period) {
 80087a8:	b480      	push	{r7}
 80087aa:	b085      	sub	sp, #20
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	6039      	str	r1, [r7, #0]

    const uint32_t MIN_PERIOD_US = 50; // giới hạn min
 80087b2:	2332      	movs	r3, #50	@ 0x32
 80087b4:	60fb      	str	r3, [r7, #12]
    if(period < MIN_PERIOD_US) period = MIN_PERIOD_US;
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	2b31      	cmp	r3, #49	@ 0x31
 80087ba:	d801      	bhi.n	80087c0 <_ZN4STEP13setStepPeriodEm+0x18>
 80087bc:	2332      	movs	r3, #50	@ 0x32
 80087be:	603b      	str	r3, [r7, #0]
    step_period_us = period/50;
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	4a06      	ldr	r2, [pc, #24]	@ (80087dc <_ZN4STEP13setStepPeriodEm+0x34>)
 80087c4:	fba2 2303 	umull	r2, r3, r2, r3
 80087c8:	091a      	lsrs	r2, r3, #4
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80087ce:	bf00      	nop
 80087d0:	3714      	adds	r7, #20
 80087d2:	46bd      	mov	sp, r7
 80087d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d8:	4770      	bx	lr
 80087da:	bf00      	nop
 80087dc:	51eb851f 	.word	0x51eb851f

080087e0 <Home_Update_All>:
    { GPIOE, GPIOE, 0, 1},   // STEP 3
    { GPIOB, GPIOB, 9, 8}    // DC MOTOR
};

void Home_Update_All(void)
{
 80087e0:	b490      	push	{r4, r7}
 80087e2:	b082      	sub	sp, #8
 80087e4:	af00      	add	r7, sp, #0
    for (int i = 0; i < SET_HOME_COUNT; i++)
 80087e6:	2300      	movs	r3, #0
 80087e8:	607b      	str	r3, [r7, #4]
 80087ea:	e0a3      	b.n	8008934 <Home_Update_All+0x154>
    {
    	 uint8_t status =(SetHomeArr[i].port_input->IDR >> SetHomeArr[i].pin_input) & 0x01;
 80087ec:	4956      	ldr	r1, [pc, #344]	@ (8008948 <Home_Update_All+0x168>)
 80087ee:	687a      	ldr	r2, [r7, #4]
 80087f0:	4613      	mov	r3, r2
 80087f2:	005b      	lsls	r3, r3, #1
 80087f4:	4413      	add	r3, r2
 80087f6:	009b      	lsls	r3, r3, #2
 80087f8:	440b      	add	r3, r1
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	6919      	ldr	r1, [r3, #16]
 80087fe:	4852      	ldr	r0, [pc, #328]	@ (8008948 <Home_Update_All+0x168>)
 8008800:	687a      	ldr	r2, [r7, #4]
 8008802:	4613      	mov	r3, r2
 8008804:	005b      	lsls	r3, r3, #1
 8008806:	4413      	add	r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	4403      	add	r3, r0
 800880c:	3308      	adds	r3, #8
 800880e:	781b      	ldrb	r3, [r3, #0]
 8008810:	fa21 f303 	lsr.w	r3, r1, r3
 8008814:	b2db      	uxtb	r3, r3
 8008816:	f003 0301 	and.w	r3, r3, #1
 800881a:	70fb      	strb	r3, [r7, #3]
        status=(status==0)?1:0;
 800881c:	78fb      	ldrb	r3, [r7, #3]
 800881e:	2b00      	cmp	r3, #0
 8008820:	bf0c      	ite	eq
 8008822:	2301      	moveq	r3, #1
 8008824:	2300      	movne	r3, #0
 8008826:	b2db      	uxtb	r3, r3
 8008828:	70fb      	strb	r3, [r7, #3]
        // Update bit-field
        switch(i)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2b03      	cmp	r3, #3
 800882e:	d833      	bhi.n	8008898 <Home_Update_All+0xb8>
 8008830:	a201      	add	r2, pc, #4	@ (adr r2, 8008838 <Home_Update_All+0x58>)
 8008832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008836:	bf00      	nop
 8008838:	08008849 	.word	0x08008849
 800883c:	0800885d 	.word	0x0800885d
 8008840:	08008871 	.word	0x08008871
 8008844:	08008885 	.word	0x08008885
        {
            case 0: _Flag.flag1 = status; break;
 8008848:	78fb      	ldrb	r3, [r7, #3]
 800884a:	f003 0301 	and.w	r3, r3, #1
 800884e:	b2d9      	uxtb	r1, r3
 8008850:	4a3e      	ldr	r2, [pc, #248]	@ (800894c <Home_Update_All+0x16c>)
 8008852:	7813      	ldrb	r3, [r2, #0]
 8008854:	f361 0300 	bfi	r3, r1, #0, #1
 8008858:	7013      	strb	r3, [r2, #0]
 800885a:	e01d      	b.n	8008898 <Home_Update_All+0xb8>
            case 1: _Flag.flag2 = status; break;
 800885c:	78fb      	ldrb	r3, [r7, #3]
 800885e:	f003 0301 	and.w	r3, r3, #1
 8008862:	b2d9      	uxtb	r1, r3
 8008864:	4a39      	ldr	r2, [pc, #228]	@ (800894c <Home_Update_All+0x16c>)
 8008866:	7813      	ldrb	r3, [r2, #0]
 8008868:	f361 0341 	bfi	r3, r1, #1, #1
 800886c:	7013      	strb	r3, [r2, #0]
 800886e:	e013      	b.n	8008898 <Home_Update_All+0xb8>
            case 2: _Flag.flag3 = status; break;
 8008870:	78fb      	ldrb	r3, [r7, #3]
 8008872:	f003 0301 	and.w	r3, r3, #1
 8008876:	b2d9      	uxtb	r1, r3
 8008878:	4a34      	ldr	r2, [pc, #208]	@ (800894c <Home_Update_All+0x16c>)
 800887a:	7813      	ldrb	r3, [r2, #0]
 800887c:	f361 0382 	bfi	r3, r1, #2, #1
 8008880:	7013      	strb	r3, [r2, #0]
 8008882:	e009      	b.n	8008898 <Home_Update_All+0xb8>
            case 3: _Flag.flag4 = status; break;
 8008884:	78fb      	ldrb	r3, [r7, #3]
 8008886:	f003 0301 	and.w	r3, r3, #1
 800888a:	b2d9      	uxtb	r1, r3
 800888c:	4a2f      	ldr	r2, [pc, #188]	@ (800894c <Home_Update_All+0x16c>)
 800888e:	7813      	ldrb	r3, [r2, #0]
 8008890:	f361 03c3 	bfi	r3, r1, #3, #1
 8008894:	7013      	strb	r3, [r2, #0]
 8008896:	bf00      	nop
        }

        // Update output tương ứng (VD: bật/tắt LED)
        if (status)
 8008898:	78fb      	ldrb	r3, [r7, #3]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d024      	beq.n	80088e8 <Home_Update_All+0x108>
            SetHomeArr[i].port_output->ODR &= ~(1 << SetHomeArr[i].pin_output); // set pin
 800889e:	492a      	ldr	r1, [pc, #168]	@ (8008948 <Home_Update_All+0x168>)
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	4613      	mov	r3, r2
 80088a4:	005b      	lsls	r3, r3, #1
 80088a6:	4413      	add	r3, r2
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	440b      	add	r3, r1
 80088ac:	3304      	adds	r3, #4
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	6959      	ldr	r1, [r3, #20]
 80088b2:	4825      	ldr	r0, [pc, #148]	@ (8008948 <Home_Update_All+0x168>)
 80088b4:	687a      	ldr	r2, [r7, #4]
 80088b6:	4613      	mov	r3, r2
 80088b8:	005b      	lsls	r3, r3, #1
 80088ba:	4413      	add	r3, r2
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	4403      	add	r3, r0
 80088c0:	3309      	adds	r3, #9
 80088c2:	781b      	ldrb	r3, [r3, #0]
 80088c4:	461a      	mov	r2, r3
 80088c6:	2301      	movs	r3, #1
 80088c8:	4093      	lsls	r3, r2
 80088ca:	43db      	mvns	r3, r3
 80088cc:	461c      	mov	r4, r3
 80088ce:	481e      	ldr	r0, [pc, #120]	@ (8008948 <Home_Update_All+0x168>)
 80088d0:	687a      	ldr	r2, [r7, #4]
 80088d2:	4613      	mov	r3, r2
 80088d4:	005b      	lsls	r3, r3, #1
 80088d6:	4413      	add	r3, r2
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	4403      	add	r3, r0
 80088dc:	3304      	adds	r3, #4
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	ea01 0204 	and.w	r2, r1, r4
 80088e4:	615a      	str	r2, [r3, #20]
 80088e6:	e022      	b.n	800892e <Home_Update_All+0x14e>
        else
            SetHomeArr[i].port_output->ODR |= (1 << SetHomeArr[i].pin_output);
 80088e8:	4917      	ldr	r1, [pc, #92]	@ (8008948 <Home_Update_All+0x168>)
 80088ea:	687a      	ldr	r2, [r7, #4]
 80088ec:	4613      	mov	r3, r2
 80088ee:	005b      	lsls	r3, r3, #1
 80088f0:	4413      	add	r3, r2
 80088f2:	009b      	lsls	r3, r3, #2
 80088f4:	440b      	add	r3, r1
 80088f6:	3304      	adds	r3, #4
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	6959      	ldr	r1, [r3, #20]
 80088fc:	4812      	ldr	r0, [pc, #72]	@ (8008948 <Home_Update_All+0x168>)
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	4613      	mov	r3, r2
 8008902:	005b      	lsls	r3, r3, #1
 8008904:	4413      	add	r3, r2
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	4403      	add	r3, r0
 800890a:	3309      	adds	r3, #9
 800890c:	781b      	ldrb	r3, [r3, #0]
 800890e:	461a      	mov	r2, r3
 8008910:	2301      	movs	r3, #1
 8008912:	4093      	lsls	r3, r2
 8008914:	461c      	mov	r4, r3
 8008916:	480c      	ldr	r0, [pc, #48]	@ (8008948 <Home_Update_All+0x168>)
 8008918:	687a      	ldr	r2, [r7, #4]
 800891a:	4613      	mov	r3, r2
 800891c:	005b      	lsls	r3, r3, #1
 800891e:	4413      	add	r3, r2
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	4403      	add	r3, r0
 8008924:	3304      	adds	r3, #4
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	ea41 0204 	orr.w	r2, r1, r4
 800892c:	615a      	str	r2, [r3, #20]
    for (int i = 0; i < SET_HOME_COUNT; i++)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	3301      	adds	r3, #1
 8008932:	607b      	str	r3, [r7, #4]
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2b03      	cmp	r3, #3
 8008938:	f77f af58 	ble.w	80087ec <Home_Update_All+0xc>
    }
}
 800893c:	bf00      	nop
 800893e:	bf00      	nop
 8008940:	3708      	adds	r7, #8
 8008942:	46bd      	mov	sp, r7
 8008944:	bc90      	pop	{r4, r7}
 8008946:	4770      	bx	lr
 8008948:	2000000c 	.word	0x2000000c
 800894c:	20000608 	.word	0x20000608

08008950 <Sethome_link4>:


void Sethome_link4(TIM_HandleTypeDef *htim,TIM_HandleTypeDef *tim_pwm){
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]


	//BD QUAY 45 DO: 4*11*270/8 (11 TỈ SỐ DÂY ĐAI ROBOT)
	if (!_Flag.flag4_bd){
 800895a:	4b23      	ldr	r3, [pc, #140]	@ (80089e8 <Sethome_link4+0x98>)
 800895c:	781b      	ldrb	r3, [r3, #0]
 800895e:	f003 0310 	and.w	r3, r3, #16
 8008962:	b2db      	uxtb	r3, r3
 8008964:	2b00      	cmp	r3, #0
 8008966:	d11c      	bne.n	80089a2 <Sethome_link4+0x52>
		uint32_t encoder=32768-__HAL_TIM_GET_COUNTER(htim);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800896e:	f5c3 4300 	rsb	r3, r3, #32768	@ 0x8000
 8008972:	60fb      	str	r3, [r7, #12]
		if(encoder < 1485){
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 800897a:	4293      	cmp	r3, r2
 800897c:	d808      	bhi.n	8008990 <Sethome_link4+0x40>
			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_3, 50);
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	2232      	movs	r2, #50	@ 0x32
 8008984:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_4, 0);
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	2200      	movs	r2, #0
 800898c:	641a      	str	r2, [r3, #64]	@ 0x40
  			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_3, 0);
  			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_4, 0);
  			__HAL_TIM_SET_COUNTER(htim, 32768);  //SET LAI DIEM GIUA
		}
	}
}
 800898e:	e025      	b.n	80089dc <Sethome_link4+0x8c>
  			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_3, 0);
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2200      	movs	r2, #0
 8008996:	63da      	str	r2, [r3, #60]	@ 0x3c
  			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_4, 0);
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	2200      	movs	r2, #0
 800899e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80089a0:	e01c      	b.n	80089dc <Sethome_link4+0x8c>
		if(!_Flag.flag4){
 80089a2:	4b11      	ldr	r3, [pc, #68]	@ (80089e8 <Sethome_link4+0x98>)
 80089a4:	781b      	ldrb	r3, [r3, #0]
 80089a6:	f003 0308 	and.w	r3, r3, #8
 80089aa:	b2db      	uxtb	r3, r3
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d108      	bne.n	80089c2 <Sethome_link4+0x72>
			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_3, 0);
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2200      	movs	r2, #0
 80089b6:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_4, 50);
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	2232      	movs	r2, #50	@ 0x32
 80089be:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80089c0:	e00c      	b.n	80089dc <Sethome_link4+0x8c>
  			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_3, 0);
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	2200      	movs	r2, #0
 80089c8:	63da      	str	r2, [r3, #60]	@ 0x3c
  			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_4, 0);
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	2200      	movs	r2, #0
 80089d0:	641a      	str	r2, [r3, #64]	@ 0x40
  			__HAL_TIM_SET_COUNTER(htim, 32768);  //SET LAI DIEM GIUA
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80089da:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80089dc:	bf00      	nop
 80089de:	3714      	adds	r7, #20
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr
 80089e8:	20000608 	.word	0x20000608

080089ec <__NVIC_SetPriority>:
{
 80089ec:	b480      	push	{r7}
 80089ee:	b083      	sub	sp, #12
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	4603      	mov	r3, r0
 80089f4:	6039      	str	r1, [r7, #0]
 80089f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80089f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	db0a      	blt.n	8008a16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	b2da      	uxtb	r2, r3
 8008a04:	490c      	ldr	r1, [pc, #48]	@ (8008a38 <__NVIC_SetPriority+0x4c>)
 8008a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a0a:	0112      	lsls	r2, r2, #4
 8008a0c:	b2d2      	uxtb	r2, r2
 8008a0e:	440b      	add	r3, r1
 8008a10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008a14:	e00a      	b.n	8008a2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	b2da      	uxtb	r2, r3
 8008a1a:	4908      	ldr	r1, [pc, #32]	@ (8008a3c <__NVIC_SetPriority+0x50>)
 8008a1c:	79fb      	ldrb	r3, [r7, #7]
 8008a1e:	f003 030f 	and.w	r3, r3, #15
 8008a22:	3b04      	subs	r3, #4
 8008a24:	0112      	lsls	r2, r2, #4
 8008a26:	b2d2      	uxtb	r2, r2
 8008a28:	440b      	add	r3, r1
 8008a2a:	761a      	strb	r2, [r3, #24]
}
 8008a2c:	bf00      	nop
 8008a2e:	370c      	adds	r7, #12
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr
 8008a38:	e000e100 	.word	0xe000e100
 8008a3c:	e000ed00 	.word	0xe000ed00

08008a40 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008a40:	b580      	push	{r7, lr}
 8008a42:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008a44:	4b05      	ldr	r3, [pc, #20]	@ (8008a5c <SysTick_Handler+0x1c>)
 8008a46:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008a48:	f002 fa9a 	bl	800af80 <xTaskGetSchedulerState>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	2b01      	cmp	r3, #1
 8008a50:	d001      	beq.n	8008a56 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008a52:	f003 f991 	bl	800bd78 <xPortSysTickHandler>
  }
}
 8008a56:	bf00      	nop
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	e000e010 	.word	0xe000e010

08008a60 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008a60:	b580      	push	{r7, lr}
 8008a62:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008a64:	2100      	movs	r1, #0
 8008a66:	f06f 0004 	mvn.w	r0, #4
 8008a6a:	f7ff ffbf 	bl	80089ec <__NVIC_SetPriority>
#endif
}
 8008a6e:	bf00      	nop
 8008a70:	bd80      	pop	{r7, pc}
	...

08008a74 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008a74:	b480      	push	{r7}
 8008a76:	b083      	sub	sp, #12
 8008a78:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a7a:	f3ef 8305 	mrs	r3, IPSR
 8008a7e:	603b      	str	r3, [r7, #0]
  return(result);
 8008a80:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d003      	beq.n	8008a8e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008a86:	f06f 0305 	mvn.w	r3, #5
 8008a8a:	607b      	str	r3, [r7, #4]
 8008a8c:	e00c      	b.n	8008aa8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8008ab8 <osKernelInitialize+0x44>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d105      	bne.n	8008aa2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008a96:	4b08      	ldr	r3, [pc, #32]	@ (8008ab8 <osKernelInitialize+0x44>)
 8008a98:	2201      	movs	r2, #1
 8008a9a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	607b      	str	r3, [r7, #4]
 8008aa0:	e002      	b.n	8008aa8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8008aa6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008aa8:	687b      	ldr	r3, [r7, #4]
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	370c      	adds	r7, #12
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop
 8008ab8:	2000060c 	.word	0x2000060c

08008abc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ac2:	f3ef 8305 	mrs	r3, IPSR
 8008ac6:	603b      	str	r3, [r7, #0]
  return(result);
 8008ac8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d003      	beq.n	8008ad6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008ace:	f06f 0305 	mvn.w	r3, #5
 8008ad2:	607b      	str	r3, [r7, #4]
 8008ad4:	e010      	b.n	8008af8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8008b04 <osKernelStart+0x48>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	d109      	bne.n	8008af2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008ade:	f7ff ffbf 	bl	8008a60 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008ae2:	4b08      	ldr	r3, [pc, #32]	@ (8008b04 <osKernelStart+0x48>)
 8008ae4:	2202      	movs	r2, #2
 8008ae6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008ae8:	f001 fdfc 	bl	800a6e4 <vTaskStartScheduler>
      stat = osOK;
 8008aec:	2300      	movs	r3, #0
 8008aee:	607b      	str	r3, [r7, #4]
 8008af0:	e002      	b.n	8008af8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008af2:	f04f 33ff 	mov.w	r3, #4294967295
 8008af6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008af8:	687b      	ldr	r3, [r7, #4]
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3708      	adds	r7, #8
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}
 8008b02:	bf00      	nop
 8008b04:	2000060c 	.word	0x2000060c

08008b08 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b08e      	sub	sp, #56	@ 0x38
 8008b0c:	af04      	add	r7, sp, #16
 8008b0e:	60f8      	str	r0, [r7, #12]
 8008b10:	60b9      	str	r1, [r7, #8]
 8008b12:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008b14:	2300      	movs	r3, #0
 8008b16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b18:	f3ef 8305 	mrs	r3, IPSR
 8008b1c:	617b      	str	r3, [r7, #20]
  return(result);
 8008b1e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d17e      	bne.n	8008c22 <osThreadNew+0x11a>
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d07b      	beq.n	8008c22 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008b2a:	2380      	movs	r3, #128	@ 0x80
 8008b2c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008b2e:	2318      	movs	r3, #24
 8008b30:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008b32:	2300      	movs	r3, #0
 8008b34:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008b36:	f04f 33ff 	mov.w	r3, #4294967295
 8008b3a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d045      	beq.n	8008bce <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d002      	beq.n	8008b50 <osThreadNew+0x48>
        name = attr->name;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	699b      	ldr	r3, [r3, #24]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d002      	beq.n	8008b5e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	699b      	ldr	r3, [r3, #24]
 8008b5c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008b5e:	69fb      	ldr	r3, [r7, #28]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d008      	beq.n	8008b76 <osThreadNew+0x6e>
 8008b64:	69fb      	ldr	r3, [r7, #28]
 8008b66:	2b38      	cmp	r3, #56	@ 0x38
 8008b68:	d805      	bhi.n	8008b76 <osThreadNew+0x6e>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	685b      	ldr	r3, [r3, #4]
 8008b6e:	f003 0301 	and.w	r3, r3, #1
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d001      	beq.n	8008b7a <osThreadNew+0x72>
        return (NULL);
 8008b76:	2300      	movs	r3, #0
 8008b78:	e054      	b.n	8008c24 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	695b      	ldr	r3, [r3, #20]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d003      	beq.n	8008b8a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	695b      	ldr	r3, [r3, #20]
 8008b86:	089b      	lsrs	r3, r3, #2
 8008b88:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	689b      	ldr	r3, [r3, #8]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d00e      	beq.n	8008bb0 <osThreadNew+0xa8>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	68db      	ldr	r3, [r3, #12]
 8008b96:	2b5b      	cmp	r3, #91	@ 0x5b
 8008b98:	d90a      	bls.n	8008bb0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d006      	beq.n	8008bb0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	695b      	ldr	r3, [r3, #20]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d002      	beq.n	8008bb0 <osThreadNew+0xa8>
        mem = 1;
 8008baa:	2301      	movs	r3, #1
 8008bac:	61bb      	str	r3, [r7, #24]
 8008bae:	e010      	b.n	8008bd2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d10c      	bne.n	8008bd2 <osThreadNew+0xca>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	68db      	ldr	r3, [r3, #12]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d108      	bne.n	8008bd2 <osThreadNew+0xca>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	691b      	ldr	r3, [r3, #16]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d104      	bne.n	8008bd2 <osThreadNew+0xca>
          mem = 0;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	61bb      	str	r3, [r7, #24]
 8008bcc:	e001      	b.n	8008bd2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008bd2:	69bb      	ldr	r3, [r7, #24]
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	d110      	bne.n	8008bfa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008bdc:	687a      	ldr	r2, [r7, #4]
 8008bde:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008be0:	9202      	str	r2, [sp, #8]
 8008be2:	9301      	str	r3, [sp, #4]
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	9300      	str	r3, [sp, #0]
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	6a3a      	ldr	r2, [r7, #32]
 8008bec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008bee:	68f8      	ldr	r0, [r7, #12]
 8008bf0:	f001 fb9c 	bl	800a32c <xTaskCreateStatic>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	613b      	str	r3, [r7, #16]
 8008bf8:	e013      	b.n	8008c22 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008bfa:	69bb      	ldr	r3, [r7, #24]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d110      	bne.n	8008c22 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008c00:	6a3b      	ldr	r3, [r7, #32]
 8008c02:	b29a      	uxth	r2, r3
 8008c04:	f107 0310 	add.w	r3, r7, #16
 8008c08:	9301      	str	r3, [sp, #4]
 8008c0a:	69fb      	ldr	r3, [r7, #28]
 8008c0c:	9300      	str	r3, [sp, #0]
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008c12:	68f8      	ldr	r0, [r7, #12]
 8008c14:	f001 fbea 	bl	800a3ec <xTaskCreate>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d001      	beq.n	8008c22 <osThreadNew+0x11a>
            hTask = NULL;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008c22:	693b      	ldr	r3, [r7, #16]
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3728      	adds	r7, #40	@ 0x28
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}

08008c2c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c34:	f3ef 8305 	mrs	r3, IPSR
 8008c38:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c3a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d003      	beq.n	8008c48 <osDelay+0x1c>
    stat = osErrorISR;
 8008c40:	f06f 0305 	mvn.w	r3, #5
 8008c44:	60fb      	str	r3, [r7, #12]
 8008c46:	e007      	b.n	8008c58 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d002      	beq.n	8008c58 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f001 fd10 	bl	800a678 <vTaskDelay>
    }
  }

  return (stat);
 8008c58:	68fb      	ldr	r3, [r7, #12]
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	3710      	adds	r7, #16
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}

08008c62 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008c62:	b580      	push	{r7, lr}
 8008c64:	b08a      	sub	sp, #40	@ 0x28
 8008c66:	af02      	add	r7, sp, #8
 8008c68:	60f8      	str	r0, [r7, #12]
 8008c6a:	60b9      	str	r1, [r7, #8]
 8008c6c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c72:	f3ef 8305 	mrs	r3, IPSR
 8008c76:	613b      	str	r3, [r7, #16]
  return(result);
 8008c78:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d175      	bne.n	8008d6a <osSemaphoreNew+0x108>
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d072      	beq.n	8008d6a <osSemaphoreNew+0x108>
 8008c84:	68ba      	ldr	r2, [r7, #8]
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	429a      	cmp	r2, r3
 8008c8a:	d86e      	bhi.n	8008d6a <osSemaphoreNew+0x108>
    mem = -1;
 8008c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8008c90:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d015      	beq.n	8008cc4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	689b      	ldr	r3, [r3, #8]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d006      	beq.n	8008cae <osSemaphoreNew+0x4c>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	68db      	ldr	r3, [r3, #12]
 8008ca4:	2b4f      	cmp	r3, #79	@ 0x4f
 8008ca6:	d902      	bls.n	8008cae <osSemaphoreNew+0x4c>
        mem = 1;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	61bb      	str	r3, [r7, #24]
 8008cac:	e00c      	b.n	8008cc8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	689b      	ldr	r3, [r3, #8]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d108      	bne.n	8008cc8 <osSemaphoreNew+0x66>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	68db      	ldr	r3, [r3, #12]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d104      	bne.n	8008cc8 <osSemaphoreNew+0x66>
          mem = 0;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	61bb      	str	r3, [r7, #24]
 8008cc2:	e001      	b.n	8008cc8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008cc8:	69bb      	ldr	r3, [r7, #24]
 8008cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cce:	d04c      	beq.n	8008d6a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	2b01      	cmp	r3, #1
 8008cd4:	d128      	bne.n	8008d28 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8008cd6:	69bb      	ldr	r3, [r7, #24]
 8008cd8:	2b01      	cmp	r3, #1
 8008cda:	d10a      	bne.n	8008cf2 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	689b      	ldr	r3, [r3, #8]
 8008ce0:	2203      	movs	r2, #3
 8008ce2:	9200      	str	r2, [sp, #0]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	2100      	movs	r1, #0
 8008ce8:	2001      	movs	r0, #1
 8008cea:	f000 fb5d 	bl	80093a8 <xQueueGenericCreateStatic>
 8008cee:	61f8      	str	r0, [r7, #28]
 8008cf0:	e005      	b.n	8008cfe <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008cf2:	2203      	movs	r2, #3
 8008cf4:	2100      	movs	r1, #0
 8008cf6:	2001      	movs	r0, #1
 8008cf8:	f000 fbd3 	bl	80094a2 <xQueueGenericCreate>
 8008cfc:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008cfe:	69fb      	ldr	r3, [r7, #28]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d022      	beq.n	8008d4a <osSemaphoreNew+0xe8>
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d01f      	beq.n	8008d4a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	2100      	movs	r1, #0
 8008d10:	69f8      	ldr	r0, [r7, #28]
 8008d12:	f000 fc93 	bl	800963c <xQueueGenericSend>
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d016      	beq.n	8008d4a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008d1c:	69f8      	ldr	r0, [r7, #28]
 8008d1e:	f001 f931 	bl	8009f84 <vQueueDelete>
            hSemaphore = NULL;
 8008d22:	2300      	movs	r3, #0
 8008d24:	61fb      	str	r3, [r7, #28]
 8008d26:	e010      	b.n	8008d4a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8008d28:	69bb      	ldr	r3, [r7, #24]
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	d108      	bne.n	8008d40 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	689b      	ldr	r3, [r3, #8]
 8008d32:	461a      	mov	r2, r3
 8008d34:	68b9      	ldr	r1, [r7, #8]
 8008d36:	68f8      	ldr	r0, [r7, #12]
 8008d38:	f000 fc11 	bl	800955e <xQueueCreateCountingSemaphoreStatic>
 8008d3c:	61f8      	str	r0, [r7, #28]
 8008d3e:	e004      	b.n	8008d4a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008d40:	68b9      	ldr	r1, [r7, #8]
 8008d42:	68f8      	ldr	r0, [r7, #12]
 8008d44:	f000 fc44 	bl	80095d0 <xQueueCreateCountingSemaphore>
 8008d48:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008d4a:	69fb      	ldr	r3, [r7, #28]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d00c      	beq.n	8008d6a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d003      	beq.n	8008d5e <osSemaphoreNew+0xfc>
          name = attr->name;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	617b      	str	r3, [r7, #20]
 8008d5c:	e001      	b.n	8008d62 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008d62:	6979      	ldr	r1, [r7, #20]
 8008d64:	69f8      	ldr	r0, [r7, #28]
 8008d66:	f001 fa59 	bl	800a21c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008d6a:	69fb      	ldr	r3, [r7, #28]
}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	3720      	adds	r7, #32
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bd80      	pop	{r7, pc}

08008d74 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b086      	sub	sp, #24
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
 8008d7c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008d82:	2300      	movs	r3, #0
 8008d84:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d103      	bne.n	8008d94 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8008d8c:	f06f 0303 	mvn.w	r3, #3
 8008d90:	617b      	str	r3, [r7, #20]
 8008d92:	e039      	b.n	8008e08 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d94:	f3ef 8305 	mrs	r3, IPSR
 8008d98:	60fb      	str	r3, [r7, #12]
  return(result);
 8008d9a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d022      	beq.n	8008de6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d003      	beq.n	8008dae <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8008da6:	f06f 0303 	mvn.w	r3, #3
 8008daa:	617b      	str	r3, [r7, #20]
 8008dac:	e02c      	b.n	8008e08 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8008dae:	2300      	movs	r3, #0
 8008db0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008db2:	f107 0308 	add.w	r3, r7, #8
 8008db6:	461a      	mov	r2, r3
 8008db8:	2100      	movs	r1, #0
 8008dba:	6938      	ldr	r0, [r7, #16]
 8008dbc:	f001 f860 	bl	8009e80 <xQueueReceiveFromISR>
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	2b01      	cmp	r3, #1
 8008dc4:	d003      	beq.n	8008dce <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8008dc6:	f06f 0302 	mvn.w	r3, #2
 8008dca:	617b      	str	r3, [r7, #20]
 8008dcc:	e01c      	b.n	8008e08 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d019      	beq.n	8008e08 <osSemaphoreAcquire+0x94>
 8008dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8008e14 <osSemaphoreAcquire+0xa0>)
 8008dd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dda:	601a      	str	r2, [r3, #0]
 8008ddc:	f3bf 8f4f 	dsb	sy
 8008de0:	f3bf 8f6f 	isb	sy
 8008de4:	e010      	b.n	8008e08 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8008de6:	6839      	ldr	r1, [r7, #0]
 8008de8:	6938      	ldr	r0, [r7, #16]
 8008dea:	f000 ff39 	bl	8009c60 <xQueueSemaphoreTake>
 8008dee:	4603      	mov	r3, r0
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	d009      	beq.n	8008e08 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d003      	beq.n	8008e02 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8008dfa:	f06f 0301 	mvn.w	r3, #1
 8008dfe:	617b      	str	r3, [r7, #20]
 8008e00:	e002      	b.n	8008e08 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8008e02:	f06f 0302 	mvn.w	r3, #2
 8008e06:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008e08:	697b      	ldr	r3, [r7, #20]
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3718      	adds	r7, #24
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}
 8008e12:	bf00      	nop
 8008e14:	e000ed04 	.word	0xe000ed04

08008e18 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b086      	sub	sp, #24
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008e24:	2300      	movs	r3, #0
 8008e26:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d103      	bne.n	8008e36 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008e2e:	f06f 0303 	mvn.w	r3, #3
 8008e32:	617b      	str	r3, [r7, #20]
 8008e34:	e02c      	b.n	8008e90 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e36:	f3ef 8305 	mrs	r3, IPSR
 8008e3a:	60fb      	str	r3, [r7, #12]
  return(result);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d01a      	beq.n	8008e78 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8008e42:	2300      	movs	r3, #0
 8008e44:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8008e46:	f107 0308 	add.w	r3, r7, #8
 8008e4a:	4619      	mov	r1, r3
 8008e4c:	6938      	ldr	r0, [r7, #16]
 8008e4e:	f000 fd95 	bl	800997c <xQueueGiveFromISR>
 8008e52:	4603      	mov	r3, r0
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d003      	beq.n	8008e60 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8008e58:	f06f 0302 	mvn.w	r3, #2
 8008e5c:	617b      	str	r3, [r7, #20]
 8008e5e:	e017      	b.n	8008e90 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d014      	beq.n	8008e90 <osSemaphoreRelease+0x78>
 8008e66:	4b0d      	ldr	r3, [pc, #52]	@ (8008e9c <osSemaphoreRelease+0x84>)
 8008e68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e6c:	601a      	str	r2, [r3, #0]
 8008e6e:	f3bf 8f4f 	dsb	sy
 8008e72:	f3bf 8f6f 	isb	sy
 8008e76:	e00b      	b.n	8008e90 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008e78:	2300      	movs	r3, #0
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	2100      	movs	r1, #0
 8008e7e:	6938      	ldr	r0, [r7, #16]
 8008e80:	f000 fbdc 	bl	800963c <xQueueGenericSend>
 8008e84:	4603      	mov	r3, r0
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d002      	beq.n	8008e90 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8008e8a:	f06f 0302 	mvn.w	r3, #2
 8008e8e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8008e90:	697b      	ldr	r3, [r7, #20]
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3718      	adds	r7, #24
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}
 8008e9a:	bf00      	nop
 8008e9c:	e000ed04 	.word	0xe000ed04

08008ea0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b08a      	sub	sp, #40	@ 0x28
 8008ea4:	af02      	add	r7, sp, #8
 8008ea6:	60f8      	str	r0, [r7, #12]
 8008ea8:	60b9      	str	r1, [r7, #8]
 8008eaa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008eac:	2300      	movs	r3, #0
 8008eae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008eb0:	f3ef 8305 	mrs	r3, IPSR
 8008eb4:	613b      	str	r3, [r7, #16]
  return(result);
 8008eb6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d15f      	bne.n	8008f7c <osMessageQueueNew+0xdc>
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d05c      	beq.n	8008f7c <osMessageQueueNew+0xdc>
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d059      	beq.n	8008f7c <osMessageQueueNew+0xdc>
    mem = -1;
 8008ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8008ecc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d029      	beq.n	8008f28 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	689b      	ldr	r3, [r3, #8]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d012      	beq.n	8008f02 <osMessageQueueNew+0x62>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	68db      	ldr	r3, [r3, #12]
 8008ee0:	2b4f      	cmp	r3, #79	@ 0x4f
 8008ee2:	d90e      	bls.n	8008f02 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d00a      	beq.n	8008f02 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	695a      	ldr	r2, [r3, #20]
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	68b9      	ldr	r1, [r7, #8]
 8008ef4:	fb01 f303 	mul.w	r3, r1, r3
 8008ef8:	429a      	cmp	r2, r3
 8008efa:	d302      	bcc.n	8008f02 <osMessageQueueNew+0x62>
        mem = 1;
 8008efc:	2301      	movs	r3, #1
 8008efe:	61bb      	str	r3, [r7, #24]
 8008f00:	e014      	b.n	8008f2c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	689b      	ldr	r3, [r3, #8]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d110      	bne.n	8008f2c <osMessageQueueNew+0x8c>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	68db      	ldr	r3, [r3, #12]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d10c      	bne.n	8008f2c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d108      	bne.n	8008f2c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	695b      	ldr	r3, [r3, #20]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d104      	bne.n	8008f2c <osMessageQueueNew+0x8c>
          mem = 0;
 8008f22:	2300      	movs	r3, #0
 8008f24:	61bb      	str	r3, [r7, #24]
 8008f26:	e001      	b.n	8008f2c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8008f28:	2300      	movs	r3, #0
 8008f2a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008f2c:	69bb      	ldr	r3, [r7, #24]
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d10b      	bne.n	8008f4a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	691a      	ldr	r2, [r3, #16]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	689b      	ldr	r3, [r3, #8]
 8008f3a:	2100      	movs	r1, #0
 8008f3c:	9100      	str	r1, [sp, #0]
 8008f3e:	68b9      	ldr	r1, [r7, #8]
 8008f40:	68f8      	ldr	r0, [r7, #12]
 8008f42:	f000 fa31 	bl	80093a8 <xQueueGenericCreateStatic>
 8008f46:	61f8      	str	r0, [r7, #28]
 8008f48:	e008      	b.n	8008f5c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8008f4a:	69bb      	ldr	r3, [r7, #24]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d105      	bne.n	8008f5c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008f50:	2200      	movs	r2, #0
 8008f52:	68b9      	ldr	r1, [r7, #8]
 8008f54:	68f8      	ldr	r0, [r7, #12]
 8008f56:	f000 faa4 	bl	80094a2 <xQueueGenericCreate>
 8008f5a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d00c      	beq.n	8008f7c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d003      	beq.n	8008f70 <osMessageQueueNew+0xd0>
        name = attr->name;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	617b      	str	r3, [r7, #20]
 8008f6e:	e001      	b.n	8008f74 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008f70:	2300      	movs	r3, #0
 8008f72:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8008f74:	6979      	ldr	r1, [r7, #20]
 8008f76:	69f8      	ldr	r0, [r7, #28]
 8008f78:	f001 f950 	bl	800a21c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008f7c:	69fb      	ldr	r3, [r7, #28]
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3720      	adds	r7, #32
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}
	...

08008f88 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b088      	sub	sp, #32
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	60f8      	str	r0, [r7, #12]
 8008f90:	60b9      	str	r1, [r7, #8]
 8008f92:	603b      	str	r3, [r7, #0]
 8008f94:	4613      	mov	r3, r2
 8008f96:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fa0:	f3ef 8305 	mrs	r3, IPSR
 8008fa4:	617b      	str	r3, [r7, #20]
  return(result);
 8008fa6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d028      	beq.n	8008ffe <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008fac:	69bb      	ldr	r3, [r7, #24]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d005      	beq.n	8008fbe <osMessageQueuePut+0x36>
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d002      	beq.n	8008fbe <osMessageQueuePut+0x36>
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d003      	beq.n	8008fc6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8008fbe:	f06f 0303 	mvn.w	r3, #3
 8008fc2:	61fb      	str	r3, [r7, #28]
 8008fc4:	e038      	b.n	8009038 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8008fca:	f107 0210 	add.w	r2, r7, #16
 8008fce:	2300      	movs	r3, #0
 8008fd0:	68b9      	ldr	r1, [r7, #8]
 8008fd2:	69b8      	ldr	r0, [r7, #24]
 8008fd4:	f000 fc34 	bl	8009840 <xQueueGenericSendFromISR>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d003      	beq.n	8008fe6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8008fde:	f06f 0302 	mvn.w	r3, #2
 8008fe2:	61fb      	str	r3, [r7, #28]
 8008fe4:	e028      	b.n	8009038 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8008fe6:	693b      	ldr	r3, [r7, #16]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d025      	beq.n	8009038 <osMessageQueuePut+0xb0>
 8008fec:	4b15      	ldr	r3, [pc, #84]	@ (8009044 <osMessageQueuePut+0xbc>)
 8008fee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ff2:	601a      	str	r2, [r3, #0]
 8008ff4:	f3bf 8f4f 	dsb	sy
 8008ff8:	f3bf 8f6f 	isb	sy
 8008ffc:	e01c      	b.n	8009038 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008ffe:	69bb      	ldr	r3, [r7, #24]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d002      	beq.n	800900a <osMessageQueuePut+0x82>
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d103      	bne.n	8009012 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800900a:	f06f 0303 	mvn.w	r3, #3
 800900e:	61fb      	str	r3, [r7, #28]
 8009010:	e012      	b.n	8009038 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009012:	2300      	movs	r3, #0
 8009014:	683a      	ldr	r2, [r7, #0]
 8009016:	68b9      	ldr	r1, [r7, #8]
 8009018:	69b8      	ldr	r0, [r7, #24]
 800901a:	f000 fb0f 	bl	800963c <xQueueGenericSend>
 800901e:	4603      	mov	r3, r0
 8009020:	2b01      	cmp	r3, #1
 8009022:	d009      	beq.n	8009038 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d003      	beq.n	8009032 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800902a:	f06f 0301 	mvn.w	r3, #1
 800902e:	61fb      	str	r3, [r7, #28]
 8009030:	e002      	b.n	8009038 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8009032:	f06f 0302 	mvn.w	r3, #2
 8009036:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009038:	69fb      	ldr	r3, [r7, #28]
}
 800903a:	4618      	mov	r0, r3
 800903c:	3720      	adds	r7, #32
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
 8009042:	bf00      	nop
 8009044:	e000ed04 	.word	0xe000ed04

08009048 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009048:	b580      	push	{r7, lr}
 800904a:	b088      	sub	sp, #32
 800904c:	af00      	add	r7, sp, #0
 800904e:	60f8      	str	r0, [r7, #12]
 8009050:	60b9      	str	r1, [r7, #8]
 8009052:	607a      	str	r2, [r7, #4]
 8009054:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800905a:	2300      	movs	r3, #0
 800905c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800905e:	f3ef 8305 	mrs	r3, IPSR
 8009062:	617b      	str	r3, [r7, #20]
  return(result);
 8009064:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009066:	2b00      	cmp	r3, #0
 8009068:	d028      	beq.n	80090bc <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d005      	beq.n	800907c <osMessageQueueGet+0x34>
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d002      	beq.n	800907c <osMessageQueueGet+0x34>
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d003      	beq.n	8009084 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800907c:	f06f 0303 	mvn.w	r3, #3
 8009080:	61fb      	str	r3, [r7, #28]
 8009082:	e037      	b.n	80090f4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8009084:	2300      	movs	r3, #0
 8009086:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009088:	f107 0310 	add.w	r3, r7, #16
 800908c:	461a      	mov	r2, r3
 800908e:	68b9      	ldr	r1, [r7, #8]
 8009090:	69b8      	ldr	r0, [r7, #24]
 8009092:	f000 fef5 	bl	8009e80 <xQueueReceiveFromISR>
 8009096:	4603      	mov	r3, r0
 8009098:	2b01      	cmp	r3, #1
 800909a:	d003      	beq.n	80090a4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800909c:	f06f 0302 	mvn.w	r3, #2
 80090a0:	61fb      	str	r3, [r7, #28]
 80090a2:	e027      	b.n	80090f4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d024      	beq.n	80090f4 <osMessageQueueGet+0xac>
 80090aa:	4b15      	ldr	r3, [pc, #84]	@ (8009100 <osMessageQueueGet+0xb8>)
 80090ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090b0:	601a      	str	r2, [r3, #0]
 80090b2:	f3bf 8f4f 	dsb	sy
 80090b6:	f3bf 8f6f 	isb	sy
 80090ba:	e01b      	b.n	80090f4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80090bc:	69bb      	ldr	r3, [r7, #24]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d002      	beq.n	80090c8 <osMessageQueueGet+0x80>
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d103      	bne.n	80090d0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80090c8:	f06f 0303 	mvn.w	r3, #3
 80090cc:	61fb      	str	r3, [r7, #28]
 80090ce:	e011      	b.n	80090f4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80090d0:	683a      	ldr	r2, [r7, #0]
 80090d2:	68b9      	ldr	r1, [r7, #8]
 80090d4:	69b8      	ldr	r0, [r7, #24]
 80090d6:	f000 fce1 	bl	8009a9c <xQueueReceive>
 80090da:	4603      	mov	r3, r0
 80090dc:	2b01      	cmp	r3, #1
 80090de:	d009      	beq.n	80090f4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d003      	beq.n	80090ee <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80090e6:	f06f 0301 	mvn.w	r3, #1
 80090ea:	61fb      	str	r3, [r7, #28]
 80090ec:	e002      	b.n	80090f4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80090ee:	f06f 0302 	mvn.w	r3, #2
 80090f2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80090f4:	69fb      	ldr	r3, [r7, #28]
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3720      	adds	r7, #32
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}
 80090fe:	bf00      	nop
 8009100:	e000ed04 	.word	0xe000ed04

08009104 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009104:	b480      	push	{r7}
 8009106:	b085      	sub	sp, #20
 8009108:	af00      	add	r7, sp, #0
 800910a:	60f8      	str	r0, [r7, #12]
 800910c:	60b9      	str	r1, [r7, #8]
 800910e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	4a07      	ldr	r2, [pc, #28]	@ (8009130 <vApplicationGetIdleTaskMemory+0x2c>)
 8009114:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	4a06      	ldr	r2, [pc, #24]	@ (8009134 <vApplicationGetIdleTaskMemory+0x30>)
 800911a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2280      	movs	r2, #128	@ 0x80
 8009120:	601a      	str	r2, [r3, #0]
}
 8009122:	bf00      	nop
 8009124:	3714      	adds	r7, #20
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr
 800912e:	bf00      	nop
 8009130:	20000610 	.word	0x20000610
 8009134:	2000066c 	.word	0x2000066c

08009138 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009138:	b480      	push	{r7}
 800913a:	b085      	sub	sp, #20
 800913c:	af00      	add	r7, sp, #0
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	4a07      	ldr	r2, [pc, #28]	@ (8009164 <vApplicationGetTimerTaskMemory+0x2c>)
 8009148:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	4a06      	ldr	r2, [pc, #24]	@ (8009168 <vApplicationGetTimerTaskMemory+0x30>)
 800914e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009156:	601a      	str	r2, [r3, #0]
}
 8009158:	bf00      	nop
 800915a:	3714      	adds	r7, #20
 800915c:	46bd      	mov	sp, r7
 800915e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009162:	4770      	bx	lr
 8009164:	2000086c 	.word	0x2000086c
 8009168:	200008c8 	.word	0x200008c8

0800916c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800916c:	b480      	push	{r7}
 800916e:	b083      	sub	sp, #12
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	f103 0208 	add.w	r2, r3, #8
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f04f 32ff 	mov.w	r2, #4294967295
 8009184:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f103 0208 	add.w	r2, r3, #8
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f103 0208 	add.w	r2, r3, #8
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2200      	movs	r2, #0
 800919e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80091a0:	bf00      	nop
 80091a2:	370c      	adds	r7, #12
 80091a4:	46bd      	mov	sp, r7
 80091a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091aa:	4770      	bx	lr

080091ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80091ac:	b480      	push	{r7}
 80091ae:	b083      	sub	sp, #12
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2200      	movs	r2, #0
 80091b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80091ba:	bf00      	nop
 80091bc:	370c      	adds	r7, #12
 80091be:	46bd      	mov	sp, r7
 80091c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c4:	4770      	bx	lr

080091c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80091c6:	b480      	push	{r7}
 80091c8:	b085      	sub	sp, #20
 80091ca:	af00      	add	r7, sp, #0
 80091cc:	6078      	str	r0, [r7, #4]
 80091ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	68fa      	ldr	r2, [r7, #12]
 80091da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	689a      	ldr	r2, [r3, #8]
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	689b      	ldr	r3, [r3, #8]
 80091e8:	683a      	ldr	r2, [r7, #0]
 80091ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	683a      	ldr	r2, [r7, #0]
 80091f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	687a      	ldr	r2, [r7, #4]
 80091f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	1c5a      	adds	r2, r3, #1
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	601a      	str	r2, [r3, #0]
}
 8009202:	bf00      	nop
 8009204:	3714      	adds	r7, #20
 8009206:	46bd      	mov	sp, r7
 8009208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920c:	4770      	bx	lr

0800920e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800920e:	b480      	push	{r7}
 8009210:	b085      	sub	sp, #20
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]
 8009216:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009224:	d103      	bne.n	800922e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	691b      	ldr	r3, [r3, #16]
 800922a:	60fb      	str	r3, [r7, #12]
 800922c:	e00c      	b.n	8009248 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	3308      	adds	r3, #8
 8009232:	60fb      	str	r3, [r7, #12]
 8009234:	e002      	b.n	800923c <vListInsert+0x2e>
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	60fb      	str	r3, [r7, #12]
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	68ba      	ldr	r2, [r7, #8]
 8009244:	429a      	cmp	r2, r3
 8009246:	d2f6      	bcs.n	8009236 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	685a      	ldr	r2, [r3, #4]
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	683a      	ldr	r2, [r7, #0]
 8009256:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	68fa      	ldr	r2, [r7, #12]
 800925c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	683a      	ldr	r2, [r7, #0]
 8009262:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	687a      	ldr	r2, [r7, #4]
 8009268:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	1c5a      	adds	r2, r3, #1
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	601a      	str	r2, [r3, #0]
}
 8009274:	bf00      	nop
 8009276:	3714      	adds	r7, #20
 8009278:	46bd      	mov	sp, r7
 800927a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927e:	4770      	bx	lr

08009280 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009280:	b480      	push	{r7}
 8009282:	b085      	sub	sp, #20
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	691b      	ldr	r3, [r3, #16]
 800928c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	687a      	ldr	r2, [r7, #4]
 8009294:	6892      	ldr	r2, [r2, #8]
 8009296:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	689b      	ldr	r3, [r3, #8]
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	6852      	ldr	r2, [r2, #4]
 80092a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	685b      	ldr	r3, [r3, #4]
 80092a6:	687a      	ldr	r2, [r7, #4]
 80092a8:	429a      	cmp	r2, r3
 80092aa:	d103      	bne.n	80092b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	689a      	ldr	r2, [r3, #8]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2200      	movs	r2, #0
 80092b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	1e5a      	subs	r2, r3, #1
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	3714      	adds	r7, #20
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr

080092d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b084      	sub	sp, #16
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
 80092dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d10b      	bne.n	8009300 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80092e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ec:	f383 8811 	msr	BASEPRI, r3
 80092f0:	f3bf 8f6f 	isb	sy
 80092f4:	f3bf 8f4f 	dsb	sy
 80092f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80092fa:	bf00      	nop
 80092fc:	bf00      	nop
 80092fe:	e7fd      	b.n	80092fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009300:	f002 fcaa 	bl	800bc58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681a      	ldr	r2, [r3, #0]
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800930c:	68f9      	ldr	r1, [r7, #12]
 800930e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009310:	fb01 f303 	mul.w	r3, r1, r3
 8009314:	441a      	add	r2, r3
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2200      	movs	r2, #0
 800931e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	681a      	ldr	r2, [r3, #0]
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681a      	ldr	r2, [r3, #0]
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009330:	3b01      	subs	r3, #1
 8009332:	68f9      	ldr	r1, [r7, #12]
 8009334:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009336:	fb01 f303 	mul.w	r3, r1, r3
 800933a:	441a      	add	r2, r3
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	22ff      	movs	r2, #255	@ 0xff
 8009344:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	22ff      	movs	r2, #255	@ 0xff
 800934c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d114      	bne.n	8009380 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	691b      	ldr	r3, [r3, #16]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d01a      	beq.n	8009394 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	3310      	adds	r3, #16
 8009362:	4618      	mov	r0, r3
 8009364:	f001 fc4c 	bl	800ac00 <xTaskRemoveFromEventList>
 8009368:	4603      	mov	r3, r0
 800936a:	2b00      	cmp	r3, #0
 800936c:	d012      	beq.n	8009394 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800936e:	4b0d      	ldr	r3, [pc, #52]	@ (80093a4 <xQueueGenericReset+0xd0>)
 8009370:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009374:	601a      	str	r2, [r3, #0]
 8009376:	f3bf 8f4f 	dsb	sy
 800937a:	f3bf 8f6f 	isb	sy
 800937e:	e009      	b.n	8009394 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	3310      	adds	r3, #16
 8009384:	4618      	mov	r0, r3
 8009386:	f7ff fef1 	bl	800916c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	3324      	adds	r3, #36	@ 0x24
 800938e:	4618      	mov	r0, r3
 8009390:	f7ff feec 	bl	800916c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009394:	f002 fc92 	bl	800bcbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009398:	2301      	movs	r3, #1
}
 800939a:	4618      	mov	r0, r3
 800939c:	3710      	adds	r7, #16
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
 80093a2:	bf00      	nop
 80093a4:	e000ed04 	.word	0xe000ed04

080093a8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b08e      	sub	sp, #56	@ 0x38
 80093ac:	af02      	add	r7, sp, #8
 80093ae:	60f8      	str	r0, [r7, #12]
 80093b0:	60b9      	str	r1, [r7, #8]
 80093b2:	607a      	str	r2, [r7, #4]
 80093b4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d10b      	bne.n	80093d4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80093bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c0:	f383 8811 	msr	BASEPRI, r3
 80093c4:	f3bf 8f6f 	isb	sy
 80093c8:	f3bf 8f4f 	dsb	sy
 80093cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80093ce:	bf00      	nop
 80093d0:	bf00      	nop
 80093d2:	e7fd      	b.n	80093d0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d10b      	bne.n	80093f2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80093da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093de:	f383 8811 	msr	BASEPRI, r3
 80093e2:	f3bf 8f6f 	isb	sy
 80093e6:	f3bf 8f4f 	dsb	sy
 80093ea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80093ec:	bf00      	nop
 80093ee:	bf00      	nop
 80093f0:	e7fd      	b.n	80093ee <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d002      	beq.n	80093fe <xQueueGenericCreateStatic+0x56>
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d001      	beq.n	8009402 <xQueueGenericCreateStatic+0x5a>
 80093fe:	2301      	movs	r3, #1
 8009400:	e000      	b.n	8009404 <xQueueGenericCreateStatic+0x5c>
 8009402:	2300      	movs	r3, #0
 8009404:	2b00      	cmp	r3, #0
 8009406:	d10b      	bne.n	8009420 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800940c:	f383 8811 	msr	BASEPRI, r3
 8009410:	f3bf 8f6f 	isb	sy
 8009414:	f3bf 8f4f 	dsb	sy
 8009418:	623b      	str	r3, [r7, #32]
}
 800941a:	bf00      	nop
 800941c:	bf00      	nop
 800941e:	e7fd      	b.n	800941c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d102      	bne.n	800942c <xQueueGenericCreateStatic+0x84>
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d101      	bne.n	8009430 <xQueueGenericCreateStatic+0x88>
 800942c:	2301      	movs	r3, #1
 800942e:	e000      	b.n	8009432 <xQueueGenericCreateStatic+0x8a>
 8009430:	2300      	movs	r3, #0
 8009432:	2b00      	cmp	r3, #0
 8009434:	d10b      	bne.n	800944e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800943a:	f383 8811 	msr	BASEPRI, r3
 800943e:	f3bf 8f6f 	isb	sy
 8009442:	f3bf 8f4f 	dsb	sy
 8009446:	61fb      	str	r3, [r7, #28]
}
 8009448:	bf00      	nop
 800944a:	bf00      	nop
 800944c:	e7fd      	b.n	800944a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800944e:	2350      	movs	r3, #80	@ 0x50
 8009450:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	2b50      	cmp	r3, #80	@ 0x50
 8009456:	d00b      	beq.n	8009470 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800945c:	f383 8811 	msr	BASEPRI, r3
 8009460:	f3bf 8f6f 	isb	sy
 8009464:	f3bf 8f4f 	dsb	sy
 8009468:	61bb      	str	r3, [r7, #24]
}
 800946a:	bf00      	nop
 800946c:	bf00      	nop
 800946e:	e7fd      	b.n	800946c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009470:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009478:	2b00      	cmp	r3, #0
 800947a:	d00d      	beq.n	8009498 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800947c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800947e:	2201      	movs	r2, #1
 8009480:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009484:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800948a:	9300      	str	r3, [sp, #0]
 800948c:	4613      	mov	r3, r2
 800948e:	687a      	ldr	r2, [r7, #4]
 8009490:	68b9      	ldr	r1, [r7, #8]
 8009492:	68f8      	ldr	r0, [r7, #12]
 8009494:	f000 f840 	bl	8009518 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800949a:	4618      	mov	r0, r3
 800949c:	3730      	adds	r7, #48	@ 0x30
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}

080094a2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80094a2:	b580      	push	{r7, lr}
 80094a4:	b08a      	sub	sp, #40	@ 0x28
 80094a6:	af02      	add	r7, sp, #8
 80094a8:	60f8      	str	r0, [r7, #12]
 80094aa:	60b9      	str	r1, [r7, #8]
 80094ac:	4613      	mov	r3, r2
 80094ae:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d10b      	bne.n	80094ce <xQueueGenericCreate+0x2c>
	__asm volatile
 80094b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ba:	f383 8811 	msr	BASEPRI, r3
 80094be:	f3bf 8f6f 	isb	sy
 80094c2:	f3bf 8f4f 	dsb	sy
 80094c6:	613b      	str	r3, [r7, #16]
}
 80094c8:	bf00      	nop
 80094ca:	bf00      	nop
 80094cc:	e7fd      	b.n	80094ca <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	68ba      	ldr	r2, [r7, #8]
 80094d2:	fb02 f303 	mul.w	r3, r2, r3
 80094d6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80094d8:	69fb      	ldr	r3, [r7, #28]
 80094da:	3350      	adds	r3, #80	@ 0x50
 80094dc:	4618      	mov	r0, r3
 80094de:	f002 fcdd 	bl	800be9c <pvPortMalloc>
 80094e2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80094e4:	69bb      	ldr	r3, [r7, #24]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d011      	beq.n	800950e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80094ea:	69bb      	ldr	r3, [r7, #24]
 80094ec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	3350      	adds	r3, #80	@ 0x50
 80094f2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80094f4:	69bb      	ldr	r3, [r7, #24]
 80094f6:	2200      	movs	r2, #0
 80094f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80094fc:	79fa      	ldrb	r2, [r7, #7]
 80094fe:	69bb      	ldr	r3, [r7, #24]
 8009500:	9300      	str	r3, [sp, #0]
 8009502:	4613      	mov	r3, r2
 8009504:	697a      	ldr	r2, [r7, #20]
 8009506:	68b9      	ldr	r1, [r7, #8]
 8009508:	68f8      	ldr	r0, [r7, #12]
 800950a:	f000 f805 	bl	8009518 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800950e:	69bb      	ldr	r3, [r7, #24]
	}
 8009510:	4618      	mov	r0, r3
 8009512:	3720      	adds	r7, #32
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	607a      	str	r2, [r7, #4]
 8009524:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d103      	bne.n	8009534 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800952c:	69bb      	ldr	r3, [r7, #24]
 800952e:	69ba      	ldr	r2, [r7, #24]
 8009530:	601a      	str	r2, [r3, #0]
 8009532:	e002      	b.n	800953a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009534:	69bb      	ldr	r3, [r7, #24]
 8009536:	687a      	ldr	r2, [r7, #4]
 8009538:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800953a:	69bb      	ldr	r3, [r7, #24]
 800953c:	68fa      	ldr	r2, [r7, #12]
 800953e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009540:	69bb      	ldr	r3, [r7, #24]
 8009542:	68ba      	ldr	r2, [r7, #8]
 8009544:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009546:	2101      	movs	r1, #1
 8009548:	69b8      	ldr	r0, [r7, #24]
 800954a:	f7ff fec3 	bl	80092d4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	78fa      	ldrb	r2, [r7, #3]
 8009552:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009556:	bf00      	nop
 8009558:	3710      	adds	r7, #16
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}

0800955e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800955e:	b580      	push	{r7, lr}
 8009560:	b08a      	sub	sp, #40	@ 0x28
 8009562:	af02      	add	r7, sp, #8
 8009564:	60f8      	str	r0, [r7, #12]
 8009566:	60b9      	str	r1, [r7, #8]
 8009568:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d10b      	bne.n	8009588 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8009570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009574:	f383 8811 	msr	BASEPRI, r3
 8009578:	f3bf 8f6f 	isb	sy
 800957c:	f3bf 8f4f 	dsb	sy
 8009580:	61bb      	str	r3, [r7, #24]
}
 8009582:	bf00      	nop
 8009584:	bf00      	nop
 8009586:	e7fd      	b.n	8009584 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009588:	68ba      	ldr	r2, [r7, #8]
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	429a      	cmp	r2, r3
 800958e:	d90b      	bls.n	80095a8 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8009590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009594:	f383 8811 	msr	BASEPRI, r3
 8009598:	f3bf 8f6f 	isb	sy
 800959c:	f3bf 8f4f 	dsb	sy
 80095a0:	617b      	str	r3, [r7, #20]
}
 80095a2:	bf00      	nop
 80095a4:	bf00      	nop
 80095a6:	e7fd      	b.n	80095a4 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80095a8:	2302      	movs	r3, #2
 80095aa:	9300      	str	r3, [sp, #0]
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2200      	movs	r2, #0
 80095b0:	2100      	movs	r1, #0
 80095b2:	68f8      	ldr	r0, [r7, #12]
 80095b4:	f7ff fef8 	bl	80093a8 <xQueueGenericCreateStatic>
 80095b8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80095ba:	69fb      	ldr	r3, [r7, #28]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d002      	beq.n	80095c6 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80095c0:	69fb      	ldr	r3, [r7, #28]
 80095c2:	68ba      	ldr	r2, [r7, #8]
 80095c4:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80095c6:	69fb      	ldr	r3, [r7, #28]
	}
 80095c8:	4618      	mov	r0, r3
 80095ca:	3720      	adds	r7, #32
 80095cc:	46bd      	mov	sp, r7
 80095ce:	bd80      	pop	{r7, pc}

080095d0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b086      	sub	sp, #24
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
 80095d8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d10b      	bne.n	80095f8 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80095e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095e4:	f383 8811 	msr	BASEPRI, r3
 80095e8:	f3bf 8f6f 	isb	sy
 80095ec:	f3bf 8f4f 	dsb	sy
 80095f0:	613b      	str	r3, [r7, #16]
}
 80095f2:	bf00      	nop
 80095f4:	bf00      	nop
 80095f6:	e7fd      	b.n	80095f4 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80095f8:	683a      	ldr	r2, [r7, #0]
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	429a      	cmp	r2, r3
 80095fe:	d90b      	bls.n	8009618 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8009600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009604:	f383 8811 	msr	BASEPRI, r3
 8009608:	f3bf 8f6f 	isb	sy
 800960c:	f3bf 8f4f 	dsb	sy
 8009610:	60fb      	str	r3, [r7, #12]
}
 8009612:	bf00      	nop
 8009614:	bf00      	nop
 8009616:	e7fd      	b.n	8009614 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009618:	2202      	movs	r2, #2
 800961a:	2100      	movs	r1, #0
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f7ff ff40 	bl	80094a2 <xQueueGenericCreate>
 8009622:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009624:	697b      	ldr	r3, [r7, #20]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d002      	beq.n	8009630 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	683a      	ldr	r2, [r7, #0]
 800962e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009630:	697b      	ldr	r3, [r7, #20]
	}
 8009632:	4618      	mov	r0, r3
 8009634:	3718      	adds	r7, #24
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}
	...

0800963c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b08e      	sub	sp, #56	@ 0x38
 8009640:	af00      	add	r7, sp, #0
 8009642:	60f8      	str	r0, [r7, #12]
 8009644:	60b9      	str	r1, [r7, #8]
 8009646:	607a      	str	r2, [r7, #4]
 8009648:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800964a:	2300      	movs	r3, #0
 800964c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009654:	2b00      	cmp	r3, #0
 8009656:	d10b      	bne.n	8009670 <xQueueGenericSend+0x34>
	__asm volatile
 8009658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800965c:	f383 8811 	msr	BASEPRI, r3
 8009660:	f3bf 8f6f 	isb	sy
 8009664:	f3bf 8f4f 	dsb	sy
 8009668:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800966a:	bf00      	nop
 800966c:	bf00      	nop
 800966e:	e7fd      	b.n	800966c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d103      	bne.n	800967e <xQueueGenericSend+0x42>
 8009676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800967a:	2b00      	cmp	r3, #0
 800967c:	d101      	bne.n	8009682 <xQueueGenericSend+0x46>
 800967e:	2301      	movs	r3, #1
 8009680:	e000      	b.n	8009684 <xQueueGenericSend+0x48>
 8009682:	2300      	movs	r3, #0
 8009684:	2b00      	cmp	r3, #0
 8009686:	d10b      	bne.n	80096a0 <xQueueGenericSend+0x64>
	__asm volatile
 8009688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800968c:	f383 8811 	msr	BASEPRI, r3
 8009690:	f3bf 8f6f 	isb	sy
 8009694:	f3bf 8f4f 	dsb	sy
 8009698:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800969a:	bf00      	nop
 800969c:	bf00      	nop
 800969e:	e7fd      	b.n	800969c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	2b02      	cmp	r3, #2
 80096a4:	d103      	bne.n	80096ae <xQueueGenericSend+0x72>
 80096a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096aa:	2b01      	cmp	r3, #1
 80096ac:	d101      	bne.n	80096b2 <xQueueGenericSend+0x76>
 80096ae:	2301      	movs	r3, #1
 80096b0:	e000      	b.n	80096b4 <xQueueGenericSend+0x78>
 80096b2:	2300      	movs	r3, #0
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d10b      	bne.n	80096d0 <xQueueGenericSend+0x94>
	__asm volatile
 80096b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096bc:	f383 8811 	msr	BASEPRI, r3
 80096c0:	f3bf 8f6f 	isb	sy
 80096c4:	f3bf 8f4f 	dsb	sy
 80096c8:	623b      	str	r3, [r7, #32]
}
 80096ca:	bf00      	nop
 80096cc:	bf00      	nop
 80096ce:	e7fd      	b.n	80096cc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80096d0:	f001 fc56 	bl	800af80 <xTaskGetSchedulerState>
 80096d4:	4603      	mov	r3, r0
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d102      	bne.n	80096e0 <xQueueGenericSend+0xa4>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d101      	bne.n	80096e4 <xQueueGenericSend+0xa8>
 80096e0:	2301      	movs	r3, #1
 80096e2:	e000      	b.n	80096e6 <xQueueGenericSend+0xaa>
 80096e4:	2300      	movs	r3, #0
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d10b      	bne.n	8009702 <xQueueGenericSend+0xc6>
	__asm volatile
 80096ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ee:	f383 8811 	msr	BASEPRI, r3
 80096f2:	f3bf 8f6f 	isb	sy
 80096f6:	f3bf 8f4f 	dsb	sy
 80096fa:	61fb      	str	r3, [r7, #28]
}
 80096fc:	bf00      	nop
 80096fe:	bf00      	nop
 8009700:	e7fd      	b.n	80096fe <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009702:	f002 faa9 	bl	800bc58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009708:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800970a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800970c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800970e:	429a      	cmp	r2, r3
 8009710:	d302      	bcc.n	8009718 <xQueueGenericSend+0xdc>
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	2b02      	cmp	r3, #2
 8009716:	d129      	bne.n	800976c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009718:	683a      	ldr	r2, [r7, #0]
 800971a:	68b9      	ldr	r1, [r7, #8]
 800971c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800971e:	f000 fc6d 	bl	8009ffc <prvCopyDataToQueue>
 8009722:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009728:	2b00      	cmp	r3, #0
 800972a:	d010      	beq.n	800974e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800972c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800972e:	3324      	adds	r3, #36	@ 0x24
 8009730:	4618      	mov	r0, r3
 8009732:	f001 fa65 	bl	800ac00 <xTaskRemoveFromEventList>
 8009736:	4603      	mov	r3, r0
 8009738:	2b00      	cmp	r3, #0
 800973a:	d013      	beq.n	8009764 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800973c:	4b3f      	ldr	r3, [pc, #252]	@ (800983c <xQueueGenericSend+0x200>)
 800973e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009742:	601a      	str	r2, [r3, #0]
 8009744:	f3bf 8f4f 	dsb	sy
 8009748:	f3bf 8f6f 	isb	sy
 800974c:	e00a      	b.n	8009764 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800974e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009750:	2b00      	cmp	r3, #0
 8009752:	d007      	beq.n	8009764 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009754:	4b39      	ldr	r3, [pc, #228]	@ (800983c <xQueueGenericSend+0x200>)
 8009756:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800975a:	601a      	str	r2, [r3, #0]
 800975c:	f3bf 8f4f 	dsb	sy
 8009760:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009764:	f002 faaa 	bl	800bcbc <vPortExitCritical>
				return pdPASS;
 8009768:	2301      	movs	r3, #1
 800976a:	e063      	b.n	8009834 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d103      	bne.n	800977a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009772:	f002 faa3 	bl	800bcbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009776:	2300      	movs	r3, #0
 8009778:	e05c      	b.n	8009834 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800977a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800977c:	2b00      	cmp	r3, #0
 800977e:	d106      	bne.n	800978e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009780:	f107 0314 	add.w	r3, r7, #20
 8009784:	4618      	mov	r0, r3
 8009786:	f001 fa9f 	bl	800acc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800978a:	2301      	movs	r3, #1
 800978c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800978e:	f002 fa95 	bl	800bcbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009792:	f001 f80f 	bl	800a7b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009796:	f002 fa5f 	bl	800bc58 <vPortEnterCritical>
 800979a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80097a0:	b25b      	sxtb	r3, r3
 80097a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097a6:	d103      	bne.n	80097b0 <xQueueGenericSend+0x174>
 80097a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097aa:	2200      	movs	r2, #0
 80097ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80097b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80097b6:	b25b      	sxtb	r3, r3
 80097b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097bc:	d103      	bne.n	80097c6 <xQueueGenericSend+0x18a>
 80097be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097c0:	2200      	movs	r2, #0
 80097c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80097c6:	f002 fa79 	bl	800bcbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80097ca:	1d3a      	adds	r2, r7, #4
 80097cc:	f107 0314 	add.w	r3, r7, #20
 80097d0:	4611      	mov	r1, r2
 80097d2:	4618      	mov	r0, r3
 80097d4:	f001 fa8e 	bl	800acf4 <xTaskCheckForTimeOut>
 80097d8:	4603      	mov	r3, r0
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d124      	bne.n	8009828 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80097de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80097e0:	f000 fd04 	bl	800a1ec <prvIsQueueFull>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d018      	beq.n	800981c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80097ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ec:	3310      	adds	r3, #16
 80097ee:	687a      	ldr	r2, [r7, #4]
 80097f0:	4611      	mov	r1, r2
 80097f2:	4618      	mov	r0, r3
 80097f4:	f001 f9b2 	bl	800ab5c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80097f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80097fa:	f000 fc8f 	bl	800a11c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80097fe:	f000 ffe7 	bl	800a7d0 <xTaskResumeAll>
 8009802:	4603      	mov	r3, r0
 8009804:	2b00      	cmp	r3, #0
 8009806:	f47f af7c 	bne.w	8009702 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800980a:	4b0c      	ldr	r3, [pc, #48]	@ (800983c <xQueueGenericSend+0x200>)
 800980c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009810:	601a      	str	r2, [r3, #0]
 8009812:	f3bf 8f4f 	dsb	sy
 8009816:	f3bf 8f6f 	isb	sy
 800981a:	e772      	b.n	8009702 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800981c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800981e:	f000 fc7d 	bl	800a11c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009822:	f000 ffd5 	bl	800a7d0 <xTaskResumeAll>
 8009826:	e76c      	b.n	8009702 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009828:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800982a:	f000 fc77 	bl	800a11c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800982e:	f000 ffcf 	bl	800a7d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009832:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009834:	4618      	mov	r0, r3
 8009836:	3738      	adds	r7, #56	@ 0x38
 8009838:	46bd      	mov	sp, r7
 800983a:	bd80      	pop	{r7, pc}
 800983c:	e000ed04 	.word	0xe000ed04

08009840 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b090      	sub	sp, #64	@ 0x40
 8009844:	af00      	add	r7, sp, #0
 8009846:	60f8      	str	r0, [r7, #12]
 8009848:	60b9      	str	r1, [r7, #8]
 800984a:	607a      	str	r2, [r7, #4]
 800984c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009854:	2b00      	cmp	r3, #0
 8009856:	d10b      	bne.n	8009870 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800985c:	f383 8811 	msr	BASEPRI, r3
 8009860:	f3bf 8f6f 	isb	sy
 8009864:	f3bf 8f4f 	dsb	sy
 8009868:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800986a:	bf00      	nop
 800986c:	bf00      	nop
 800986e:	e7fd      	b.n	800986c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d103      	bne.n	800987e <xQueueGenericSendFromISR+0x3e>
 8009876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800987a:	2b00      	cmp	r3, #0
 800987c:	d101      	bne.n	8009882 <xQueueGenericSendFromISR+0x42>
 800987e:	2301      	movs	r3, #1
 8009880:	e000      	b.n	8009884 <xQueueGenericSendFromISR+0x44>
 8009882:	2300      	movs	r3, #0
 8009884:	2b00      	cmp	r3, #0
 8009886:	d10b      	bne.n	80098a0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800988c:	f383 8811 	msr	BASEPRI, r3
 8009890:	f3bf 8f6f 	isb	sy
 8009894:	f3bf 8f4f 	dsb	sy
 8009898:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800989a:	bf00      	nop
 800989c:	bf00      	nop
 800989e:	e7fd      	b.n	800989c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	2b02      	cmp	r3, #2
 80098a4:	d103      	bne.n	80098ae <xQueueGenericSendFromISR+0x6e>
 80098a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d101      	bne.n	80098b2 <xQueueGenericSendFromISR+0x72>
 80098ae:	2301      	movs	r3, #1
 80098b0:	e000      	b.n	80098b4 <xQueueGenericSendFromISR+0x74>
 80098b2:	2300      	movs	r3, #0
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d10b      	bne.n	80098d0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80098b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098bc:	f383 8811 	msr	BASEPRI, r3
 80098c0:	f3bf 8f6f 	isb	sy
 80098c4:	f3bf 8f4f 	dsb	sy
 80098c8:	623b      	str	r3, [r7, #32]
}
 80098ca:	bf00      	nop
 80098cc:	bf00      	nop
 80098ce:	e7fd      	b.n	80098cc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80098d0:	f002 faa2 	bl	800be18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80098d4:	f3ef 8211 	mrs	r2, BASEPRI
 80098d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098dc:	f383 8811 	msr	BASEPRI, r3
 80098e0:	f3bf 8f6f 	isb	sy
 80098e4:	f3bf 8f4f 	dsb	sy
 80098e8:	61fa      	str	r2, [r7, #28]
 80098ea:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80098ec:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80098ee:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80098f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098f8:	429a      	cmp	r2, r3
 80098fa:	d302      	bcc.n	8009902 <xQueueGenericSendFromISR+0xc2>
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	2b02      	cmp	r3, #2
 8009900:	d12f      	bne.n	8009962 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009904:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009908:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800990c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800990e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009910:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009912:	683a      	ldr	r2, [r7, #0]
 8009914:	68b9      	ldr	r1, [r7, #8]
 8009916:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009918:	f000 fb70 	bl	8009ffc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800991c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009924:	d112      	bne.n	800994c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800992a:	2b00      	cmp	r3, #0
 800992c:	d016      	beq.n	800995c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800992e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009930:	3324      	adds	r3, #36	@ 0x24
 8009932:	4618      	mov	r0, r3
 8009934:	f001 f964 	bl	800ac00 <xTaskRemoveFromEventList>
 8009938:	4603      	mov	r3, r0
 800993a:	2b00      	cmp	r3, #0
 800993c:	d00e      	beq.n	800995c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d00b      	beq.n	800995c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2201      	movs	r2, #1
 8009948:	601a      	str	r2, [r3, #0]
 800994a:	e007      	b.n	800995c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800994c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009950:	3301      	adds	r3, #1
 8009952:	b2db      	uxtb	r3, r3
 8009954:	b25a      	sxtb	r2, r3
 8009956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009958:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800995c:	2301      	movs	r3, #1
 800995e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009960:	e001      	b.n	8009966 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009962:	2300      	movs	r3, #0
 8009964:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009966:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009968:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800996a:	697b      	ldr	r3, [r7, #20]
 800996c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009970:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009974:	4618      	mov	r0, r3
 8009976:	3740      	adds	r7, #64	@ 0x40
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}

0800997c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b08e      	sub	sp, #56	@ 0x38
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
 8009984:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800998a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800998c:	2b00      	cmp	r3, #0
 800998e:	d10b      	bne.n	80099a8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8009990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009994:	f383 8811 	msr	BASEPRI, r3
 8009998:	f3bf 8f6f 	isb	sy
 800999c:	f3bf 8f4f 	dsb	sy
 80099a0:	623b      	str	r3, [r7, #32]
}
 80099a2:	bf00      	nop
 80099a4:	bf00      	nop
 80099a6:	e7fd      	b.n	80099a4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80099a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d00b      	beq.n	80099c8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80099b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099b4:	f383 8811 	msr	BASEPRI, r3
 80099b8:	f3bf 8f6f 	isb	sy
 80099bc:	f3bf 8f4f 	dsb	sy
 80099c0:	61fb      	str	r3, [r7, #28]
}
 80099c2:	bf00      	nop
 80099c4:	bf00      	nop
 80099c6:	e7fd      	b.n	80099c4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80099c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d103      	bne.n	80099d8 <xQueueGiveFromISR+0x5c>
 80099d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d2:	689b      	ldr	r3, [r3, #8]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d101      	bne.n	80099dc <xQueueGiveFromISR+0x60>
 80099d8:	2301      	movs	r3, #1
 80099da:	e000      	b.n	80099de <xQueueGiveFromISR+0x62>
 80099dc:	2300      	movs	r3, #0
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d10b      	bne.n	80099fa <xQueueGiveFromISR+0x7e>
	__asm volatile
 80099e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099e6:	f383 8811 	msr	BASEPRI, r3
 80099ea:	f3bf 8f6f 	isb	sy
 80099ee:	f3bf 8f4f 	dsb	sy
 80099f2:	61bb      	str	r3, [r7, #24]
}
 80099f4:	bf00      	nop
 80099f6:	bf00      	nop
 80099f8:	e7fd      	b.n	80099f6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80099fa:	f002 fa0d 	bl	800be18 <vPortValidateInterruptPriority>
	__asm volatile
 80099fe:	f3ef 8211 	mrs	r2, BASEPRI
 8009a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a06:	f383 8811 	msr	BASEPRI, r3
 8009a0a:	f3bf 8f6f 	isb	sy
 8009a0e:	f3bf 8f4f 	dsb	sy
 8009a12:	617a      	str	r2, [r7, #20]
 8009a14:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009a16:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a1e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a26:	429a      	cmp	r2, r3
 8009a28:	d22b      	bcs.n	8009a82 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a2c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009a30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a36:	1c5a      	adds	r2, r3, #1
 8009a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a3a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009a3c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a44:	d112      	bne.n	8009a6c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d016      	beq.n	8009a7c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a50:	3324      	adds	r3, #36	@ 0x24
 8009a52:	4618      	mov	r0, r3
 8009a54:	f001 f8d4 	bl	800ac00 <xTaskRemoveFromEventList>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d00e      	beq.n	8009a7c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d00b      	beq.n	8009a7c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	2201      	movs	r2, #1
 8009a68:	601a      	str	r2, [r3, #0]
 8009a6a:	e007      	b.n	8009a7c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009a6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a70:	3301      	adds	r3, #1
 8009a72:	b2db      	uxtb	r3, r3
 8009a74:	b25a      	sxtb	r2, r3
 8009a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a80:	e001      	b.n	8009a86 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009a82:	2300      	movs	r3, #0
 8009a84:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a88:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	f383 8811 	msr	BASEPRI, r3
}
 8009a90:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009a92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3738      	adds	r7, #56	@ 0x38
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}

08009a9c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b08c      	sub	sp, #48	@ 0x30
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	60f8      	str	r0, [r7, #12]
 8009aa4:	60b9      	str	r1, [r7, #8]
 8009aa6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d10b      	bne.n	8009ace <xQueueReceive+0x32>
	__asm volatile
 8009ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aba:	f383 8811 	msr	BASEPRI, r3
 8009abe:	f3bf 8f6f 	isb	sy
 8009ac2:	f3bf 8f4f 	dsb	sy
 8009ac6:	623b      	str	r3, [r7, #32]
}
 8009ac8:	bf00      	nop
 8009aca:	bf00      	nop
 8009acc:	e7fd      	b.n	8009aca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d103      	bne.n	8009adc <xQueueReceive+0x40>
 8009ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d101      	bne.n	8009ae0 <xQueueReceive+0x44>
 8009adc:	2301      	movs	r3, #1
 8009ade:	e000      	b.n	8009ae2 <xQueueReceive+0x46>
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d10b      	bne.n	8009afe <xQueueReceive+0x62>
	__asm volatile
 8009ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aea:	f383 8811 	msr	BASEPRI, r3
 8009aee:	f3bf 8f6f 	isb	sy
 8009af2:	f3bf 8f4f 	dsb	sy
 8009af6:	61fb      	str	r3, [r7, #28]
}
 8009af8:	bf00      	nop
 8009afa:	bf00      	nop
 8009afc:	e7fd      	b.n	8009afa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009afe:	f001 fa3f 	bl	800af80 <xTaskGetSchedulerState>
 8009b02:	4603      	mov	r3, r0
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d102      	bne.n	8009b0e <xQueueReceive+0x72>
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d101      	bne.n	8009b12 <xQueueReceive+0x76>
 8009b0e:	2301      	movs	r3, #1
 8009b10:	e000      	b.n	8009b14 <xQueueReceive+0x78>
 8009b12:	2300      	movs	r3, #0
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d10b      	bne.n	8009b30 <xQueueReceive+0x94>
	__asm volatile
 8009b18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b1c:	f383 8811 	msr	BASEPRI, r3
 8009b20:	f3bf 8f6f 	isb	sy
 8009b24:	f3bf 8f4f 	dsb	sy
 8009b28:	61bb      	str	r3, [r7, #24]
}
 8009b2a:	bf00      	nop
 8009b2c:	bf00      	nop
 8009b2e:	e7fd      	b.n	8009b2c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009b30:	f002 f892 	bl	800bc58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b38:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d01f      	beq.n	8009b80 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009b40:	68b9      	ldr	r1, [r7, #8]
 8009b42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b44:	f000 fac4 	bl	800a0d0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b4a:	1e5a      	subs	r2, r3, #1
 8009b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b4e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b52:	691b      	ldr	r3, [r3, #16]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d00f      	beq.n	8009b78 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b5a:	3310      	adds	r3, #16
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	f001 f84f 	bl	800ac00 <xTaskRemoveFromEventList>
 8009b62:	4603      	mov	r3, r0
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d007      	beq.n	8009b78 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009b68:	4b3c      	ldr	r3, [pc, #240]	@ (8009c5c <xQueueReceive+0x1c0>)
 8009b6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b6e:	601a      	str	r2, [r3, #0]
 8009b70:	f3bf 8f4f 	dsb	sy
 8009b74:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009b78:	f002 f8a0 	bl	800bcbc <vPortExitCritical>
				return pdPASS;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	e069      	b.n	8009c54 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d103      	bne.n	8009b8e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009b86:	f002 f899 	bl	800bcbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	e062      	b.n	8009c54 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d106      	bne.n	8009ba2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009b94:	f107 0310 	add.w	r3, r7, #16
 8009b98:	4618      	mov	r0, r3
 8009b9a:	f001 f895 	bl	800acc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009b9e:	2301      	movs	r3, #1
 8009ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ba2:	f002 f88b 	bl	800bcbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009ba6:	f000 fe05 	bl	800a7b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009baa:	f002 f855 	bl	800bc58 <vPortEnterCritical>
 8009bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009bb4:	b25b      	sxtb	r3, r3
 8009bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bba:	d103      	bne.n	8009bc4 <xQueueReceive+0x128>
 8009bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009bca:	b25b      	sxtb	r3, r3
 8009bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bd0:	d103      	bne.n	8009bda <xQueueReceive+0x13e>
 8009bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009bda:	f002 f86f 	bl	800bcbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009bde:	1d3a      	adds	r2, r7, #4
 8009be0:	f107 0310 	add.w	r3, r7, #16
 8009be4:	4611      	mov	r1, r2
 8009be6:	4618      	mov	r0, r3
 8009be8:	f001 f884 	bl	800acf4 <xTaskCheckForTimeOut>
 8009bec:	4603      	mov	r3, r0
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d123      	bne.n	8009c3a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009bf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009bf4:	f000 fae4 	bl	800a1c0 <prvIsQueueEmpty>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d017      	beq.n	8009c2e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c00:	3324      	adds	r3, #36	@ 0x24
 8009c02:	687a      	ldr	r2, [r7, #4]
 8009c04:	4611      	mov	r1, r2
 8009c06:	4618      	mov	r0, r3
 8009c08:	f000 ffa8 	bl	800ab5c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009c0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c0e:	f000 fa85 	bl	800a11c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009c12:	f000 fddd 	bl	800a7d0 <xTaskResumeAll>
 8009c16:	4603      	mov	r3, r0
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d189      	bne.n	8009b30 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8009c5c <xQueueReceive+0x1c0>)
 8009c1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c22:	601a      	str	r2, [r3, #0]
 8009c24:	f3bf 8f4f 	dsb	sy
 8009c28:	f3bf 8f6f 	isb	sy
 8009c2c:	e780      	b.n	8009b30 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009c2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c30:	f000 fa74 	bl	800a11c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009c34:	f000 fdcc 	bl	800a7d0 <xTaskResumeAll>
 8009c38:	e77a      	b.n	8009b30 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009c3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c3c:	f000 fa6e 	bl	800a11c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009c40:	f000 fdc6 	bl	800a7d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009c44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c46:	f000 fabb 	bl	800a1c0 <prvIsQueueEmpty>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	f43f af6f 	beq.w	8009b30 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009c52:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3730      	adds	r7, #48	@ 0x30
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bd80      	pop	{r7, pc}
 8009c5c:	e000ed04 	.word	0xe000ed04

08009c60 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b08e      	sub	sp, #56	@ 0x38
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
 8009c68:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009c72:	2300      	movs	r3, #0
 8009c74:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d10b      	bne.n	8009c94 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c80:	f383 8811 	msr	BASEPRI, r3
 8009c84:	f3bf 8f6f 	isb	sy
 8009c88:	f3bf 8f4f 	dsb	sy
 8009c8c:	623b      	str	r3, [r7, #32]
}
 8009c8e:	bf00      	nop
 8009c90:	bf00      	nop
 8009c92:	e7fd      	b.n	8009c90 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d00b      	beq.n	8009cb4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ca0:	f383 8811 	msr	BASEPRI, r3
 8009ca4:	f3bf 8f6f 	isb	sy
 8009ca8:	f3bf 8f4f 	dsb	sy
 8009cac:	61fb      	str	r3, [r7, #28]
}
 8009cae:	bf00      	nop
 8009cb0:	bf00      	nop
 8009cb2:	e7fd      	b.n	8009cb0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009cb4:	f001 f964 	bl	800af80 <xTaskGetSchedulerState>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d102      	bne.n	8009cc4 <xQueueSemaphoreTake+0x64>
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d101      	bne.n	8009cc8 <xQueueSemaphoreTake+0x68>
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	e000      	b.n	8009cca <xQueueSemaphoreTake+0x6a>
 8009cc8:	2300      	movs	r3, #0
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d10b      	bne.n	8009ce6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cd2:	f383 8811 	msr	BASEPRI, r3
 8009cd6:	f3bf 8f6f 	isb	sy
 8009cda:	f3bf 8f4f 	dsb	sy
 8009cde:	61bb      	str	r3, [r7, #24]
}
 8009ce0:	bf00      	nop
 8009ce2:	bf00      	nop
 8009ce4:	e7fd      	b.n	8009ce2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009ce6:	f001 ffb7 	bl	800bc58 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cee:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d024      	beq.n	8009d40 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cf8:	1e5a      	subs	r2, r3, #1
 8009cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cfc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d104      	bne.n	8009d10 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009d06:	f001 fab5 	bl	800b274 <pvTaskIncrementMutexHeldCount>
 8009d0a:	4602      	mov	r2, r0
 8009d0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d0e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d12:	691b      	ldr	r3, [r3, #16]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d00f      	beq.n	8009d38 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d1a:	3310      	adds	r3, #16
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	f000 ff6f 	bl	800ac00 <xTaskRemoveFromEventList>
 8009d22:	4603      	mov	r3, r0
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d007      	beq.n	8009d38 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009d28:	4b54      	ldr	r3, [pc, #336]	@ (8009e7c <xQueueSemaphoreTake+0x21c>)
 8009d2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d2e:	601a      	str	r2, [r3, #0]
 8009d30:	f3bf 8f4f 	dsb	sy
 8009d34:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009d38:	f001 ffc0 	bl	800bcbc <vPortExitCritical>
				return pdPASS;
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	e098      	b.n	8009e72 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d112      	bne.n	8009d6c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d00b      	beq.n	8009d64 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d50:	f383 8811 	msr	BASEPRI, r3
 8009d54:	f3bf 8f6f 	isb	sy
 8009d58:	f3bf 8f4f 	dsb	sy
 8009d5c:	617b      	str	r3, [r7, #20]
}
 8009d5e:	bf00      	nop
 8009d60:	bf00      	nop
 8009d62:	e7fd      	b.n	8009d60 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009d64:	f001 ffaa 	bl	800bcbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	e082      	b.n	8009e72 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d106      	bne.n	8009d80 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009d72:	f107 030c 	add.w	r3, r7, #12
 8009d76:	4618      	mov	r0, r3
 8009d78:	f000 ffa6 	bl	800acc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009d80:	f001 ff9c 	bl	800bcbc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009d84:	f000 fd16 	bl	800a7b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009d88:	f001 ff66 	bl	800bc58 <vPortEnterCritical>
 8009d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d8e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009d92:	b25b      	sxtb	r3, r3
 8009d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d98:	d103      	bne.n	8009da2 <xQueueSemaphoreTake+0x142>
 8009d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009da4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009da8:	b25b      	sxtb	r3, r3
 8009daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dae:	d103      	bne.n	8009db8 <xQueueSemaphoreTake+0x158>
 8009db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009db2:	2200      	movs	r2, #0
 8009db4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009db8:	f001 ff80 	bl	800bcbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009dbc:	463a      	mov	r2, r7
 8009dbe:	f107 030c 	add.w	r3, r7, #12
 8009dc2:	4611      	mov	r1, r2
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f000 ff95 	bl	800acf4 <xTaskCheckForTimeOut>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d132      	bne.n	8009e36 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009dd0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009dd2:	f000 f9f5 	bl	800a1c0 <prvIsQueueEmpty>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d026      	beq.n	8009e2a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009ddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d109      	bne.n	8009df8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009de4:	f001 ff38 	bl	800bc58 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dea:	689b      	ldr	r3, [r3, #8]
 8009dec:	4618      	mov	r0, r3
 8009dee:	f001 f8e5 	bl	800afbc <xTaskPriorityInherit>
 8009df2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009df4:	f001 ff62 	bl	800bcbc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dfa:	3324      	adds	r3, #36	@ 0x24
 8009dfc:	683a      	ldr	r2, [r7, #0]
 8009dfe:	4611      	mov	r1, r2
 8009e00:	4618      	mov	r0, r3
 8009e02:	f000 feab 	bl	800ab5c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009e06:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009e08:	f000 f988 	bl	800a11c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009e0c:	f000 fce0 	bl	800a7d0 <xTaskResumeAll>
 8009e10:	4603      	mov	r3, r0
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	f47f af67 	bne.w	8009ce6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009e18:	4b18      	ldr	r3, [pc, #96]	@ (8009e7c <xQueueSemaphoreTake+0x21c>)
 8009e1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e1e:	601a      	str	r2, [r3, #0]
 8009e20:	f3bf 8f4f 	dsb	sy
 8009e24:	f3bf 8f6f 	isb	sy
 8009e28:	e75d      	b.n	8009ce6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009e2a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009e2c:	f000 f976 	bl	800a11c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009e30:	f000 fcce 	bl	800a7d0 <xTaskResumeAll>
 8009e34:	e757      	b.n	8009ce6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009e36:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009e38:	f000 f970 	bl	800a11c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009e3c:	f000 fcc8 	bl	800a7d0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009e40:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009e42:	f000 f9bd 	bl	800a1c0 <prvIsQueueEmpty>
 8009e46:	4603      	mov	r3, r0
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	f43f af4c 	beq.w	8009ce6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d00d      	beq.n	8009e70 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009e54:	f001 ff00 	bl	800bc58 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009e58:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009e5a:	f000 f8b7 	bl	8009fcc <prvGetDisinheritPriorityAfterTimeout>
 8009e5e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e62:	689b      	ldr	r3, [r3, #8]
 8009e64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009e66:	4618      	mov	r0, r3
 8009e68:	f001 f980 	bl	800b16c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009e6c:	f001 ff26 	bl	800bcbc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009e70:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3738      	adds	r7, #56	@ 0x38
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	e000ed04 	.word	0xe000ed04

08009e80 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b08e      	sub	sp, #56	@ 0x38
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	60f8      	str	r0, [r7, #12]
 8009e88:	60b9      	str	r1, [r7, #8]
 8009e8a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d10b      	bne.n	8009eae <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8009e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e9a:	f383 8811 	msr	BASEPRI, r3
 8009e9e:	f3bf 8f6f 	isb	sy
 8009ea2:	f3bf 8f4f 	dsb	sy
 8009ea6:	623b      	str	r3, [r7, #32]
}
 8009ea8:	bf00      	nop
 8009eaa:	bf00      	nop
 8009eac:	e7fd      	b.n	8009eaa <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d103      	bne.n	8009ebc <xQueueReceiveFromISR+0x3c>
 8009eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d101      	bne.n	8009ec0 <xQueueReceiveFromISR+0x40>
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	e000      	b.n	8009ec2 <xQueueReceiveFromISR+0x42>
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d10b      	bne.n	8009ede <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8009ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eca:	f383 8811 	msr	BASEPRI, r3
 8009ece:	f3bf 8f6f 	isb	sy
 8009ed2:	f3bf 8f4f 	dsb	sy
 8009ed6:	61fb      	str	r3, [r7, #28]
}
 8009ed8:	bf00      	nop
 8009eda:	bf00      	nop
 8009edc:	e7fd      	b.n	8009eda <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009ede:	f001 ff9b 	bl	800be18 <vPortValidateInterruptPriority>
	__asm volatile
 8009ee2:	f3ef 8211 	mrs	r2, BASEPRI
 8009ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eea:	f383 8811 	msr	BASEPRI, r3
 8009eee:	f3bf 8f6f 	isb	sy
 8009ef2:	f3bf 8f4f 	dsb	sy
 8009ef6:	61ba      	str	r2, [r7, #24]
 8009ef8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009efa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f02:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d02f      	beq.n	8009f6a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009f10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009f14:	68b9      	ldr	r1, [r7, #8]
 8009f16:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009f18:	f000 f8da 	bl	800a0d0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f1e:	1e5a      	subs	r2, r3, #1
 8009f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f22:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009f24:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f2c:	d112      	bne.n	8009f54 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f30:	691b      	ldr	r3, [r3, #16]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d016      	beq.n	8009f64 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f38:	3310      	adds	r3, #16
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	f000 fe60 	bl	800ac00 <xTaskRemoveFromEventList>
 8009f40:	4603      	mov	r3, r0
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d00e      	beq.n	8009f64 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d00b      	beq.n	8009f64 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2201      	movs	r2, #1
 8009f50:	601a      	str	r2, [r3, #0]
 8009f52:	e007      	b.n	8009f64 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009f54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f58:	3301      	adds	r3, #1
 8009f5a:	b2db      	uxtb	r3, r3
 8009f5c:	b25a      	sxtb	r2, r3
 8009f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009f64:	2301      	movs	r3, #1
 8009f66:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f68:	e001      	b.n	8009f6e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f70:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009f72:	693b      	ldr	r3, [r7, #16]
 8009f74:	f383 8811 	msr	BASEPRI, r3
}
 8009f78:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	3738      	adds	r7, #56	@ 0x38
 8009f80:	46bd      	mov	sp, r7
 8009f82:	bd80      	pop	{r7, pc}

08009f84 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b084      	sub	sp, #16
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d10b      	bne.n	8009fae <vQueueDelete+0x2a>
	__asm volatile
 8009f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f9a:	f383 8811 	msr	BASEPRI, r3
 8009f9e:	f3bf 8f6f 	isb	sy
 8009fa2:	f3bf 8f4f 	dsb	sy
 8009fa6:	60bb      	str	r3, [r7, #8]
}
 8009fa8:	bf00      	nop
 8009faa:	bf00      	nop
 8009fac:	e7fd      	b.n	8009faa <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009fae:	68f8      	ldr	r0, [r7, #12]
 8009fb0:	f000 f95e 	bl	800a270 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d102      	bne.n	8009fc4 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8009fbe:	68f8      	ldr	r0, [r7, #12]
 8009fc0:	f002 f83a 	bl	800c038 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009fc4:	bf00      	nop
 8009fc6:	3710      	adds	r7, #16
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd80      	pop	{r7, pc}

08009fcc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009fcc:	b480      	push	{r7}
 8009fce:	b085      	sub	sp, #20
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d006      	beq.n	8009fea <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8009fe6:	60fb      	str	r3, [r7, #12]
 8009fe8:	e001      	b.n	8009fee <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009fea:	2300      	movs	r3, #0
 8009fec:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009fee:	68fb      	ldr	r3, [r7, #12]
	}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3714      	adds	r7, #20
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffa:	4770      	bx	lr

08009ffc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b086      	sub	sp, #24
 800a000:	af00      	add	r7, sp, #0
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a008:	2300      	movs	r3, #0
 800a00a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a010:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a016:	2b00      	cmp	r3, #0
 800a018:	d10d      	bne.n	800a036 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d14d      	bne.n	800a0be <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	689b      	ldr	r3, [r3, #8]
 800a026:	4618      	mov	r0, r3
 800a028:	f001 f830 	bl	800b08c <xTaskPriorityDisinherit>
 800a02c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	2200      	movs	r2, #0
 800a032:	609a      	str	r2, [r3, #8]
 800a034:	e043      	b.n	800a0be <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d119      	bne.n	800a070 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6858      	ldr	r0, [r3, #4]
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a044:	461a      	mov	r2, r3
 800a046:	68b9      	ldr	r1, [r7, #8]
 800a048:	f002 fa76 	bl	800c538 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	685a      	ldr	r2, [r3, #4]
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a054:	441a      	add	r2, r3
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	685a      	ldr	r2, [r3, #4]
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	689b      	ldr	r3, [r3, #8]
 800a062:	429a      	cmp	r2, r3
 800a064:	d32b      	bcc.n	800a0be <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	681a      	ldr	r2, [r3, #0]
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	605a      	str	r2, [r3, #4]
 800a06e:	e026      	b.n	800a0be <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	68d8      	ldr	r0, [r3, #12]
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a078:	461a      	mov	r2, r3
 800a07a:	68b9      	ldr	r1, [r7, #8]
 800a07c:	f002 fa5c 	bl	800c538 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	68da      	ldr	r2, [r3, #12]
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a088:	425b      	negs	r3, r3
 800a08a:	441a      	add	r2, r3
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	68da      	ldr	r2, [r3, #12]
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	429a      	cmp	r2, r3
 800a09a:	d207      	bcs.n	800a0ac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	689a      	ldr	r2, [r3, #8]
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0a4:	425b      	negs	r3, r3
 800a0a6:	441a      	add	r2, r3
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2b02      	cmp	r3, #2
 800a0b0:	d105      	bne.n	800a0be <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a0b2:	693b      	ldr	r3, [r7, #16]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d002      	beq.n	800a0be <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	3b01      	subs	r3, #1
 800a0bc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	1c5a      	adds	r2, r3, #1
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a0c6:	697b      	ldr	r3, [r7, #20]
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	3718      	adds	r7, #24
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}

0800a0d0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b082      	sub	sp, #8
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
 800a0d8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d018      	beq.n	800a114 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	68da      	ldr	r2, [r3, #12]
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0ea:	441a      	add	r2, r3
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	68da      	ldr	r2, [r3, #12]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	429a      	cmp	r2, r3
 800a0fa:	d303      	bcc.n	800a104 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681a      	ldr	r2, [r3, #0]
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	68d9      	ldr	r1, [r3, #12]
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a10c:	461a      	mov	r2, r3
 800a10e:	6838      	ldr	r0, [r7, #0]
 800a110:	f002 fa12 	bl	800c538 <memcpy>
	}
}
 800a114:	bf00      	nop
 800a116:	3708      	adds	r7, #8
 800a118:	46bd      	mov	sp, r7
 800a11a:	bd80      	pop	{r7, pc}

0800a11c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b084      	sub	sp, #16
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a124:	f001 fd98 	bl	800bc58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a12e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a130:	e011      	b.n	800a156 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a136:	2b00      	cmp	r3, #0
 800a138:	d012      	beq.n	800a160 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	3324      	adds	r3, #36	@ 0x24
 800a13e:	4618      	mov	r0, r3
 800a140:	f000 fd5e 	bl	800ac00 <xTaskRemoveFromEventList>
 800a144:	4603      	mov	r3, r0
 800a146:	2b00      	cmp	r3, #0
 800a148:	d001      	beq.n	800a14e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a14a:	f000 fe37 	bl	800adbc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a14e:	7bfb      	ldrb	r3, [r7, #15]
 800a150:	3b01      	subs	r3, #1
 800a152:	b2db      	uxtb	r3, r3
 800a154:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a156:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	dce9      	bgt.n	800a132 <prvUnlockQueue+0x16>
 800a15e:	e000      	b.n	800a162 <prvUnlockQueue+0x46>
					break;
 800a160:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	22ff      	movs	r2, #255	@ 0xff
 800a166:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a16a:	f001 fda7 	bl	800bcbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a16e:	f001 fd73 	bl	800bc58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a178:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a17a:	e011      	b.n	800a1a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	691b      	ldr	r3, [r3, #16]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d012      	beq.n	800a1aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	3310      	adds	r3, #16
 800a188:	4618      	mov	r0, r3
 800a18a:	f000 fd39 	bl	800ac00 <xTaskRemoveFromEventList>
 800a18e:	4603      	mov	r3, r0
 800a190:	2b00      	cmp	r3, #0
 800a192:	d001      	beq.n	800a198 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a194:	f000 fe12 	bl	800adbc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a198:	7bbb      	ldrb	r3, [r7, #14]
 800a19a:	3b01      	subs	r3, #1
 800a19c:	b2db      	uxtb	r3, r3
 800a19e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a1a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	dce9      	bgt.n	800a17c <prvUnlockQueue+0x60>
 800a1a8:	e000      	b.n	800a1ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a1aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	22ff      	movs	r2, #255	@ 0xff
 800a1b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a1b4:	f001 fd82 	bl	800bcbc <vPortExitCritical>
}
 800a1b8:	bf00      	nop
 800a1ba:	3710      	adds	r7, #16
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	bd80      	pop	{r7, pc}

0800a1c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b084      	sub	sp, #16
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a1c8:	f001 fd46 	bl	800bc58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d102      	bne.n	800a1da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	60fb      	str	r3, [r7, #12]
 800a1d8:	e001      	b.n	800a1de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a1da:	2300      	movs	r3, #0
 800a1dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a1de:	f001 fd6d 	bl	800bcbc <vPortExitCritical>

	return xReturn;
 800a1e2:	68fb      	ldr	r3, [r7, #12]
}
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	3710      	adds	r7, #16
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bd80      	pop	{r7, pc}

0800a1ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b084      	sub	sp, #16
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a1f4:	f001 fd30 	bl	800bc58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a200:	429a      	cmp	r2, r3
 800a202:	d102      	bne.n	800a20a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a204:	2301      	movs	r3, #1
 800a206:	60fb      	str	r3, [r7, #12]
 800a208:	e001      	b.n	800a20e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a20a:	2300      	movs	r3, #0
 800a20c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a20e:	f001 fd55 	bl	800bcbc <vPortExitCritical>

	return xReturn;
 800a212:	68fb      	ldr	r3, [r7, #12]
}
 800a214:	4618      	mov	r0, r3
 800a216:	3710      	adds	r7, #16
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a21c:	b480      	push	{r7}
 800a21e:	b085      	sub	sp, #20
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a226:	2300      	movs	r3, #0
 800a228:	60fb      	str	r3, [r7, #12]
 800a22a:	e014      	b.n	800a256 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a22c:	4a0f      	ldr	r2, [pc, #60]	@ (800a26c <vQueueAddToRegistry+0x50>)
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d10b      	bne.n	800a250 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a238:	490c      	ldr	r1, [pc, #48]	@ (800a26c <vQueueAddToRegistry+0x50>)
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	683a      	ldr	r2, [r7, #0]
 800a23e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a242:	4a0a      	ldr	r2, [pc, #40]	@ (800a26c <vQueueAddToRegistry+0x50>)
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	00db      	lsls	r3, r3, #3
 800a248:	4413      	add	r3, r2
 800a24a:	687a      	ldr	r2, [r7, #4]
 800a24c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a24e:	e006      	b.n	800a25e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	3301      	adds	r3, #1
 800a254:	60fb      	str	r3, [r7, #12]
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	2b07      	cmp	r3, #7
 800a25a:	d9e7      	bls.n	800a22c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a25c:	bf00      	nop
 800a25e:	bf00      	nop
 800a260:	3714      	adds	r7, #20
 800a262:	46bd      	mov	sp, r7
 800a264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a268:	4770      	bx	lr
 800a26a:	bf00      	nop
 800a26c:	20000cc8 	.word	0x20000cc8

0800a270 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a270:	b480      	push	{r7}
 800a272:	b085      	sub	sp, #20
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a278:	2300      	movs	r3, #0
 800a27a:	60fb      	str	r3, [r7, #12]
 800a27c:	e016      	b.n	800a2ac <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a27e:	4a10      	ldr	r2, [pc, #64]	@ (800a2c0 <vQueueUnregisterQueue+0x50>)
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	00db      	lsls	r3, r3, #3
 800a284:	4413      	add	r3, r2
 800a286:	685b      	ldr	r3, [r3, #4]
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	429a      	cmp	r2, r3
 800a28c:	d10b      	bne.n	800a2a6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a28e:	4a0c      	ldr	r2, [pc, #48]	@ (800a2c0 <vQueueUnregisterQueue+0x50>)
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	2100      	movs	r1, #0
 800a294:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a298:	4a09      	ldr	r2, [pc, #36]	@ (800a2c0 <vQueueUnregisterQueue+0x50>)
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	00db      	lsls	r3, r3, #3
 800a29e:	4413      	add	r3, r2
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	605a      	str	r2, [r3, #4]
				break;
 800a2a4:	e006      	b.n	800a2b4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	3301      	adds	r3, #1
 800a2aa:	60fb      	str	r3, [r7, #12]
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	2b07      	cmp	r3, #7
 800a2b0:	d9e5      	bls.n	800a27e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a2b2:	bf00      	nop
 800a2b4:	bf00      	nop
 800a2b6:	3714      	adds	r7, #20
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2be:	4770      	bx	lr
 800a2c0:	20000cc8 	.word	0x20000cc8

0800a2c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b086      	sub	sp, #24
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	60f8      	str	r0, [r7, #12]
 800a2cc:	60b9      	str	r1, [r7, #8]
 800a2ce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a2d4:	f001 fcc0 	bl	800bc58 <vPortEnterCritical>
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a2de:	b25b      	sxtb	r3, r3
 800a2e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2e4:	d103      	bne.n	800a2ee <vQueueWaitForMessageRestricted+0x2a>
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a2f4:	b25b      	sxtb	r3, r3
 800a2f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2fa:	d103      	bne.n	800a304 <vQueueWaitForMessageRestricted+0x40>
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	2200      	movs	r2, #0
 800a300:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a304:	f001 fcda 	bl	800bcbc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a308:	697b      	ldr	r3, [r7, #20]
 800a30a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d106      	bne.n	800a31e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a310:	697b      	ldr	r3, [r7, #20]
 800a312:	3324      	adds	r3, #36	@ 0x24
 800a314:	687a      	ldr	r2, [r7, #4]
 800a316:	68b9      	ldr	r1, [r7, #8]
 800a318:	4618      	mov	r0, r3
 800a31a:	f000 fc45 	bl	800aba8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a31e:	6978      	ldr	r0, [r7, #20]
 800a320:	f7ff fefc 	bl	800a11c <prvUnlockQueue>
	}
 800a324:	bf00      	nop
 800a326:	3718      	adds	r7, #24
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b08e      	sub	sp, #56	@ 0x38
 800a330:	af04      	add	r7, sp, #16
 800a332:	60f8      	str	r0, [r7, #12]
 800a334:	60b9      	str	r1, [r7, #8]
 800a336:	607a      	str	r2, [r7, #4]
 800a338:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a33a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d10b      	bne.n	800a358 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a344:	f383 8811 	msr	BASEPRI, r3
 800a348:	f3bf 8f6f 	isb	sy
 800a34c:	f3bf 8f4f 	dsb	sy
 800a350:	623b      	str	r3, [r7, #32]
}
 800a352:	bf00      	nop
 800a354:	bf00      	nop
 800a356:	e7fd      	b.n	800a354 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d10b      	bne.n	800a376 <xTaskCreateStatic+0x4a>
	__asm volatile
 800a35e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a362:	f383 8811 	msr	BASEPRI, r3
 800a366:	f3bf 8f6f 	isb	sy
 800a36a:	f3bf 8f4f 	dsb	sy
 800a36e:	61fb      	str	r3, [r7, #28]
}
 800a370:	bf00      	nop
 800a372:	bf00      	nop
 800a374:	e7fd      	b.n	800a372 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a376:	235c      	movs	r3, #92	@ 0x5c
 800a378:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	2b5c      	cmp	r3, #92	@ 0x5c
 800a37e:	d00b      	beq.n	800a398 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a384:	f383 8811 	msr	BASEPRI, r3
 800a388:	f3bf 8f6f 	isb	sy
 800a38c:	f3bf 8f4f 	dsb	sy
 800a390:	61bb      	str	r3, [r7, #24]
}
 800a392:	bf00      	nop
 800a394:	bf00      	nop
 800a396:	e7fd      	b.n	800a394 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a398:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a39a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d01e      	beq.n	800a3de <xTaskCreateStatic+0xb2>
 800a3a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d01b      	beq.n	800a3de <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a3a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3a8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a3aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a3ae:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a3b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3b2:	2202      	movs	r2, #2
 800a3b4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	9303      	str	r3, [sp, #12]
 800a3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3be:	9302      	str	r3, [sp, #8]
 800a3c0:	f107 0314 	add.w	r3, r7, #20
 800a3c4:	9301      	str	r3, [sp, #4]
 800a3c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c8:	9300      	str	r3, [sp, #0]
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	687a      	ldr	r2, [r7, #4]
 800a3ce:	68b9      	ldr	r1, [r7, #8]
 800a3d0:	68f8      	ldr	r0, [r7, #12]
 800a3d2:	f000 f850 	bl	800a476 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a3d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a3d8:	f000 f8de 	bl	800a598 <prvAddNewTaskToReadyList>
 800a3dc:	e001      	b.n	800a3e2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a3de:	2300      	movs	r3, #0
 800a3e0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a3e2:	697b      	ldr	r3, [r7, #20]
	}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3728      	adds	r7, #40	@ 0x28
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}

0800a3ec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b08c      	sub	sp, #48	@ 0x30
 800a3f0:	af04      	add	r7, sp, #16
 800a3f2:	60f8      	str	r0, [r7, #12]
 800a3f4:	60b9      	str	r1, [r7, #8]
 800a3f6:	603b      	str	r3, [r7, #0]
 800a3f8:	4613      	mov	r3, r2
 800a3fa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a3fc:	88fb      	ldrh	r3, [r7, #6]
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	4618      	mov	r0, r3
 800a402:	f001 fd4b 	bl	800be9c <pvPortMalloc>
 800a406:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a408:	697b      	ldr	r3, [r7, #20]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d00e      	beq.n	800a42c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a40e:	205c      	movs	r0, #92	@ 0x5c
 800a410:	f001 fd44 	bl	800be9c <pvPortMalloc>
 800a414:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a416:	69fb      	ldr	r3, [r7, #28]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d003      	beq.n	800a424 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a41c:	69fb      	ldr	r3, [r7, #28]
 800a41e:	697a      	ldr	r2, [r7, #20]
 800a420:	631a      	str	r2, [r3, #48]	@ 0x30
 800a422:	e005      	b.n	800a430 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a424:	6978      	ldr	r0, [r7, #20]
 800a426:	f001 fe07 	bl	800c038 <vPortFree>
 800a42a:	e001      	b.n	800a430 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a42c:	2300      	movs	r3, #0
 800a42e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a430:	69fb      	ldr	r3, [r7, #28]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d017      	beq.n	800a466 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a436:	69fb      	ldr	r3, [r7, #28]
 800a438:	2200      	movs	r2, #0
 800a43a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a43e:	88fa      	ldrh	r2, [r7, #6]
 800a440:	2300      	movs	r3, #0
 800a442:	9303      	str	r3, [sp, #12]
 800a444:	69fb      	ldr	r3, [r7, #28]
 800a446:	9302      	str	r3, [sp, #8]
 800a448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a44a:	9301      	str	r3, [sp, #4]
 800a44c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a44e:	9300      	str	r3, [sp, #0]
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	68b9      	ldr	r1, [r7, #8]
 800a454:	68f8      	ldr	r0, [r7, #12]
 800a456:	f000 f80e 	bl	800a476 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a45a:	69f8      	ldr	r0, [r7, #28]
 800a45c:	f000 f89c 	bl	800a598 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a460:	2301      	movs	r3, #1
 800a462:	61bb      	str	r3, [r7, #24]
 800a464:	e002      	b.n	800a46c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a466:	f04f 33ff 	mov.w	r3, #4294967295
 800a46a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a46c:	69bb      	ldr	r3, [r7, #24]
	}
 800a46e:	4618      	mov	r0, r3
 800a470:	3720      	adds	r7, #32
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}

0800a476 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a476:	b580      	push	{r7, lr}
 800a478:	b088      	sub	sp, #32
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	60f8      	str	r0, [r7, #12]
 800a47e:	60b9      	str	r1, [r7, #8]
 800a480:	607a      	str	r2, [r7, #4]
 800a482:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a486:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	009b      	lsls	r3, r3, #2
 800a48c:	461a      	mov	r2, r3
 800a48e:	21a5      	movs	r1, #165	@ 0xa5
 800a490:	f001 ffca 	bl	800c428 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a496:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a49e:	3b01      	subs	r3, #1
 800a4a0:	009b      	lsls	r3, r3, #2
 800a4a2:	4413      	add	r3, r2
 800a4a4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a4a6:	69bb      	ldr	r3, [r7, #24]
 800a4a8:	f023 0307 	bic.w	r3, r3, #7
 800a4ac:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a4ae:	69bb      	ldr	r3, [r7, #24]
 800a4b0:	f003 0307 	and.w	r3, r3, #7
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d00b      	beq.n	800a4d0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a4b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4bc:	f383 8811 	msr	BASEPRI, r3
 800a4c0:	f3bf 8f6f 	isb	sy
 800a4c4:	f3bf 8f4f 	dsb	sy
 800a4c8:	617b      	str	r3, [r7, #20]
}
 800a4ca:	bf00      	nop
 800a4cc:	bf00      	nop
 800a4ce:	e7fd      	b.n	800a4cc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a4d0:	68bb      	ldr	r3, [r7, #8]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d01f      	beq.n	800a516 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	61fb      	str	r3, [r7, #28]
 800a4da:	e012      	b.n	800a502 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a4dc:	68ba      	ldr	r2, [r7, #8]
 800a4de:	69fb      	ldr	r3, [r7, #28]
 800a4e0:	4413      	add	r3, r2
 800a4e2:	7819      	ldrb	r1, [r3, #0]
 800a4e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4e6:	69fb      	ldr	r3, [r7, #28]
 800a4e8:	4413      	add	r3, r2
 800a4ea:	3334      	adds	r3, #52	@ 0x34
 800a4ec:	460a      	mov	r2, r1
 800a4ee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a4f0:	68ba      	ldr	r2, [r7, #8]
 800a4f2:	69fb      	ldr	r3, [r7, #28]
 800a4f4:	4413      	add	r3, r2
 800a4f6:	781b      	ldrb	r3, [r3, #0]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d006      	beq.n	800a50a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a4fc:	69fb      	ldr	r3, [r7, #28]
 800a4fe:	3301      	adds	r3, #1
 800a500:	61fb      	str	r3, [r7, #28]
 800a502:	69fb      	ldr	r3, [r7, #28]
 800a504:	2b0f      	cmp	r3, #15
 800a506:	d9e9      	bls.n	800a4dc <prvInitialiseNewTask+0x66>
 800a508:	e000      	b.n	800a50c <prvInitialiseNewTask+0x96>
			{
				break;
 800a50a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a50c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a50e:	2200      	movs	r2, #0
 800a510:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a514:	e003      	b.n	800a51e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a518:	2200      	movs	r2, #0
 800a51a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a51e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a520:	2b37      	cmp	r3, #55	@ 0x37
 800a522:	d901      	bls.n	800a528 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a524:	2337      	movs	r3, #55	@ 0x37
 800a526:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a52a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a52c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a52e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a530:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a532:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a536:	2200      	movs	r2, #0
 800a538:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a53a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a53c:	3304      	adds	r3, #4
 800a53e:	4618      	mov	r0, r3
 800a540:	f7fe fe34 	bl	80091ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a546:	3318      	adds	r3, #24
 800a548:	4618      	mov	r0, r3
 800a54a:	f7fe fe2f 	bl	80091ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a54e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a550:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a552:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a556:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a55a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a55c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a560:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a562:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a566:	2200      	movs	r2, #0
 800a568:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a56a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a56c:	2200      	movs	r2, #0
 800a56e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a572:	683a      	ldr	r2, [r7, #0]
 800a574:	68f9      	ldr	r1, [r7, #12]
 800a576:	69b8      	ldr	r0, [r7, #24]
 800a578:	f001 fa3e 	bl	800b9f8 <pxPortInitialiseStack>
 800a57c:	4602      	mov	r2, r0
 800a57e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a580:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a584:	2b00      	cmp	r3, #0
 800a586:	d002      	beq.n	800a58e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a58a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a58c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a58e:	bf00      	nop
 800a590:	3720      	adds	r7, #32
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}
	...

0800a598 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b082      	sub	sp, #8
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a5a0:	f001 fb5a 	bl	800bc58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a5a4:	4b2d      	ldr	r3, [pc, #180]	@ (800a65c <prvAddNewTaskToReadyList+0xc4>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	3301      	adds	r3, #1
 800a5aa:	4a2c      	ldr	r2, [pc, #176]	@ (800a65c <prvAddNewTaskToReadyList+0xc4>)
 800a5ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a5ae:	4b2c      	ldr	r3, [pc, #176]	@ (800a660 <prvAddNewTaskToReadyList+0xc8>)
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d109      	bne.n	800a5ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a5b6:	4a2a      	ldr	r2, [pc, #168]	@ (800a660 <prvAddNewTaskToReadyList+0xc8>)
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a5bc:	4b27      	ldr	r3, [pc, #156]	@ (800a65c <prvAddNewTaskToReadyList+0xc4>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	2b01      	cmp	r3, #1
 800a5c2:	d110      	bne.n	800a5e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a5c4:	f000 fc1e 	bl	800ae04 <prvInitialiseTaskLists>
 800a5c8:	e00d      	b.n	800a5e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a5ca:	4b26      	ldr	r3, [pc, #152]	@ (800a664 <prvAddNewTaskToReadyList+0xcc>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d109      	bne.n	800a5e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a5d2:	4b23      	ldr	r3, [pc, #140]	@ (800a660 <prvAddNewTaskToReadyList+0xc8>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5dc:	429a      	cmp	r2, r3
 800a5de:	d802      	bhi.n	800a5e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a5e0:	4a1f      	ldr	r2, [pc, #124]	@ (800a660 <prvAddNewTaskToReadyList+0xc8>)
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a5e6:	4b20      	ldr	r3, [pc, #128]	@ (800a668 <prvAddNewTaskToReadyList+0xd0>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	3301      	adds	r3, #1
 800a5ec:	4a1e      	ldr	r2, [pc, #120]	@ (800a668 <prvAddNewTaskToReadyList+0xd0>)
 800a5ee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a5f0:	4b1d      	ldr	r3, [pc, #116]	@ (800a668 <prvAddNewTaskToReadyList+0xd0>)
 800a5f2:	681a      	ldr	r2, [r3, #0]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5fc:	4b1b      	ldr	r3, [pc, #108]	@ (800a66c <prvAddNewTaskToReadyList+0xd4>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	429a      	cmp	r2, r3
 800a602:	d903      	bls.n	800a60c <prvAddNewTaskToReadyList+0x74>
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a608:	4a18      	ldr	r2, [pc, #96]	@ (800a66c <prvAddNewTaskToReadyList+0xd4>)
 800a60a:	6013      	str	r3, [r2, #0]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a610:	4613      	mov	r3, r2
 800a612:	009b      	lsls	r3, r3, #2
 800a614:	4413      	add	r3, r2
 800a616:	009b      	lsls	r3, r3, #2
 800a618:	4a15      	ldr	r2, [pc, #84]	@ (800a670 <prvAddNewTaskToReadyList+0xd8>)
 800a61a:	441a      	add	r2, r3
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	3304      	adds	r3, #4
 800a620:	4619      	mov	r1, r3
 800a622:	4610      	mov	r0, r2
 800a624:	f7fe fdcf 	bl	80091c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a628:	f001 fb48 	bl	800bcbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a62c:	4b0d      	ldr	r3, [pc, #52]	@ (800a664 <prvAddNewTaskToReadyList+0xcc>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d00e      	beq.n	800a652 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a634:	4b0a      	ldr	r3, [pc, #40]	@ (800a660 <prvAddNewTaskToReadyList+0xc8>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a63e:	429a      	cmp	r2, r3
 800a640:	d207      	bcs.n	800a652 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a642:	4b0c      	ldr	r3, [pc, #48]	@ (800a674 <prvAddNewTaskToReadyList+0xdc>)
 800a644:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a648:	601a      	str	r2, [r3, #0]
 800a64a:	f3bf 8f4f 	dsb	sy
 800a64e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a652:	bf00      	nop
 800a654:	3708      	adds	r7, #8
 800a656:	46bd      	mov	sp, r7
 800a658:	bd80      	pop	{r7, pc}
 800a65a:	bf00      	nop
 800a65c:	200011dc 	.word	0x200011dc
 800a660:	20000d08 	.word	0x20000d08
 800a664:	200011e8 	.word	0x200011e8
 800a668:	200011f8 	.word	0x200011f8
 800a66c:	200011e4 	.word	0x200011e4
 800a670:	20000d0c 	.word	0x20000d0c
 800a674:	e000ed04 	.word	0xe000ed04

0800a678 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b084      	sub	sp, #16
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a680:	2300      	movs	r3, #0
 800a682:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d018      	beq.n	800a6bc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a68a:	4b14      	ldr	r3, [pc, #80]	@ (800a6dc <vTaskDelay+0x64>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d00b      	beq.n	800a6aa <vTaskDelay+0x32>
	__asm volatile
 800a692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a696:	f383 8811 	msr	BASEPRI, r3
 800a69a:	f3bf 8f6f 	isb	sy
 800a69e:	f3bf 8f4f 	dsb	sy
 800a6a2:	60bb      	str	r3, [r7, #8]
}
 800a6a4:	bf00      	nop
 800a6a6:	bf00      	nop
 800a6a8:	e7fd      	b.n	800a6a6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a6aa:	f000 f883 	bl	800a7b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a6ae:	2100      	movs	r1, #0
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f000 fdf3 	bl	800b29c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a6b6:	f000 f88b 	bl	800a7d0 <xTaskResumeAll>
 800a6ba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d107      	bne.n	800a6d2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a6c2:	4b07      	ldr	r3, [pc, #28]	@ (800a6e0 <vTaskDelay+0x68>)
 800a6c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6c8:	601a      	str	r2, [r3, #0]
 800a6ca:	f3bf 8f4f 	dsb	sy
 800a6ce:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a6d2:	bf00      	nop
 800a6d4:	3710      	adds	r7, #16
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}
 800a6da:	bf00      	nop
 800a6dc:	20001204 	.word	0x20001204
 800a6e0:	e000ed04 	.word	0xe000ed04

0800a6e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b08a      	sub	sp, #40	@ 0x28
 800a6e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a6f2:	463a      	mov	r2, r7
 800a6f4:	1d39      	adds	r1, r7, #4
 800a6f6:	f107 0308 	add.w	r3, r7, #8
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	f7fe fd02 	bl	8009104 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a700:	6839      	ldr	r1, [r7, #0]
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	68ba      	ldr	r2, [r7, #8]
 800a706:	9202      	str	r2, [sp, #8]
 800a708:	9301      	str	r3, [sp, #4]
 800a70a:	2300      	movs	r3, #0
 800a70c:	9300      	str	r3, [sp, #0]
 800a70e:	2300      	movs	r3, #0
 800a710:	460a      	mov	r2, r1
 800a712:	4922      	ldr	r1, [pc, #136]	@ (800a79c <vTaskStartScheduler+0xb8>)
 800a714:	4822      	ldr	r0, [pc, #136]	@ (800a7a0 <vTaskStartScheduler+0xbc>)
 800a716:	f7ff fe09 	bl	800a32c <xTaskCreateStatic>
 800a71a:	4603      	mov	r3, r0
 800a71c:	4a21      	ldr	r2, [pc, #132]	@ (800a7a4 <vTaskStartScheduler+0xc0>)
 800a71e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a720:	4b20      	ldr	r3, [pc, #128]	@ (800a7a4 <vTaskStartScheduler+0xc0>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d002      	beq.n	800a72e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a728:	2301      	movs	r3, #1
 800a72a:	617b      	str	r3, [r7, #20]
 800a72c:	e001      	b.n	800a732 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a72e:	2300      	movs	r3, #0
 800a730:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	2b01      	cmp	r3, #1
 800a736:	d102      	bne.n	800a73e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a738:	f000 fe04 	bl	800b344 <xTimerCreateTimerTask>
 800a73c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a73e:	697b      	ldr	r3, [r7, #20]
 800a740:	2b01      	cmp	r3, #1
 800a742:	d116      	bne.n	800a772 <vTaskStartScheduler+0x8e>
	__asm volatile
 800a744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a748:	f383 8811 	msr	BASEPRI, r3
 800a74c:	f3bf 8f6f 	isb	sy
 800a750:	f3bf 8f4f 	dsb	sy
 800a754:	613b      	str	r3, [r7, #16]
}
 800a756:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a758:	4b13      	ldr	r3, [pc, #76]	@ (800a7a8 <vTaskStartScheduler+0xc4>)
 800a75a:	f04f 32ff 	mov.w	r2, #4294967295
 800a75e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a760:	4b12      	ldr	r3, [pc, #72]	@ (800a7ac <vTaskStartScheduler+0xc8>)
 800a762:	2201      	movs	r2, #1
 800a764:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a766:	4b12      	ldr	r3, [pc, #72]	@ (800a7b0 <vTaskStartScheduler+0xcc>)
 800a768:	2200      	movs	r2, #0
 800a76a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a76c:	f001 f9d0 	bl	800bb10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a770:	e00f      	b.n	800a792 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a778:	d10b      	bne.n	800a792 <vTaskStartScheduler+0xae>
	__asm volatile
 800a77a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a77e:	f383 8811 	msr	BASEPRI, r3
 800a782:	f3bf 8f6f 	isb	sy
 800a786:	f3bf 8f4f 	dsb	sy
 800a78a:	60fb      	str	r3, [r7, #12]
}
 800a78c:	bf00      	nop
 800a78e:	bf00      	nop
 800a790:	e7fd      	b.n	800a78e <vTaskStartScheduler+0xaa>
}
 800a792:	bf00      	nop
 800a794:	3718      	adds	r7, #24
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}
 800a79a:	bf00      	nop
 800a79c:	0800c5b8 	.word	0x0800c5b8
 800a7a0:	0800add5 	.word	0x0800add5
 800a7a4:	20001200 	.word	0x20001200
 800a7a8:	200011fc 	.word	0x200011fc
 800a7ac:	200011e8 	.word	0x200011e8
 800a7b0:	200011e0 	.word	0x200011e0

0800a7b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a7b8:	4b04      	ldr	r3, [pc, #16]	@ (800a7cc <vTaskSuspendAll+0x18>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	3301      	adds	r3, #1
 800a7be:	4a03      	ldr	r2, [pc, #12]	@ (800a7cc <vTaskSuspendAll+0x18>)
 800a7c0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a7c2:	bf00      	nop
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ca:	4770      	bx	lr
 800a7cc:	20001204 	.word	0x20001204

0800a7d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b084      	sub	sp, #16
 800a7d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a7da:	2300      	movs	r3, #0
 800a7dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a7de:	4b42      	ldr	r3, [pc, #264]	@ (800a8e8 <xTaskResumeAll+0x118>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d10b      	bne.n	800a7fe <xTaskResumeAll+0x2e>
	__asm volatile
 800a7e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ea:	f383 8811 	msr	BASEPRI, r3
 800a7ee:	f3bf 8f6f 	isb	sy
 800a7f2:	f3bf 8f4f 	dsb	sy
 800a7f6:	603b      	str	r3, [r7, #0]
}
 800a7f8:	bf00      	nop
 800a7fa:	bf00      	nop
 800a7fc:	e7fd      	b.n	800a7fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a7fe:	f001 fa2b 	bl	800bc58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a802:	4b39      	ldr	r3, [pc, #228]	@ (800a8e8 <xTaskResumeAll+0x118>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	3b01      	subs	r3, #1
 800a808:	4a37      	ldr	r2, [pc, #220]	@ (800a8e8 <xTaskResumeAll+0x118>)
 800a80a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a80c:	4b36      	ldr	r3, [pc, #216]	@ (800a8e8 <xTaskResumeAll+0x118>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d162      	bne.n	800a8da <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a814:	4b35      	ldr	r3, [pc, #212]	@ (800a8ec <xTaskResumeAll+0x11c>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d05e      	beq.n	800a8da <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a81c:	e02f      	b.n	800a87e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a81e:	4b34      	ldr	r3, [pc, #208]	@ (800a8f0 <xTaskResumeAll+0x120>)
 800a820:	68db      	ldr	r3, [r3, #12]
 800a822:	68db      	ldr	r3, [r3, #12]
 800a824:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	3318      	adds	r3, #24
 800a82a:	4618      	mov	r0, r3
 800a82c:	f7fe fd28 	bl	8009280 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	3304      	adds	r3, #4
 800a834:	4618      	mov	r0, r3
 800a836:	f7fe fd23 	bl	8009280 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a83e:	4b2d      	ldr	r3, [pc, #180]	@ (800a8f4 <xTaskResumeAll+0x124>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	429a      	cmp	r2, r3
 800a844:	d903      	bls.n	800a84e <xTaskResumeAll+0x7e>
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a84a:	4a2a      	ldr	r2, [pc, #168]	@ (800a8f4 <xTaskResumeAll+0x124>)
 800a84c:	6013      	str	r3, [r2, #0]
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a852:	4613      	mov	r3, r2
 800a854:	009b      	lsls	r3, r3, #2
 800a856:	4413      	add	r3, r2
 800a858:	009b      	lsls	r3, r3, #2
 800a85a:	4a27      	ldr	r2, [pc, #156]	@ (800a8f8 <xTaskResumeAll+0x128>)
 800a85c:	441a      	add	r2, r3
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	3304      	adds	r3, #4
 800a862:	4619      	mov	r1, r3
 800a864:	4610      	mov	r0, r2
 800a866:	f7fe fcae 	bl	80091c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a86e:	4b23      	ldr	r3, [pc, #140]	@ (800a8fc <xTaskResumeAll+0x12c>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a874:	429a      	cmp	r2, r3
 800a876:	d302      	bcc.n	800a87e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a878:	4b21      	ldr	r3, [pc, #132]	@ (800a900 <xTaskResumeAll+0x130>)
 800a87a:	2201      	movs	r2, #1
 800a87c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a87e:	4b1c      	ldr	r3, [pc, #112]	@ (800a8f0 <xTaskResumeAll+0x120>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d1cb      	bne.n	800a81e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d001      	beq.n	800a890 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a88c:	f000 fb58 	bl	800af40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a890:	4b1c      	ldr	r3, [pc, #112]	@ (800a904 <xTaskResumeAll+0x134>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d010      	beq.n	800a8be <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a89c:	f000 f846 	bl	800a92c <xTaskIncrementTick>
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d002      	beq.n	800a8ac <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a8a6:	4b16      	ldr	r3, [pc, #88]	@ (800a900 <xTaskResumeAll+0x130>)
 800a8a8:	2201      	movs	r2, #1
 800a8aa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	3b01      	subs	r3, #1
 800a8b0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d1f1      	bne.n	800a89c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a8b8:	4b12      	ldr	r3, [pc, #72]	@ (800a904 <xTaskResumeAll+0x134>)
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a8be:	4b10      	ldr	r3, [pc, #64]	@ (800a900 <xTaskResumeAll+0x130>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d009      	beq.n	800a8da <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a8ca:	4b0f      	ldr	r3, [pc, #60]	@ (800a908 <xTaskResumeAll+0x138>)
 800a8cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a8d0:	601a      	str	r2, [r3, #0]
 800a8d2:	f3bf 8f4f 	dsb	sy
 800a8d6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a8da:	f001 f9ef 	bl	800bcbc <vPortExitCritical>

	return xAlreadyYielded;
 800a8de:	68bb      	ldr	r3, [r7, #8]
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	3710      	adds	r7, #16
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}
 800a8e8:	20001204 	.word	0x20001204
 800a8ec:	200011dc 	.word	0x200011dc
 800a8f0:	2000119c 	.word	0x2000119c
 800a8f4:	200011e4 	.word	0x200011e4
 800a8f8:	20000d0c 	.word	0x20000d0c
 800a8fc:	20000d08 	.word	0x20000d08
 800a900:	200011f0 	.word	0x200011f0
 800a904:	200011ec 	.word	0x200011ec
 800a908:	e000ed04 	.word	0xe000ed04

0800a90c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a90c:	b480      	push	{r7}
 800a90e:	b083      	sub	sp, #12
 800a910:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a912:	4b05      	ldr	r3, [pc, #20]	@ (800a928 <xTaskGetTickCount+0x1c>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a918:	687b      	ldr	r3, [r7, #4]
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	370c      	adds	r7, #12
 800a91e:	46bd      	mov	sp, r7
 800a920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a924:	4770      	bx	lr
 800a926:	bf00      	nop
 800a928:	200011e0 	.word	0x200011e0

0800a92c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b086      	sub	sp, #24
 800a930:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a932:	2300      	movs	r3, #0
 800a934:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a936:	4b4f      	ldr	r3, [pc, #316]	@ (800aa74 <xTaskIncrementTick+0x148>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	f040 8090 	bne.w	800aa60 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a940:	4b4d      	ldr	r3, [pc, #308]	@ (800aa78 <xTaskIncrementTick+0x14c>)
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	3301      	adds	r3, #1
 800a946:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a948:	4a4b      	ldr	r2, [pc, #300]	@ (800aa78 <xTaskIncrementTick+0x14c>)
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a94e:	693b      	ldr	r3, [r7, #16]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d121      	bne.n	800a998 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a954:	4b49      	ldr	r3, [pc, #292]	@ (800aa7c <xTaskIncrementTick+0x150>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d00b      	beq.n	800a976 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a95e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a962:	f383 8811 	msr	BASEPRI, r3
 800a966:	f3bf 8f6f 	isb	sy
 800a96a:	f3bf 8f4f 	dsb	sy
 800a96e:	603b      	str	r3, [r7, #0]
}
 800a970:	bf00      	nop
 800a972:	bf00      	nop
 800a974:	e7fd      	b.n	800a972 <xTaskIncrementTick+0x46>
 800a976:	4b41      	ldr	r3, [pc, #260]	@ (800aa7c <xTaskIncrementTick+0x150>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	60fb      	str	r3, [r7, #12]
 800a97c:	4b40      	ldr	r3, [pc, #256]	@ (800aa80 <xTaskIncrementTick+0x154>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	4a3e      	ldr	r2, [pc, #248]	@ (800aa7c <xTaskIncrementTick+0x150>)
 800a982:	6013      	str	r3, [r2, #0]
 800a984:	4a3e      	ldr	r2, [pc, #248]	@ (800aa80 <xTaskIncrementTick+0x154>)
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	6013      	str	r3, [r2, #0]
 800a98a:	4b3e      	ldr	r3, [pc, #248]	@ (800aa84 <xTaskIncrementTick+0x158>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	3301      	adds	r3, #1
 800a990:	4a3c      	ldr	r2, [pc, #240]	@ (800aa84 <xTaskIncrementTick+0x158>)
 800a992:	6013      	str	r3, [r2, #0]
 800a994:	f000 fad4 	bl	800af40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a998:	4b3b      	ldr	r3, [pc, #236]	@ (800aa88 <xTaskIncrementTick+0x15c>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	693a      	ldr	r2, [r7, #16]
 800a99e:	429a      	cmp	r2, r3
 800a9a0:	d349      	bcc.n	800aa36 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a9a2:	4b36      	ldr	r3, [pc, #216]	@ (800aa7c <xTaskIncrementTick+0x150>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d104      	bne.n	800a9b6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9ac:	4b36      	ldr	r3, [pc, #216]	@ (800aa88 <xTaskIncrementTick+0x15c>)
 800a9ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a9b2:	601a      	str	r2, [r3, #0]
					break;
 800a9b4:	e03f      	b.n	800aa36 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9b6:	4b31      	ldr	r3, [pc, #196]	@ (800aa7c <xTaskIncrementTick+0x150>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	68db      	ldr	r3, [r3, #12]
 800a9bc:	68db      	ldr	r3, [r3, #12]
 800a9be:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	685b      	ldr	r3, [r3, #4]
 800a9c4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a9c6:	693a      	ldr	r2, [r7, #16]
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	429a      	cmp	r2, r3
 800a9cc:	d203      	bcs.n	800a9d6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a9ce:	4a2e      	ldr	r2, [pc, #184]	@ (800aa88 <xTaskIncrementTick+0x15c>)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a9d4:	e02f      	b.n	800aa36 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	3304      	adds	r3, #4
 800a9da:	4618      	mov	r0, r3
 800a9dc:	f7fe fc50 	bl	8009280 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d004      	beq.n	800a9f2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	3318      	adds	r3, #24
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	f7fe fc47 	bl	8009280 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9f6:	4b25      	ldr	r3, [pc, #148]	@ (800aa8c <xTaskIncrementTick+0x160>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	429a      	cmp	r2, r3
 800a9fc:	d903      	bls.n	800aa06 <xTaskIncrementTick+0xda>
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa02:	4a22      	ldr	r2, [pc, #136]	@ (800aa8c <xTaskIncrementTick+0x160>)
 800aa04:	6013      	str	r3, [r2, #0]
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa0a:	4613      	mov	r3, r2
 800aa0c:	009b      	lsls	r3, r3, #2
 800aa0e:	4413      	add	r3, r2
 800aa10:	009b      	lsls	r3, r3, #2
 800aa12:	4a1f      	ldr	r2, [pc, #124]	@ (800aa90 <xTaskIncrementTick+0x164>)
 800aa14:	441a      	add	r2, r3
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	3304      	adds	r3, #4
 800aa1a:	4619      	mov	r1, r3
 800aa1c:	4610      	mov	r0, r2
 800aa1e:	f7fe fbd2 	bl	80091c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa22:	68bb      	ldr	r3, [r7, #8]
 800aa24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa26:	4b1b      	ldr	r3, [pc, #108]	@ (800aa94 <xTaskIncrementTick+0x168>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa2c:	429a      	cmp	r2, r3
 800aa2e:	d3b8      	bcc.n	800a9a2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800aa30:	2301      	movs	r3, #1
 800aa32:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa34:	e7b5      	b.n	800a9a2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800aa36:	4b17      	ldr	r3, [pc, #92]	@ (800aa94 <xTaskIncrementTick+0x168>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa3c:	4914      	ldr	r1, [pc, #80]	@ (800aa90 <xTaskIncrementTick+0x164>)
 800aa3e:	4613      	mov	r3, r2
 800aa40:	009b      	lsls	r3, r3, #2
 800aa42:	4413      	add	r3, r2
 800aa44:	009b      	lsls	r3, r3, #2
 800aa46:	440b      	add	r3, r1
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	2b01      	cmp	r3, #1
 800aa4c:	d901      	bls.n	800aa52 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800aa4e:	2301      	movs	r3, #1
 800aa50:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800aa52:	4b11      	ldr	r3, [pc, #68]	@ (800aa98 <xTaskIncrementTick+0x16c>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d007      	beq.n	800aa6a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	617b      	str	r3, [r7, #20]
 800aa5e:	e004      	b.n	800aa6a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800aa60:	4b0e      	ldr	r3, [pc, #56]	@ (800aa9c <xTaskIncrementTick+0x170>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	3301      	adds	r3, #1
 800aa66:	4a0d      	ldr	r2, [pc, #52]	@ (800aa9c <xTaskIncrementTick+0x170>)
 800aa68:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800aa6a:	697b      	ldr	r3, [r7, #20]
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	3718      	adds	r7, #24
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bd80      	pop	{r7, pc}
 800aa74:	20001204 	.word	0x20001204
 800aa78:	200011e0 	.word	0x200011e0
 800aa7c:	20001194 	.word	0x20001194
 800aa80:	20001198 	.word	0x20001198
 800aa84:	200011f4 	.word	0x200011f4
 800aa88:	200011fc 	.word	0x200011fc
 800aa8c:	200011e4 	.word	0x200011e4
 800aa90:	20000d0c 	.word	0x20000d0c
 800aa94:	20000d08 	.word	0x20000d08
 800aa98:	200011f0 	.word	0x200011f0
 800aa9c:	200011ec 	.word	0x200011ec

0800aaa0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800aaa0:	b480      	push	{r7}
 800aaa2:	b085      	sub	sp, #20
 800aaa4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800aaa6:	4b28      	ldr	r3, [pc, #160]	@ (800ab48 <vTaskSwitchContext+0xa8>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d003      	beq.n	800aab6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800aaae:	4b27      	ldr	r3, [pc, #156]	@ (800ab4c <vTaskSwitchContext+0xac>)
 800aab0:	2201      	movs	r2, #1
 800aab2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800aab4:	e042      	b.n	800ab3c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800aab6:	4b25      	ldr	r3, [pc, #148]	@ (800ab4c <vTaskSwitchContext+0xac>)
 800aab8:	2200      	movs	r2, #0
 800aaba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aabc:	4b24      	ldr	r3, [pc, #144]	@ (800ab50 <vTaskSwitchContext+0xb0>)
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	60fb      	str	r3, [r7, #12]
 800aac2:	e011      	b.n	800aae8 <vTaskSwitchContext+0x48>
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d10b      	bne.n	800aae2 <vTaskSwitchContext+0x42>
	__asm volatile
 800aaca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aace:	f383 8811 	msr	BASEPRI, r3
 800aad2:	f3bf 8f6f 	isb	sy
 800aad6:	f3bf 8f4f 	dsb	sy
 800aada:	607b      	str	r3, [r7, #4]
}
 800aadc:	bf00      	nop
 800aade:	bf00      	nop
 800aae0:	e7fd      	b.n	800aade <vTaskSwitchContext+0x3e>
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	3b01      	subs	r3, #1
 800aae6:	60fb      	str	r3, [r7, #12]
 800aae8:	491a      	ldr	r1, [pc, #104]	@ (800ab54 <vTaskSwitchContext+0xb4>)
 800aaea:	68fa      	ldr	r2, [r7, #12]
 800aaec:	4613      	mov	r3, r2
 800aaee:	009b      	lsls	r3, r3, #2
 800aaf0:	4413      	add	r3, r2
 800aaf2:	009b      	lsls	r3, r3, #2
 800aaf4:	440b      	add	r3, r1
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d0e3      	beq.n	800aac4 <vTaskSwitchContext+0x24>
 800aafc:	68fa      	ldr	r2, [r7, #12]
 800aafe:	4613      	mov	r3, r2
 800ab00:	009b      	lsls	r3, r3, #2
 800ab02:	4413      	add	r3, r2
 800ab04:	009b      	lsls	r3, r3, #2
 800ab06:	4a13      	ldr	r2, [pc, #76]	@ (800ab54 <vTaskSwitchContext+0xb4>)
 800ab08:	4413      	add	r3, r2
 800ab0a:	60bb      	str	r3, [r7, #8]
 800ab0c:	68bb      	ldr	r3, [r7, #8]
 800ab0e:	685b      	ldr	r3, [r3, #4]
 800ab10:	685a      	ldr	r2, [r3, #4]
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	605a      	str	r2, [r3, #4]
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	685a      	ldr	r2, [r3, #4]
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	3308      	adds	r3, #8
 800ab1e:	429a      	cmp	r2, r3
 800ab20:	d104      	bne.n	800ab2c <vTaskSwitchContext+0x8c>
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	685b      	ldr	r3, [r3, #4]
 800ab26:	685a      	ldr	r2, [r3, #4]
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	605a      	str	r2, [r3, #4]
 800ab2c:	68bb      	ldr	r3, [r7, #8]
 800ab2e:	685b      	ldr	r3, [r3, #4]
 800ab30:	68db      	ldr	r3, [r3, #12]
 800ab32:	4a09      	ldr	r2, [pc, #36]	@ (800ab58 <vTaskSwitchContext+0xb8>)
 800ab34:	6013      	str	r3, [r2, #0]
 800ab36:	4a06      	ldr	r2, [pc, #24]	@ (800ab50 <vTaskSwitchContext+0xb0>)
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	6013      	str	r3, [r2, #0]
}
 800ab3c:	bf00      	nop
 800ab3e:	3714      	adds	r7, #20
 800ab40:	46bd      	mov	sp, r7
 800ab42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab46:	4770      	bx	lr
 800ab48:	20001204 	.word	0x20001204
 800ab4c:	200011f0 	.word	0x200011f0
 800ab50:	200011e4 	.word	0x200011e4
 800ab54:	20000d0c 	.word	0x20000d0c
 800ab58:	20000d08 	.word	0x20000d08

0800ab5c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	b084      	sub	sp, #16
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
 800ab64:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d10b      	bne.n	800ab84 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ab6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab70:	f383 8811 	msr	BASEPRI, r3
 800ab74:	f3bf 8f6f 	isb	sy
 800ab78:	f3bf 8f4f 	dsb	sy
 800ab7c:	60fb      	str	r3, [r7, #12]
}
 800ab7e:	bf00      	nop
 800ab80:	bf00      	nop
 800ab82:	e7fd      	b.n	800ab80 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ab84:	4b07      	ldr	r3, [pc, #28]	@ (800aba4 <vTaskPlaceOnEventList+0x48>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	3318      	adds	r3, #24
 800ab8a:	4619      	mov	r1, r3
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	f7fe fb3e 	bl	800920e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ab92:	2101      	movs	r1, #1
 800ab94:	6838      	ldr	r0, [r7, #0]
 800ab96:	f000 fb81 	bl	800b29c <prvAddCurrentTaskToDelayedList>
}
 800ab9a:	bf00      	nop
 800ab9c:	3710      	adds	r7, #16
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	bd80      	pop	{r7, pc}
 800aba2:	bf00      	nop
 800aba4:	20000d08 	.word	0x20000d08

0800aba8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b086      	sub	sp, #24
 800abac:	af00      	add	r7, sp, #0
 800abae:	60f8      	str	r0, [r7, #12]
 800abb0:	60b9      	str	r1, [r7, #8]
 800abb2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d10b      	bne.n	800abd2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800abba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abbe:	f383 8811 	msr	BASEPRI, r3
 800abc2:	f3bf 8f6f 	isb	sy
 800abc6:	f3bf 8f4f 	dsb	sy
 800abca:	617b      	str	r3, [r7, #20]
}
 800abcc:	bf00      	nop
 800abce:	bf00      	nop
 800abd0:	e7fd      	b.n	800abce <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800abd2:	4b0a      	ldr	r3, [pc, #40]	@ (800abfc <vTaskPlaceOnEventListRestricted+0x54>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	3318      	adds	r3, #24
 800abd8:	4619      	mov	r1, r3
 800abda:	68f8      	ldr	r0, [r7, #12]
 800abdc:	f7fe faf3 	bl	80091c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d002      	beq.n	800abec <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800abe6:	f04f 33ff 	mov.w	r3, #4294967295
 800abea:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800abec:	6879      	ldr	r1, [r7, #4]
 800abee:	68b8      	ldr	r0, [r7, #8]
 800abf0:	f000 fb54 	bl	800b29c <prvAddCurrentTaskToDelayedList>
	}
 800abf4:	bf00      	nop
 800abf6:	3718      	adds	r7, #24
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}
 800abfc:	20000d08 	.word	0x20000d08

0800ac00 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b086      	sub	sp, #24
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	68db      	ldr	r3, [r3, #12]
 800ac0c:	68db      	ldr	r3, [r3, #12]
 800ac0e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ac10:	693b      	ldr	r3, [r7, #16]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d10b      	bne.n	800ac2e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ac16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac1a:	f383 8811 	msr	BASEPRI, r3
 800ac1e:	f3bf 8f6f 	isb	sy
 800ac22:	f3bf 8f4f 	dsb	sy
 800ac26:	60fb      	str	r3, [r7, #12]
}
 800ac28:	bf00      	nop
 800ac2a:	bf00      	nop
 800ac2c:	e7fd      	b.n	800ac2a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	3318      	adds	r3, #24
 800ac32:	4618      	mov	r0, r3
 800ac34:	f7fe fb24 	bl	8009280 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac38:	4b1d      	ldr	r3, [pc, #116]	@ (800acb0 <xTaskRemoveFromEventList+0xb0>)
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d11d      	bne.n	800ac7c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	3304      	adds	r3, #4
 800ac44:	4618      	mov	r0, r3
 800ac46:	f7fe fb1b 	bl	8009280 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ac4a:	693b      	ldr	r3, [r7, #16]
 800ac4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac4e:	4b19      	ldr	r3, [pc, #100]	@ (800acb4 <xTaskRemoveFromEventList+0xb4>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	429a      	cmp	r2, r3
 800ac54:	d903      	bls.n	800ac5e <xTaskRemoveFromEventList+0x5e>
 800ac56:	693b      	ldr	r3, [r7, #16]
 800ac58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac5a:	4a16      	ldr	r2, [pc, #88]	@ (800acb4 <xTaskRemoveFromEventList+0xb4>)
 800ac5c:	6013      	str	r3, [r2, #0]
 800ac5e:	693b      	ldr	r3, [r7, #16]
 800ac60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac62:	4613      	mov	r3, r2
 800ac64:	009b      	lsls	r3, r3, #2
 800ac66:	4413      	add	r3, r2
 800ac68:	009b      	lsls	r3, r3, #2
 800ac6a:	4a13      	ldr	r2, [pc, #76]	@ (800acb8 <xTaskRemoveFromEventList+0xb8>)
 800ac6c:	441a      	add	r2, r3
 800ac6e:	693b      	ldr	r3, [r7, #16]
 800ac70:	3304      	adds	r3, #4
 800ac72:	4619      	mov	r1, r3
 800ac74:	4610      	mov	r0, r2
 800ac76:	f7fe faa6 	bl	80091c6 <vListInsertEnd>
 800ac7a:	e005      	b.n	800ac88 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ac7c:	693b      	ldr	r3, [r7, #16]
 800ac7e:	3318      	adds	r3, #24
 800ac80:	4619      	mov	r1, r3
 800ac82:	480e      	ldr	r0, [pc, #56]	@ (800acbc <xTaskRemoveFromEventList+0xbc>)
 800ac84:	f7fe fa9f 	bl	80091c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ac88:	693b      	ldr	r3, [r7, #16]
 800ac8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac8c:	4b0c      	ldr	r3, [pc, #48]	@ (800acc0 <xTaskRemoveFromEventList+0xc0>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac92:	429a      	cmp	r2, r3
 800ac94:	d905      	bls.n	800aca2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ac96:	2301      	movs	r3, #1
 800ac98:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ac9a:	4b0a      	ldr	r3, [pc, #40]	@ (800acc4 <xTaskRemoveFromEventList+0xc4>)
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	601a      	str	r2, [r3, #0]
 800aca0:	e001      	b.n	800aca6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800aca2:	2300      	movs	r3, #0
 800aca4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800aca6:	697b      	ldr	r3, [r7, #20]
}
 800aca8:	4618      	mov	r0, r3
 800acaa:	3718      	adds	r7, #24
 800acac:	46bd      	mov	sp, r7
 800acae:	bd80      	pop	{r7, pc}
 800acb0:	20001204 	.word	0x20001204
 800acb4:	200011e4 	.word	0x200011e4
 800acb8:	20000d0c 	.word	0x20000d0c
 800acbc:	2000119c 	.word	0x2000119c
 800acc0:	20000d08 	.word	0x20000d08
 800acc4:	200011f0 	.word	0x200011f0

0800acc8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800acc8:	b480      	push	{r7}
 800acca:	b083      	sub	sp, #12
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800acd0:	4b06      	ldr	r3, [pc, #24]	@ (800acec <vTaskInternalSetTimeOutState+0x24>)
 800acd2:	681a      	ldr	r2, [r3, #0]
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800acd8:	4b05      	ldr	r3, [pc, #20]	@ (800acf0 <vTaskInternalSetTimeOutState+0x28>)
 800acda:	681a      	ldr	r2, [r3, #0]
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	605a      	str	r2, [r3, #4]
}
 800ace0:	bf00      	nop
 800ace2:	370c      	adds	r7, #12
 800ace4:	46bd      	mov	sp, r7
 800ace6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acea:	4770      	bx	lr
 800acec:	200011f4 	.word	0x200011f4
 800acf0:	200011e0 	.word	0x200011e0

0800acf4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b088      	sub	sp, #32
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
 800acfc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d10b      	bne.n	800ad1c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ad04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad08:	f383 8811 	msr	BASEPRI, r3
 800ad0c:	f3bf 8f6f 	isb	sy
 800ad10:	f3bf 8f4f 	dsb	sy
 800ad14:	613b      	str	r3, [r7, #16]
}
 800ad16:	bf00      	nop
 800ad18:	bf00      	nop
 800ad1a:	e7fd      	b.n	800ad18 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d10b      	bne.n	800ad3a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ad22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad26:	f383 8811 	msr	BASEPRI, r3
 800ad2a:	f3bf 8f6f 	isb	sy
 800ad2e:	f3bf 8f4f 	dsb	sy
 800ad32:	60fb      	str	r3, [r7, #12]
}
 800ad34:	bf00      	nop
 800ad36:	bf00      	nop
 800ad38:	e7fd      	b.n	800ad36 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ad3a:	f000 ff8d 	bl	800bc58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ad3e:	4b1d      	ldr	r3, [pc, #116]	@ (800adb4 <xTaskCheckForTimeOut+0xc0>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	685b      	ldr	r3, [r3, #4]
 800ad48:	69ba      	ldr	r2, [r7, #24]
 800ad4a:	1ad3      	subs	r3, r2, r3
 800ad4c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad56:	d102      	bne.n	800ad5e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ad58:	2300      	movs	r3, #0
 800ad5a:	61fb      	str	r3, [r7, #28]
 800ad5c:	e023      	b.n	800ada6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681a      	ldr	r2, [r3, #0]
 800ad62:	4b15      	ldr	r3, [pc, #84]	@ (800adb8 <xTaskCheckForTimeOut+0xc4>)
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	429a      	cmp	r2, r3
 800ad68:	d007      	beq.n	800ad7a <xTaskCheckForTimeOut+0x86>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	685b      	ldr	r3, [r3, #4]
 800ad6e:	69ba      	ldr	r2, [r7, #24]
 800ad70:	429a      	cmp	r2, r3
 800ad72:	d302      	bcc.n	800ad7a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ad74:	2301      	movs	r3, #1
 800ad76:	61fb      	str	r3, [r7, #28]
 800ad78:	e015      	b.n	800ada6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	697a      	ldr	r2, [r7, #20]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	d20b      	bcs.n	800ad9c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	681a      	ldr	r2, [r3, #0]
 800ad88:	697b      	ldr	r3, [r7, #20]
 800ad8a:	1ad2      	subs	r2, r2, r3
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ad90:	6878      	ldr	r0, [r7, #4]
 800ad92:	f7ff ff99 	bl	800acc8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ad96:	2300      	movs	r3, #0
 800ad98:	61fb      	str	r3, [r7, #28]
 800ad9a:	e004      	b.n	800ada6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	2200      	movs	r2, #0
 800ada0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ada2:	2301      	movs	r3, #1
 800ada4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ada6:	f000 ff89 	bl	800bcbc <vPortExitCritical>

	return xReturn;
 800adaa:	69fb      	ldr	r3, [r7, #28]
}
 800adac:	4618      	mov	r0, r3
 800adae:	3720      	adds	r7, #32
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}
 800adb4:	200011e0 	.word	0x200011e0
 800adb8:	200011f4 	.word	0x200011f4

0800adbc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800adbc:	b480      	push	{r7}
 800adbe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800adc0:	4b03      	ldr	r3, [pc, #12]	@ (800add0 <vTaskMissedYield+0x14>)
 800adc2:	2201      	movs	r2, #1
 800adc4:	601a      	str	r2, [r3, #0]
}
 800adc6:	bf00      	nop
 800adc8:	46bd      	mov	sp, r7
 800adca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adce:	4770      	bx	lr
 800add0:	200011f0 	.word	0x200011f0

0800add4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b082      	sub	sp, #8
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800addc:	f000 f852 	bl	800ae84 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ade0:	4b06      	ldr	r3, [pc, #24]	@ (800adfc <prvIdleTask+0x28>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	2b01      	cmp	r3, #1
 800ade6:	d9f9      	bls.n	800addc <prvIdleTask+0x8>
			{
				taskYIELD();
 800ade8:	4b05      	ldr	r3, [pc, #20]	@ (800ae00 <prvIdleTask+0x2c>)
 800adea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adee:	601a      	str	r2, [r3, #0]
 800adf0:	f3bf 8f4f 	dsb	sy
 800adf4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800adf8:	e7f0      	b.n	800addc <prvIdleTask+0x8>
 800adfa:	bf00      	nop
 800adfc:	20000d0c 	.word	0x20000d0c
 800ae00:	e000ed04 	.word	0xe000ed04

0800ae04 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b082      	sub	sp, #8
 800ae08:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	607b      	str	r3, [r7, #4]
 800ae0e:	e00c      	b.n	800ae2a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ae10:	687a      	ldr	r2, [r7, #4]
 800ae12:	4613      	mov	r3, r2
 800ae14:	009b      	lsls	r3, r3, #2
 800ae16:	4413      	add	r3, r2
 800ae18:	009b      	lsls	r3, r3, #2
 800ae1a:	4a12      	ldr	r2, [pc, #72]	@ (800ae64 <prvInitialiseTaskLists+0x60>)
 800ae1c:	4413      	add	r3, r2
 800ae1e:	4618      	mov	r0, r3
 800ae20:	f7fe f9a4 	bl	800916c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	3301      	adds	r3, #1
 800ae28:	607b      	str	r3, [r7, #4]
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2b37      	cmp	r3, #55	@ 0x37
 800ae2e:	d9ef      	bls.n	800ae10 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ae30:	480d      	ldr	r0, [pc, #52]	@ (800ae68 <prvInitialiseTaskLists+0x64>)
 800ae32:	f7fe f99b 	bl	800916c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ae36:	480d      	ldr	r0, [pc, #52]	@ (800ae6c <prvInitialiseTaskLists+0x68>)
 800ae38:	f7fe f998 	bl	800916c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ae3c:	480c      	ldr	r0, [pc, #48]	@ (800ae70 <prvInitialiseTaskLists+0x6c>)
 800ae3e:	f7fe f995 	bl	800916c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ae42:	480c      	ldr	r0, [pc, #48]	@ (800ae74 <prvInitialiseTaskLists+0x70>)
 800ae44:	f7fe f992 	bl	800916c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ae48:	480b      	ldr	r0, [pc, #44]	@ (800ae78 <prvInitialiseTaskLists+0x74>)
 800ae4a:	f7fe f98f 	bl	800916c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ae4e:	4b0b      	ldr	r3, [pc, #44]	@ (800ae7c <prvInitialiseTaskLists+0x78>)
 800ae50:	4a05      	ldr	r2, [pc, #20]	@ (800ae68 <prvInitialiseTaskLists+0x64>)
 800ae52:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ae54:	4b0a      	ldr	r3, [pc, #40]	@ (800ae80 <prvInitialiseTaskLists+0x7c>)
 800ae56:	4a05      	ldr	r2, [pc, #20]	@ (800ae6c <prvInitialiseTaskLists+0x68>)
 800ae58:	601a      	str	r2, [r3, #0]
}
 800ae5a:	bf00      	nop
 800ae5c:	3708      	adds	r7, #8
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	bd80      	pop	{r7, pc}
 800ae62:	bf00      	nop
 800ae64:	20000d0c 	.word	0x20000d0c
 800ae68:	2000116c 	.word	0x2000116c
 800ae6c:	20001180 	.word	0x20001180
 800ae70:	2000119c 	.word	0x2000119c
 800ae74:	200011b0 	.word	0x200011b0
 800ae78:	200011c8 	.word	0x200011c8
 800ae7c:	20001194 	.word	0x20001194
 800ae80:	20001198 	.word	0x20001198

0800ae84 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b082      	sub	sp, #8
 800ae88:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ae8a:	e019      	b.n	800aec0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ae8c:	f000 fee4 	bl	800bc58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae90:	4b10      	ldr	r3, [pc, #64]	@ (800aed4 <prvCheckTasksWaitingTermination+0x50>)
 800ae92:	68db      	ldr	r3, [r3, #12]
 800ae94:	68db      	ldr	r3, [r3, #12]
 800ae96:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	3304      	adds	r3, #4
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	f7fe f9ef 	bl	8009280 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800aea2:	4b0d      	ldr	r3, [pc, #52]	@ (800aed8 <prvCheckTasksWaitingTermination+0x54>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	3b01      	subs	r3, #1
 800aea8:	4a0b      	ldr	r2, [pc, #44]	@ (800aed8 <prvCheckTasksWaitingTermination+0x54>)
 800aeaa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800aeac:	4b0b      	ldr	r3, [pc, #44]	@ (800aedc <prvCheckTasksWaitingTermination+0x58>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	3b01      	subs	r3, #1
 800aeb2:	4a0a      	ldr	r2, [pc, #40]	@ (800aedc <prvCheckTasksWaitingTermination+0x58>)
 800aeb4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800aeb6:	f000 ff01 	bl	800bcbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f000 f810 	bl	800aee0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aec0:	4b06      	ldr	r3, [pc, #24]	@ (800aedc <prvCheckTasksWaitingTermination+0x58>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d1e1      	bne.n	800ae8c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aec8:	bf00      	nop
 800aeca:	bf00      	nop
 800aecc:	3708      	adds	r7, #8
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd80      	pop	{r7, pc}
 800aed2:	bf00      	nop
 800aed4:	200011b0 	.word	0x200011b0
 800aed8:	200011dc 	.word	0x200011dc
 800aedc:	200011c4 	.word	0x200011c4

0800aee0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b084      	sub	sp, #16
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d108      	bne.n	800af04 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aef6:	4618      	mov	r0, r3
 800aef8:	f001 f89e 	bl	800c038 <vPortFree>
				vPortFree( pxTCB );
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f001 f89b 	bl	800c038 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800af02:	e019      	b.n	800af38 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	d103      	bne.n	800af16 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	f001 f892 	bl	800c038 <vPortFree>
	}
 800af14:	e010      	b.n	800af38 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800af1c:	2b02      	cmp	r3, #2
 800af1e:	d00b      	beq.n	800af38 <prvDeleteTCB+0x58>
	__asm volatile
 800af20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af24:	f383 8811 	msr	BASEPRI, r3
 800af28:	f3bf 8f6f 	isb	sy
 800af2c:	f3bf 8f4f 	dsb	sy
 800af30:	60fb      	str	r3, [r7, #12]
}
 800af32:	bf00      	nop
 800af34:	bf00      	nop
 800af36:	e7fd      	b.n	800af34 <prvDeleteTCB+0x54>
	}
 800af38:	bf00      	nop
 800af3a:	3710      	adds	r7, #16
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}

0800af40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800af40:	b480      	push	{r7}
 800af42:	b083      	sub	sp, #12
 800af44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af46:	4b0c      	ldr	r3, [pc, #48]	@ (800af78 <prvResetNextTaskUnblockTime+0x38>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d104      	bne.n	800af5a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800af50:	4b0a      	ldr	r3, [pc, #40]	@ (800af7c <prvResetNextTaskUnblockTime+0x3c>)
 800af52:	f04f 32ff 	mov.w	r2, #4294967295
 800af56:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800af58:	e008      	b.n	800af6c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af5a:	4b07      	ldr	r3, [pc, #28]	@ (800af78 <prvResetNextTaskUnblockTime+0x38>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	68db      	ldr	r3, [r3, #12]
 800af60:	68db      	ldr	r3, [r3, #12]
 800af62:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	685b      	ldr	r3, [r3, #4]
 800af68:	4a04      	ldr	r2, [pc, #16]	@ (800af7c <prvResetNextTaskUnblockTime+0x3c>)
 800af6a:	6013      	str	r3, [r2, #0]
}
 800af6c:	bf00      	nop
 800af6e:	370c      	adds	r7, #12
 800af70:	46bd      	mov	sp, r7
 800af72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af76:	4770      	bx	lr
 800af78:	20001194 	.word	0x20001194
 800af7c:	200011fc 	.word	0x200011fc

0800af80 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800af80:	b480      	push	{r7}
 800af82:	b083      	sub	sp, #12
 800af84:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800af86:	4b0b      	ldr	r3, [pc, #44]	@ (800afb4 <xTaskGetSchedulerState+0x34>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d102      	bne.n	800af94 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800af8e:	2301      	movs	r3, #1
 800af90:	607b      	str	r3, [r7, #4]
 800af92:	e008      	b.n	800afa6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af94:	4b08      	ldr	r3, [pc, #32]	@ (800afb8 <xTaskGetSchedulerState+0x38>)
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d102      	bne.n	800afa2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800af9c:	2302      	movs	r3, #2
 800af9e:	607b      	str	r3, [r7, #4]
 800afa0:	e001      	b.n	800afa6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800afa2:	2300      	movs	r3, #0
 800afa4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800afa6:	687b      	ldr	r3, [r7, #4]
	}
 800afa8:	4618      	mov	r0, r3
 800afaa:	370c      	adds	r7, #12
 800afac:	46bd      	mov	sp, r7
 800afae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb2:	4770      	bx	lr
 800afb4:	200011e8 	.word	0x200011e8
 800afb8:	20001204 	.word	0x20001204

0800afbc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b084      	sub	sp, #16
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800afc8:	2300      	movs	r3, #0
 800afca:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d051      	beq.n	800b076 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afd6:	4b2a      	ldr	r3, [pc, #168]	@ (800b080 <xTaskPriorityInherit+0xc4>)
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afdc:	429a      	cmp	r2, r3
 800afde:	d241      	bcs.n	800b064 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	699b      	ldr	r3, [r3, #24]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	db06      	blt.n	800aff6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800afe8:	4b25      	ldr	r3, [pc, #148]	@ (800b080 <xTaskPriorityInherit+0xc4>)
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afee:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800aff2:	68bb      	ldr	r3, [r7, #8]
 800aff4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800aff6:	68bb      	ldr	r3, [r7, #8]
 800aff8:	6959      	ldr	r1, [r3, #20]
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800affe:	4613      	mov	r3, r2
 800b000:	009b      	lsls	r3, r3, #2
 800b002:	4413      	add	r3, r2
 800b004:	009b      	lsls	r3, r3, #2
 800b006:	4a1f      	ldr	r2, [pc, #124]	@ (800b084 <xTaskPriorityInherit+0xc8>)
 800b008:	4413      	add	r3, r2
 800b00a:	4299      	cmp	r1, r3
 800b00c:	d122      	bne.n	800b054 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b00e:	68bb      	ldr	r3, [r7, #8]
 800b010:	3304      	adds	r3, #4
 800b012:	4618      	mov	r0, r3
 800b014:	f7fe f934 	bl	8009280 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b018:	4b19      	ldr	r3, [pc, #100]	@ (800b080 <xTaskPriorityInherit+0xc4>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b026:	4b18      	ldr	r3, [pc, #96]	@ (800b088 <xTaskPriorityInherit+0xcc>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	429a      	cmp	r2, r3
 800b02c:	d903      	bls.n	800b036 <xTaskPriorityInherit+0x7a>
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b032:	4a15      	ldr	r2, [pc, #84]	@ (800b088 <xTaskPriorityInherit+0xcc>)
 800b034:	6013      	str	r3, [r2, #0]
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b03a:	4613      	mov	r3, r2
 800b03c:	009b      	lsls	r3, r3, #2
 800b03e:	4413      	add	r3, r2
 800b040:	009b      	lsls	r3, r3, #2
 800b042:	4a10      	ldr	r2, [pc, #64]	@ (800b084 <xTaskPriorityInherit+0xc8>)
 800b044:	441a      	add	r2, r3
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	3304      	adds	r3, #4
 800b04a:	4619      	mov	r1, r3
 800b04c:	4610      	mov	r0, r2
 800b04e:	f7fe f8ba 	bl	80091c6 <vListInsertEnd>
 800b052:	e004      	b.n	800b05e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b054:	4b0a      	ldr	r3, [pc, #40]	@ (800b080 <xTaskPriorityInherit+0xc4>)
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b05e:	2301      	movs	r3, #1
 800b060:	60fb      	str	r3, [r7, #12]
 800b062:	e008      	b.n	800b076 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b064:	68bb      	ldr	r3, [r7, #8]
 800b066:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b068:	4b05      	ldr	r3, [pc, #20]	@ (800b080 <xTaskPriorityInherit+0xc4>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b06e:	429a      	cmp	r2, r3
 800b070:	d201      	bcs.n	800b076 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b072:	2301      	movs	r3, #1
 800b074:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b076:	68fb      	ldr	r3, [r7, #12]
	}
 800b078:	4618      	mov	r0, r3
 800b07a:	3710      	adds	r7, #16
 800b07c:	46bd      	mov	sp, r7
 800b07e:	bd80      	pop	{r7, pc}
 800b080:	20000d08 	.word	0x20000d08
 800b084:	20000d0c 	.word	0x20000d0c
 800b088:	200011e4 	.word	0x200011e4

0800b08c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b086      	sub	sp, #24
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b098:	2300      	movs	r3, #0
 800b09a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d058      	beq.n	800b154 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b0a2:	4b2f      	ldr	r3, [pc, #188]	@ (800b160 <xTaskPriorityDisinherit+0xd4>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	693a      	ldr	r2, [r7, #16]
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d00b      	beq.n	800b0c4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b0ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0b0:	f383 8811 	msr	BASEPRI, r3
 800b0b4:	f3bf 8f6f 	isb	sy
 800b0b8:	f3bf 8f4f 	dsb	sy
 800b0bc:	60fb      	str	r3, [r7, #12]
}
 800b0be:	bf00      	nop
 800b0c0:	bf00      	nop
 800b0c2:	e7fd      	b.n	800b0c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b0c4:	693b      	ldr	r3, [r7, #16]
 800b0c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d10b      	bne.n	800b0e4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b0cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0d0:	f383 8811 	msr	BASEPRI, r3
 800b0d4:	f3bf 8f6f 	isb	sy
 800b0d8:	f3bf 8f4f 	dsb	sy
 800b0dc:	60bb      	str	r3, [r7, #8]
}
 800b0de:	bf00      	nop
 800b0e0:	bf00      	nop
 800b0e2:	e7fd      	b.n	800b0e0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b0e4:	693b      	ldr	r3, [r7, #16]
 800b0e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0e8:	1e5a      	subs	r2, r3, #1
 800b0ea:	693b      	ldr	r3, [r7, #16]
 800b0ec:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b0ee:	693b      	ldr	r3, [r7, #16]
 800b0f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0f2:	693b      	ldr	r3, [r7, #16]
 800b0f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0f6:	429a      	cmp	r2, r3
 800b0f8:	d02c      	beq.n	800b154 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d128      	bne.n	800b154 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	3304      	adds	r3, #4
 800b106:	4618      	mov	r0, r3
 800b108:	f7fe f8ba 	bl	8009280 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b10c:	693b      	ldr	r3, [r7, #16]
 800b10e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b110:	693b      	ldr	r3, [r7, #16]
 800b112:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b114:	693b      	ldr	r3, [r7, #16]
 800b116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b118:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b11c:	693b      	ldr	r3, [r7, #16]
 800b11e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b120:	693b      	ldr	r3, [r7, #16]
 800b122:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b124:	4b0f      	ldr	r3, [pc, #60]	@ (800b164 <xTaskPriorityDisinherit+0xd8>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	429a      	cmp	r2, r3
 800b12a:	d903      	bls.n	800b134 <xTaskPriorityDisinherit+0xa8>
 800b12c:	693b      	ldr	r3, [r7, #16]
 800b12e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b130:	4a0c      	ldr	r2, [pc, #48]	@ (800b164 <xTaskPriorityDisinherit+0xd8>)
 800b132:	6013      	str	r3, [r2, #0]
 800b134:	693b      	ldr	r3, [r7, #16]
 800b136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b138:	4613      	mov	r3, r2
 800b13a:	009b      	lsls	r3, r3, #2
 800b13c:	4413      	add	r3, r2
 800b13e:	009b      	lsls	r3, r3, #2
 800b140:	4a09      	ldr	r2, [pc, #36]	@ (800b168 <xTaskPriorityDisinherit+0xdc>)
 800b142:	441a      	add	r2, r3
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	3304      	adds	r3, #4
 800b148:	4619      	mov	r1, r3
 800b14a:	4610      	mov	r0, r2
 800b14c:	f7fe f83b 	bl	80091c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b150:	2301      	movs	r3, #1
 800b152:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b154:	697b      	ldr	r3, [r7, #20]
	}
 800b156:	4618      	mov	r0, r3
 800b158:	3718      	adds	r7, #24
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bd80      	pop	{r7, pc}
 800b15e:	bf00      	nop
 800b160:	20000d08 	.word	0x20000d08
 800b164:	200011e4 	.word	0x200011e4
 800b168:	20000d0c 	.word	0x20000d0c

0800b16c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b088      	sub	sp, #32
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
 800b174:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b17a:	2301      	movs	r3, #1
 800b17c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d06c      	beq.n	800b25e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b184:	69bb      	ldr	r3, [r7, #24]
 800b186:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d10b      	bne.n	800b1a4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b18c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b190:	f383 8811 	msr	BASEPRI, r3
 800b194:	f3bf 8f6f 	isb	sy
 800b198:	f3bf 8f4f 	dsb	sy
 800b19c:	60fb      	str	r3, [r7, #12]
}
 800b19e:	bf00      	nop
 800b1a0:	bf00      	nop
 800b1a2:	e7fd      	b.n	800b1a0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b1a4:	69bb      	ldr	r3, [r7, #24]
 800b1a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b1a8:	683a      	ldr	r2, [r7, #0]
 800b1aa:	429a      	cmp	r2, r3
 800b1ac:	d902      	bls.n	800b1b4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b1ae:	683b      	ldr	r3, [r7, #0]
 800b1b0:	61fb      	str	r3, [r7, #28]
 800b1b2:	e002      	b.n	800b1ba <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b1b4:	69bb      	ldr	r3, [r7, #24]
 800b1b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b1b8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b1ba:	69bb      	ldr	r3, [r7, #24]
 800b1bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1be:	69fa      	ldr	r2, [r7, #28]
 800b1c0:	429a      	cmp	r2, r3
 800b1c2:	d04c      	beq.n	800b25e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b1c4:	69bb      	ldr	r3, [r7, #24]
 800b1c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1c8:	697a      	ldr	r2, [r7, #20]
 800b1ca:	429a      	cmp	r2, r3
 800b1cc:	d147      	bne.n	800b25e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b1ce:	4b26      	ldr	r3, [pc, #152]	@ (800b268 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	69ba      	ldr	r2, [r7, #24]
 800b1d4:	429a      	cmp	r2, r3
 800b1d6:	d10b      	bne.n	800b1f0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b1d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1dc:	f383 8811 	msr	BASEPRI, r3
 800b1e0:	f3bf 8f6f 	isb	sy
 800b1e4:	f3bf 8f4f 	dsb	sy
 800b1e8:	60bb      	str	r3, [r7, #8]
}
 800b1ea:	bf00      	nop
 800b1ec:	bf00      	nop
 800b1ee:	e7fd      	b.n	800b1ec <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b1f0:	69bb      	ldr	r3, [r7, #24]
 800b1f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1f4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b1f6:	69bb      	ldr	r3, [r7, #24]
 800b1f8:	69fa      	ldr	r2, [r7, #28]
 800b1fa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b1fc:	69bb      	ldr	r3, [r7, #24]
 800b1fe:	699b      	ldr	r3, [r3, #24]
 800b200:	2b00      	cmp	r3, #0
 800b202:	db04      	blt.n	800b20e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b204:	69fb      	ldr	r3, [r7, #28]
 800b206:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b20a:	69bb      	ldr	r3, [r7, #24]
 800b20c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b20e:	69bb      	ldr	r3, [r7, #24]
 800b210:	6959      	ldr	r1, [r3, #20]
 800b212:	693a      	ldr	r2, [r7, #16]
 800b214:	4613      	mov	r3, r2
 800b216:	009b      	lsls	r3, r3, #2
 800b218:	4413      	add	r3, r2
 800b21a:	009b      	lsls	r3, r3, #2
 800b21c:	4a13      	ldr	r2, [pc, #76]	@ (800b26c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b21e:	4413      	add	r3, r2
 800b220:	4299      	cmp	r1, r3
 800b222:	d11c      	bne.n	800b25e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b224:	69bb      	ldr	r3, [r7, #24]
 800b226:	3304      	adds	r3, #4
 800b228:	4618      	mov	r0, r3
 800b22a:	f7fe f829 	bl	8009280 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b22e:	69bb      	ldr	r3, [r7, #24]
 800b230:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b232:	4b0f      	ldr	r3, [pc, #60]	@ (800b270 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	429a      	cmp	r2, r3
 800b238:	d903      	bls.n	800b242 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800b23a:	69bb      	ldr	r3, [r7, #24]
 800b23c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b23e:	4a0c      	ldr	r2, [pc, #48]	@ (800b270 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b240:	6013      	str	r3, [r2, #0]
 800b242:	69bb      	ldr	r3, [r7, #24]
 800b244:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b246:	4613      	mov	r3, r2
 800b248:	009b      	lsls	r3, r3, #2
 800b24a:	4413      	add	r3, r2
 800b24c:	009b      	lsls	r3, r3, #2
 800b24e:	4a07      	ldr	r2, [pc, #28]	@ (800b26c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b250:	441a      	add	r2, r3
 800b252:	69bb      	ldr	r3, [r7, #24]
 800b254:	3304      	adds	r3, #4
 800b256:	4619      	mov	r1, r3
 800b258:	4610      	mov	r0, r2
 800b25a:	f7fd ffb4 	bl	80091c6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b25e:	bf00      	nop
 800b260:	3720      	adds	r7, #32
 800b262:	46bd      	mov	sp, r7
 800b264:	bd80      	pop	{r7, pc}
 800b266:	bf00      	nop
 800b268:	20000d08 	.word	0x20000d08
 800b26c:	20000d0c 	.word	0x20000d0c
 800b270:	200011e4 	.word	0x200011e4

0800b274 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b274:	b480      	push	{r7}
 800b276:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b278:	4b07      	ldr	r3, [pc, #28]	@ (800b298 <pvTaskIncrementMutexHeldCount+0x24>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d004      	beq.n	800b28a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b280:	4b05      	ldr	r3, [pc, #20]	@ (800b298 <pvTaskIncrementMutexHeldCount+0x24>)
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b286:	3201      	adds	r2, #1
 800b288:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800b28a:	4b03      	ldr	r3, [pc, #12]	@ (800b298 <pvTaskIncrementMutexHeldCount+0x24>)
 800b28c:	681b      	ldr	r3, [r3, #0]
	}
 800b28e:	4618      	mov	r0, r3
 800b290:	46bd      	mov	sp, r7
 800b292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b296:	4770      	bx	lr
 800b298:	20000d08 	.word	0x20000d08

0800b29c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b084      	sub	sp, #16
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
 800b2a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b2a6:	4b21      	ldr	r3, [pc, #132]	@ (800b32c <prvAddCurrentTaskToDelayedList+0x90>)
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b2ac:	4b20      	ldr	r3, [pc, #128]	@ (800b330 <prvAddCurrentTaskToDelayedList+0x94>)
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	3304      	adds	r3, #4
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	f7fd ffe4 	bl	8009280 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2be:	d10a      	bne.n	800b2d6 <prvAddCurrentTaskToDelayedList+0x3a>
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d007      	beq.n	800b2d6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b2c6:	4b1a      	ldr	r3, [pc, #104]	@ (800b330 <prvAddCurrentTaskToDelayedList+0x94>)
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	3304      	adds	r3, #4
 800b2cc:	4619      	mov	r1, r3
 800b2ce:	4819      	ldr	r0, [pc, #100]	@ (800b334 <prvAddCurrentTaskToDelayedList+0x98>)
 800b2d0:	f7fd ff79 	bl	80091c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b2d4:	e026      	b.n	800b324 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b2d6:	68fa      	ldr	r2, [r7, #12]
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	4413      	add	r3, r2
 800b2dc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b2de:	4b14      	ldr	r3, [pc, #80]	@ (800b330 <prvAddCurrentTaskToDelayedList+0x94>)
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	68ba      	ldr	r2, [r7, #8]
 800b2e4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b2e6:	68ba      	ldr	r2, [r7, #8]
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	429a      	cmp	r2, r3
 800b2ec:	d209      	bcs.n	800b302 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b2ee:	4b12      	ldr	r3, [pc, #72]	@ (800b338 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b2f0:	681a      	ldr	r2, [r3, #0]
 800b2f2:	4b0f      	ldr	r3, [pc, #60]	@ (800b330 <prvAddCurrentTaskToDelayedList+0x94>)
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	3304      	adds	r3, #4
 800b2f8:	4619      	mov	r1, r3
 800b2fa:	4610      	mov	r0, r2
 800b2fc:	f7fd ff87 	bl	800920e <vListInsert>
}
 800b300:	e010      	b.n	800b324 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b302:	4b0e      	ldr	r3, [pc, #56]	@ (800b33c <prvAddCurrentTaskToDelayedList+0xa0>)
 800b304:	681a      	ldr	r2, [r3, #0]
 800b306:	4b0a      	ldr	r3, [pc, #40]	@ (800b330 <prvAddCurrentTaskToDelayedList+0x94>)
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	3304      	adds	r3, #4
 800b30c:	4619      	mov	r1, r3
 800b30e:	4610      	mov	r0, r2
 800b310:	f7fd ff7d 	bl	800920e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b314:	4b0a      	ldr	r3, [pc, #40]	@ (800b340 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	68ba      	ldr	r2, [r7, #8]
 800b31a:	429a      	cmp	r2, r3
 800b31c:	d202      	bcs.n	800b324 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b31e:	4a08      	ldr	r2, [pc, #32]	@ (800b340 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	6013      	str	r3, [r2, #0]
}
 800b324:	bf00      	nop
 800b326:	3710      	adds	r7, #16
 800b328:	46bd      	mov	sp, r7
 800b32a:	bd80      	pop	{r7, pc}
 800b32c:	200011e0 	.word	0x200011e0
 800b330:	20000d08 	.word	0x20000d08
 800b334:	200011c8 	.word	0x200011c8
 800b338:	20001198 	.word	0x20001198
 800b33c:	20001194 	.word	0x20001194
 800b340:	200011fc 	.word	0x200011fc

0800b344 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b08a      	sub	sp, #40	@ 0x28
 800b348:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b34a:	2300      	movs	r3, #0
 800b34c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b34e:	f000 fb13 	bl	800b978 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b352:	4b1d      	ldr	r3, [pc, #116]	@ (800b3c8 <xTimerCreateTimerTask+0x84>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d021      	beq.n	800b39e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b35a:	2300      	movs	r3, #0
 800b35c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b35e:	2300      	movs	r3, #0
 800b360:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b362:	1d3a      	adds	r2, r7, #4
 800b364:	f107 0108 	add.w	r1, r7, #8
 800b368:	f107 030c 	add.w	r3, r7, #12
 800b36c:	4618      	mov	r0, r3
 800b36e:	f7fd fee3 	bl	8009138 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b372:	6879      	ldr	r1, [r7, #4]
 800b374:	68bb      	ldr	r3, [r7, #8]
 800b376:	68fa      	ldr	r2, [r7, #12]
 800b378:	9202      	str	r2, [sp, #8]
 800b37a:	9301      	str	r3, [sp, #4]
 800b37c:	2302      	movs	r3, #2
 800b37e:	9300      	str	r3, [sp, #0]
 800b380:	2300      	movs	r3, #0
 800b382:	460a      	mov	r2, r1
 800b384:	4911      	ldr	r1, [pc, #68]	@ (800b3cc <xTimerCreateTimerTask+0x88>)
 800b386:	4812      	ldr	r0, [pc, #72]	@ (800b3d0 <xTimerCreateTimerTask+0x8c>)
 800b388:	f7fe ffd0 	bl	800a32c <xTaskCreateStatic>
 800b38c:	4603      	mov	r3, r0
 800b38e:	4a11      	ldr	r2, [pc, #68]	@ (800b3d4 <xTimerCreateTimerTask+0x90>)
 800b390:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b392:	4b10      	ldr	r3, [pc, #64]	@ (800b3d4 <xTimerCreateTimerTask+0x90>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d001      	beq.n	800b39e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b39a:	2301      	movs	r3, #1
 800b39c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b39e:	697b      	ldr	r3, [r7, #20]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d10b      	bne.n	800b3bc <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b3a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3a8:	f383 8811 	msr	BASEPRI, r3
 800b3ac:	f3bf 8f6f 	isb	sy
 800b3b0:	f3bf 8f4f 	dsb	sy
 800b3b4:	613b      	str	r3, [r7, #16]
}
 800b3b6:	bf00      	nop
 800b3b8:	bf00      	nop
 800b3ba:	e7fd      	b.n	800b3b8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b3bc:	697b      	ldr	r3, [r7, #20]
}
 800b3be:	4618      	mov	r0, r3
 800b3c0:	3718      	adds	r7, #24
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	bd80      	pop	{r7, pc}
 800b3c6:	bf00      	nop
 800b3c8:	20001238 	.word	0x20001238
 800b3cc:	0800c5c0 	.word	0x0800c5c0
 800b3d0:	0800b511 	.word	0x0800b511
 800b3d4:	2000123c 	.word	0x2000123c

0800b3d8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b08a      	sub	sp, #40	@ 0x28
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	60f8      	str	r0, [r7, #12]
 800b3e0:	60b9      	str	r1, [r7, #8]
 800b3e2:	607a      	str	r2, [r7, #4]
 800b3e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d10b      	bne.n	800b408 <xTimerGenericCommand+0x30>
	__asm volatile
 800b3f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3f4:	f383 8811 	msr	BASEPRI, r3
 800b3f8:	f3bf 8f6f 	isb	sy
 800b3fc:	f3bf 8f4f 	dsb	sy
 800b400:	623b      	str	r3, [r7, #32]
}
 800b402:	bf00      	nop
 800b404:	bf00      	nop
 800b406:	e7fd      	b.n	800b404 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b408:	4b19      	ldr	r3, [pc, #100]	@ (800b470 <xTimerGenericCommand+0x98>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d02a      	beq.n	800b466 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	2b05      	cmp	r3, #5
 800b420:	dc18      	bgt.n	800b454 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b422:	f7ff fdad 	bl	800af80 <xTaskGetSchedulerState>
 800b426:	4603      	mov	r3, r0
 800b428:	2b02      	cmp	r3, #2
 800b42a:	d109      	bne.n	800b440 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b42c:	4b10      	ldr	r3, [pc, #64]	@ (800b470 <xTimerGenericCommand+0x98>)
 800b42e:	6818      	ldr	r0, [r3, #0]
 800b430:	f107 0110 	add.w	r1, r7, #16
 800b434:	2300      	movs	r3, #0
 800b436:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b438:	f7fe f900 	bl	800963c <xQueueGenericSend>
 800b43c:	6278      	str	r0, [r7, #36]	@ 0x24
 800b43e:	e012      	b.n	800b466 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b440:	4b0b      	ldr	r3, [pc, #44]	@ (800b470 <xTimerGenericCommand+0x98>)
 800b442:	6818      	ldr	r0, [r3, #0]
 800b444:	f107 0110 	add.w	r1, r7, #16
 800b448:	2300      	movs	r3, #0
 800b44a:	2200      	movs	r2, #0
 800b44c:	f7fe f8f6 	bl	800963c <xQueueGenericSend>
 800b450:	6278      	str	r0, [r7, #36]	@ 0x24
 800b452:	e008      	b.n	800b466 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b454:	4b06      	ldr	r3, [pc, #24]	@ (800b470 <xTimerGenericCommand+0x98>)
 800b456:	6818      	ldr	r0, [r3, #0]
 800b458:	f107 0110 	add.w	r1, r7, #16
 800b45c:	2300      	movs	r3, #0
 800b45e:	683a      	ldr	r2, [r7, #0]
 800b460:	f7fe f9ee 	bl	8009840 <xQueueGenericSendFromISR>
 800b464:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b468:	4618      	mov	r0, r3
 800b46a:	3728      	adds	r7, #40	@ 0x28
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}
 800b470:	20001238 	.word	0x20001238

0800b474 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b474:	b580      	push	{r7, lr}
 800b476:	b088      	sub	sp, #32
 800b478:	af02      	add	r7, sp, #8
 800b47a:	6078      	str	r0, [r7, #4]
 800b47c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b47e:	4b23      	ldr	r3, [pc, #140]	@ (800b50c <prvProcessExpiredTimer+0x98>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	68db      	ldr	r3, [r3, #12]
 800b484:	68db      	ldr	r3, [r3, #12]
 800b486:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b488:	697b      	ldr	r3, [r7, #20]
 800b48a:	3304      	adds	r3, #4
 800b48c:	4618      	mov	r0, r3
 800b48e:	f7fd fef7 	bl	8009280 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b492:	697b      	ldr	r3, [r7, #20]
 800b494:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b498:	f003 0304 	and.w	r3, r3, #4
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d023      	beq.n	800b4e8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b4a0:	697b      	ldr	r3, [r7, #20]
 800b4a2:	699a      	ldr	r2, [r3, #24]
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	18d1      	adds	r1, r2, r3
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	683a      	ldr	r2, [r7, #0]
 800b4ac:	6978      	ldr	r0, [r7, #20]
 800b4ae:	f000 f8d5 	bl	800b65c <prvInsertTimerInActiveList>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d020      	beq.n	800b4fa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	9300      	str	r3, [sp, #0]
 800b4bc:	2300      	movs	r3, #0
 800b4be:	687a      	ldr	r2, [r7, #4]
 800b4c0:	2100      	movs	r1, #0
 800b4c2:	6978      	ldr	r0, [r7, #20]
 800b4c4:	f7ff ff88 	bl	800b3d8 <xTimerGenericCommand>
 800b4c8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b4ca:	693b      	ldr	r3, [r7, #16]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d114      	bne.n	800b4fa <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b4d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4d4:	f383 8811 	msr	BASEPRI, r3
 800b4d8:	f3bf 8f6f 	isb	sy
 800b4dc:	f3bf 8f4f 	dsb	sy
 800b4e0:	60fb      	str	r3, [r7, #12]
}
 800b4e2:	bf00      	nop
 800b4e4:	bf00      	nop
 800b4e6:	e7fd      	b.n	800b4e4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b4e8:	697b      	ldr	r3, [r7, #20]
 800b4ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b4ee:	f023 0301 	bic.w	r3, r3, #1
 800b4f2:	b2da      	uxtb	r2, r3
 800b4f4:	697b      	ldr	r3, [r7, #20]
 800b4f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b4fa:	697b      	ldr	r3, [r7, #20]
 800b4fc:	6a1b      	ldr	r3, [r3, #32]
 800b4fe:	6978      	ldr	r0, [r7, #20]
 800b500:	4798      	blx	r3
}
 800b502:	bf00      	nop
 800b504:	3718      	adds	r7, #24
 800b506:	46bd      	mov	sp, r7
 800b508:	bd80      	pop	{r7, pc}
 800b50a:	bf00      	nop
 800b50c:	20001230 	.word	0x20001230

0800b510 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b084      	sub	sp, #16
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b518:	f107 0308 	add.w	r3, r7, #8
 800b51c:	4618      	mov	r0, r3
 800b51e:	f000 f859 	bl	800b5d4 <prvGetNextExpireTime>
 800b522:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b524:	68bb      	ldr	r3, [r7, #8]
 800b526:	4619      	mov	r1, r3
 800b528:	68f8      	ldr	r0, [r7, #12]
 800b52a:	f000 f805 	bl	800b538 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b52e:	f000 f8d7 	bl	800b6e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b532:	bf00      	nop
 800b534:	e7f0      	b.n	800b518 <prvTimerTask+0x8>
	...

0800b538 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b084      	sub	sp, #16
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
 800b540:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b542:	f7ff f937 	bl	800a7b4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b546:	f107 0308 	add.w	r3, r7, #8
 800b54a:	4618      	mov	r0, r3
 800b54c:	f000 f866 	bl	800b61c <prvSampleTimeNow>
 800b550:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d130      	bne.n	800b5ba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b558:	683b      	ldr	r3, [r7, #0]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d10a      	bne.n	800b574 <prvProcessTimerOrBlockTask+0x3c>
 800b55e:	687a      	ldr	r2, [r7, #4]
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	429a      	cmp	r2, r3
 800b564:	d806      	bhi.n	800b574 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b566:	f7ff f933 	bl	800a7d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b56a:	68f9      	ldr	r1, [r7, #12]
 800b56c:	6878      	ldr	r0, [r7, #4]
 800b56e:	f7ff ff81 	bl	800b474 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b572:	e024      	b.n	800b5be <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d008      	beq.n	800b58c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b57a:	4b13      	ldr	r3, [pc, #76]	@ (800b5c8 <prvProcessTimerOrBlockTask+0x90>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d101      	bne.n	800b588 <prvProcessTimerOrBlockTask+0x50>
 800b584:	2301      	movs	r3, #1
 800b586:	e000      	b.n	800b58a <prvProcessTimerOrBlockTask+0x52>
 800b588:	2300      	movs	r3, #0
 800b58a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b58c:	4b0f      	ldr	r3, [pc, #60]	@ (800b5cc <prvProcessTimerOrBlockTask+0x94>)
 800b58e:	6818      	ldr	r0, [r3, #0]
 800b590:	687a      	ldr	r2, [r7, #4]
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	1ad3      	subs	r3, r2, r3
 800b596:	683a      	ldr	r2, [r7, #0]
 800b598:	4619      	mov	r1, r3
 800b59a:	f7fe fe93 	bl	800a2c4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b59e:	f7ff f917 	bl	800a7d0 <xTaskResumeAll>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d10a      	bne.n	800b5be <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b5a8:	4b09      	ldr	r3, [pc, #36]	@ (800b5d0 <prvProcessTimerOrBlockTask+0x98>)
 800b5aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5ae:	601a      	str	r2, [r3, #0]
 800b5b0:	f3bf 8f4f 	dsb	sy
 800b5b4:	f3bf 8f6f 	isb	sy
}
 800b5b8:	e001      	b.n	800b5be <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b5ba:	f7ff f909 	bl	800a7d0 <xTaskResumeAll>
}
 800b5be:	bf00      	nop
 800b5c0:	3710      	adds	r7, #16
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	bd80      	pop	{r7, pc}
 800b5c6:	bf00      	nop
 800b5c8:	20001234 	.word	0x20001234
 800b5cc:	20001238 	.word	0x20001238
 800b5d0:	e000ed04 	.word	0xe000ed04

0800b5d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b085      	sub	sp, #20
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b5dc:	4b0e      	ldr	r3, [pc, #56]	@ (800b618 <prvGetNextExpireTime+0x44>)
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d101      	bne.n	800b5ea <prvGetNextExpireTime+0x16>
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	e000      	b.n	800b5ec <prvGetNextExpireTime+0x18>
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d105      	bne.n	800b604 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b5f8:	4b07      	ldr	r3, [pc, #28]	@ (800b618 <prvGetNextExpireTime+0x44>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	68db      	ldr	r3, [r3, #12]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	60fb      	str	r3, [r7, #12]
 800b602:	e001      	b.n	800b608 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b604:	2300      	movs	r3, #0
 800b606:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b608:	68fb      	ldr	r3, [r7, #12]
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	3714      	adds	r7, #20
 800b60e:	46bd      	mov	sp, r7
 800b610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b614:	4770      	bx	lr
 800b616:	bf00      	nop
 800b618:	20001230 	.word	0x20001230

0800b61c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b084      	sub	sp, #16
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b624:	f7ff f972 	bl	800a90c <xTaskGetTickCount>
 800b628:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b62a:	4b0b      	ldr	r3, [pc, #44]	@ (800b658 <prvSampleTimeNow+0x3c>)
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	68fa      	ldr	r2, [r7, #12]
 800b630:	429a      	cmp	r2, r3
 800b632:	d205      	bcs.n	800b640 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b634:	f000 f93a 	bl	800b8ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2201      	movs	r2, #1
 800b63c:	601a      	str	r2, [r3, #0]
 800b63e:	e002      	b.n	800b646 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2200      	movs	r2, #0
 800b644:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b646:	4a04      	ldr	r2, [pc, #16]	@ (800b658 <prvSampleTimeNow+0x3c>)
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b64c:	68fb      	ldr	r3, [r7, #12]
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3710      	adds	r7, #16
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}
 800b656:	bf00      	nop
 800b658:	20001240 	.word	0x20001240

0800b65c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b086      	sub	sp, #24
 800b660:	af00      	add	r7, sp, #0
 800b662:	60f8      	str	r0, [r7, #12]
 800b664:	60b9      	str	r1, [r7, #8]
 800b666:	607a      	str	r2, [r7, #4]
 800b668:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b66a:	2300      	movs	r3, #0
 800b66c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	68ba      	ldr	r2, [r7, #8]
 800b672:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	68fa      	ldr	r2, [r7, #12]
 800b678:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b67a:	68ba      	ldr	r2, [r7, #8]
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	429a      	cmp	r2, r3
 800b680:	d812      	bhi.n	800b6a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b682:	687a      	ldr	r2, [r7, #4]
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	1ad2      	subs	r2, r2, r3
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	699b      	ldr	r3, [r3, #24]
 800b68c:	429a      	cmp	r2, r3
 800b68e:	d302      	bcc.n	800b696 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b690:	2301      	movs	r3, #1
 800b692:	617b      	str	r3, [r7, #20]
 800b694:	e01b      	b.n	800b6ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b696:	4b10      	ldr	r3, [pc, #64]	@ (800b6d8 <prvInsertTimerInActiveList+0x7c>)
 800b698:	681a      	ldr	r2, [r3, #0]
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	3304      	adds	r3, #4
 800b69e:	4619      	mov	r1, r3
 800b6a0:	4610      	mov	r0, r2
 800b6a2:	f7fd fdb4 	bl	800920e <vListInsert>
 800b6a6:	e012      	b.n	800b6ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b6a8:	687a      	ldr	r2, [r7, #4]
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	429a      	cmp	r2, r3
 800b6ae:	d206      	bcs.n	800b6be <prvInsertTimerInActiveList+0x62>
 800b6b0:	68ba      	ldr	r2, [r7, #8]
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	429a      	cmp	r2, r3
 800b6b6:	d302      	bcc.n	800b6be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b6b8:	2301      	movs	r3, #1
 800b6ba:	617b      	str	r3, [r7, #20]
 800b6bc:	e007      	b.n	800b6ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b6be:	4b07      	ldr	r3, [pc, #28]	@ (800b6dc <prvInsertTimerInActiveList+0x80>)
 800b6c0:	681a      	ldr	r2, [r3, #0]
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	3304      	adds	r3, #4
 800b6c6:	4619      	mov	r1, r3
 800b6c8:	4610      	mov	r0, r2
 800b6ca:	f7fd fda0 	bl	800920e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b6ce:	697b      	ldr	r3, [r7, #20]
}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	3718      	adds	r7, #24
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}
 800b6d8:	20001234 	.word	0x20001234
 800b6dc:	20001230 	.word	0x20001230

0800b6e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b08e      	sub	sp, #56	@ 0x38
 800b6e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b6e6:	e0ce      	b.n	800b886 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	da19      	bge.n	800b722 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b6ee:	1d3b      	adds	r3, r7, #4
 800b6f0:	3304      	adds	r3, #4
 800b6f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b6f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d10b      	bne.n	800b712 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b6fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6fe:	f383 8811 	msr	BASEPRI, r3
 800b702:	f3bf 8f6f 	isb	sy
 800b706:	f3bf 8f4f 	dsb	sy
 800b70a:	61fb      	str	r3, [r7, #28]
}
 800b70c:	bf00      	nop
 800b70e:	bf00      	nop
 800b710:	e7fd      	b.n	800b70e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b718:	6850      	ldr	r0, [r2, #4]
 800b71a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b71c:	6892      	ldr	r2, [r2, #8]
 800b71e:	4611      	mov	r1, r2
 800b720:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	2b00      	cmp	r3, #0
 800b726:	f2c0 80ae 	blt.w	800b886 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b72e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b730:	695b      	ldr	r3, [r3, #20]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d004      	beq.n	800b740 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b738:	3304      	adds	r3, #4
 800b73a:	4618      	mov	r0, r3
 800b73c:	f7fd fda0 	bl	8009280 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b740:	463b      	mov	r3, r7
 800b742:	4618      	mov	r0, r3
 800b744:	f7ff ff6a 	bl	800b61c <prvSampleTimeNow>
 800b748:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2b09      	cmp	r3, #9
 800b74e:	f200 8097 	bhi.w	800b880 <prvProcessReceivedCommands+0x1a0>
 800b752:	a201      	add	r2, pc, #4	@ (adr r2, 800b758 <prvProcessReceivedCommands+0x78>)
 800b754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b758:	0800b781 	.word	0x0800b781
 800b75c:	0800b781 	.word	0x0800b781
 800b760:	0800b781 	.word	0x0800b781
 800b764:	0800b7f7 	.word	0x0800b7f7
 800b768:	0800b80b 	.word	0x0800b80b
 800b76c:	0800b857 	.word	0x0800b857
 800b770:	0800b781 	.word	0x0800b781
 800b774:	0800b781 	.word	0x0800b781
 800b778:	0800b7f7 	.word	0x0800b7f7
 800b77c:	0800b80b 	.word	0x0800b80b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b782:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b786:	f043 0301 	orr.w	r3, r3, #1
 800b78a:	b2da      	uxtb	r2, r3
 800b78c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b78e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b792:	68ba      	ldr	r2, [r7, #8]
 800b794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b796:	699b      	ldr	r3, [r3, #24]
 800b798:	18d1      	adds	r1, r2, r3
 800b79a:	68bb      	ldr	r3, [r7, #8]
 800b79c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b79e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b7a0:	f7ff ff5c 	bl	800b65c <prvInsertTimerInActiveList>
 800b7a4:	4603      	mov	r3, r0
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d06c      	beq.n	800b884 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b7aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7ac:	6a1b      	ldr	r3, [r3, #32]
 800b7ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b7b0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b7b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b7b8:	f003 0304 	and.w	r3, r3, #4
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d061      	beq.n	800b884 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b7c0:	68ba      	ldr	r2, [r7, #8]
 800b7c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7c4:	699b      	ldr	r3, [r3, #24]
 800b7c6:	441a      	add	r2, r3
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	9300      	str	r3, [sp, #0]
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	2100      	movs	r1, #0
 800b7d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b7d2:	f7ff fe01 	bl	800b3d8 <xTimerGenericCommand>
 800b7d6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b7d8:	6a3b      	ldr	r3, [r7, #32]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d152      	bne.n	800b884 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b7de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7e2:	f383 8811 	msr	BASEPRI, r3
 800b7e6:	f3bf 8f6f 	isb	sy
 800b7ea:	f3bf 8f4f 	dsb	sy
 800b7ee:	61bb      	str	r3, [r7, #24]
}
 800b7f0:	bf00      	nop
 800b7f2:	bf00      	nop
 800b7f4:	e7fd      	b.n	800b7f2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b7f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b7fc:	f023 0301 	bic.w	r3, r3, #1
 800b800:	b2da      	uxtb	r2, r3
 800b802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b804:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b808:	e03d      	b.n	800b886 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b80a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b80c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b810:	f043 0301 	orr.w	r3, r3, #1
 800b814:	b2da      	uxtb	r2, r3
 800b816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b818:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b81c:	68ba      	ldr	r2, [r7, #8]
 800b81e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b820:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b824:	699b      	ldr	r3, [r3, #24]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d10b      	bne.n	800b842 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b82a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b82e:	f383 8811 	msr	BASEPRI, r3
 800b832:	f3bf 8f6f 	isb	sy
 800b836:	f3bf 8f4f 	dsb	sy
 800b83a:	617b      	str	r3, [r7, #20]
}
 800b83c:	bf00      	nop
 800b83e:	bf00      	nop
 800b840:	e7fd      	b.n	800b83e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b844:	699a      	ldr	r2, [r3, #24]
 800b846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b848:	18d1      	adds	r1, r2, r3
 800b84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b84c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b84e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b850:	f7ff ff04 	bl	800b65c <prvInsertTimerInActiveList>
					break;
 800b854:	e017      	b.n	800b886 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b858:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b85c:	f003 0302 	and.w	r3, r3, #2
 800b860:	2b00      	cmp	r3, #0
 800b862:	d103      	bne.n	800b86c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b864:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b866:	f000 fbe7 	bl	800c038 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b86a:	e00c      	b.n	800b886 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b86c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b86e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b872:	f023 0301 	bic.w	r3, r3, #1
 800b876:	b2da      	uxtb	r2, r3
 800b878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b87a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b87e:	e002      	b.n	800b886 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b880:	bf00      	nop
 800b882:	e000      	b.n	800b886 <prvProcessReceivedCommands+0x1a6>
					break;
 800b884:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b886:	4b08      	ldr	r3, [pc, #32]	@ (800b8a8 <prvProcessReceivedCommands+0x1c8>)
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	1d39      	adds	r1, r7, #4
 800b88c:	2200      	movs	r2, #0
 800b88e:	4618      	mov	r0, r3
 800b890:	f7fe f904 	bl	8009a9c <xQueueReceive>
 800b894:	4603      	mov	r3, r0
 800b896:	2b00      	cmp	r3, #0
 800b898:	f47f af26 	bne.w	800b6e8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b89c:	bf00      	nop
 800b89e:	bf00      	nop
 800b8a0:	3730      	adds	r7, #48	@ 0x30
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd80      	pop	{r7, pc}
 800b8a6:	bf00      	nop
 800b8a8:	20001238 	.word	0x20001238

0800b8ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b088      	sub	sp, #32
 800b8b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b8b2:	e049      	b.n	800b948 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b8b4:	4b2e      	ldr	r3, [pc, #184]	@ (800b970 <prvSwitchTimerLists+0xc4>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	68db      	ldr	r3, [r3, #12]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8be:	4b2c      	ldr	r3, [pc, #176]	@ (800b970 <prvSwitchTimerLists+0xc4>)
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	68db      	ldr	r3, [r3, #12]
 800b8c4:	68db      	ldr	r3, [r3, #12]
 800b8c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	3304      	adds	r3, #4
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	f7fd fcd7 	bl	8009280 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	6a1b      	ldr	r3, [r3, #32]
 800b8d6:	68f8      	ldr	r0, [r7, #12]
 800b8d8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b8e0:	f003 0304 	and.w	r3, r3, #4
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d02f      	beq.n	800b948 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	699b      	ldr	r3, [r3, #24]
 800b8ec:	693a      	ldr	r2, [r7, #16]
 800b8ee:	4413      	add	r3, r2
 800b8f0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b8f2:	68ba      	ldr	r2, [r7, #8]
 800b8f4:	693b      	ldr	r3, [r7, #16]
 800b8f6:	429a      	cmp	r2, r3
 800b8f8:	d90e      	bls.n	800b918 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	68ba      	ldr	r2, [r7, #8]
 800b8fe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	68fa      	ldr	r2, [r7, #12]
 800b904:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b906:	4b1a      	ldr	r3, [pc, #104]	@ (800b970 <prvSwitchTimerLists+0xc4>)
 800b908:	681a      	ldr	r2, [r3, #0]
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	3304      	adds	r3, #4
 800b90e:	4619      	mov	r1, r3
 800b910:	4610      	mov	r0, r2
 800b912:	f7fd fc7c 	bl	800920e <vListInsert>
 800b916:	e017      	b.n	800b948 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b918:	2300      	movs	r3, #0
 800b91a:	9300      	str	r3, [sp, #0]
 800b91c:	2300      	movs	r3, #0
 800b91e:	693a      	ldr	r2, [r7, #16]
 800b920:	2100      	movs	r1, #0
 800b922:	68f8      	ldr	r0, [r7, #12]
 800b924:	f7ff fd58 	bl	800b3d8 <xTimerGenericCommand>
 800b928:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d10b      	bne.n	800b948 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b934:	f383 8811 	msr	BASEPRI, r3
 800b938:	f3bf 8f6f 	isb	sy
 800b93c:	f3bf 8f4f 	dsb	sy
 800b940:	603b      	str	r3, [r7, #0]
}
 800b942:	bf00      	nop
 800b944:	bf00      	nop
 800b946:	e7fd      	b.n	800b944 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b948:	4b09      	ldr	r3, [pc, #36]	@ (800b970 <prvSwitchTimerLists+0xc4>)
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d1b0      	bne.n	800b8b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b952:	4b07      	ldr	r3, [pc, #28]	@ (800b970 <prvSwitchTimerLists+0xc4>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b958:	4b06      	ldr	r3, [pc, #24]	@ (800b974 <prvSwitchTimerLists+0xc8>)
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	4a04      	ldr	r2, [pc, #16]	@ (800b970 <prvSwitchTimerLists+0xc4>)
 800b95e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b960:	4a04      	ldr	r2, [pc, #16]	@ (800b974 <prvSwitchTimerLists+0xc8>)
 800b962:	697b      	ldr	r3, [r7, #20]
 800b964:	6013      	str	r3, [r2, #0]
}
 800b966:	bf00      	nop
 800b968:	3718      	adds	r7, #24
 800b96a:	46bd      	mov	sp, r7
 800b96c:	bd80      	pop	{r7, pc}
 800b96e:	bf00      	nop
 800b970:	20001230 	.word	0x20001230
 800b974:	20001234 	.word	0x20001234

0800b978 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b082      	sub	sp, #8
 800b97c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b97e:	f000 f96b 	bl	800bc58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b982:	4b15      	ldr	r3, [pc, #84]	@ (800b9d8 <prvCheckForValidListAndQueue+0x60>)
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d120      	bne.n	800b9cc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b98a:	4814      	ldr	r0, [pc, #80]	@ (800b9dc <prvCheckForValidListAndQueue+0x64>)
 800b98c:	f7fd fbee 	bl	800916c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b990:	4813      	ldr	r0, [pc, #76]	@ (800b9e0 <prvCheckForValidListAndQueue+0x68>)
 800b992:	f7fd fbeb 	bl	800916c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b996:	4b13      	ldr	r3, [pc, #76]	@ (800b9e4 <prvCheckForValidListAndQueue+0x6c>)
 800b998:	4a10      	ldr	r2, [pc, #64]	@ (800b9dc <prvCheckForValidListAndQueue+0x64>)
 800b99a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b99c:	4b12      	ldr	r3, [pc, #72]	@ (800b9e8 <prvCheckForValidListAndQueue+0x70>)
 800b99e:	4a10      	ldr	r2, [pc, #64]	@ (800b9e0 <prvCheckForValidListAndQueue+0x68>)
 800b9a0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	9300      	str	r3, [sp, #0]
 800b9a6:	4b11      	ldr	r3, [pc, #68]	@ (800b9ec <prvCheckForValidListAndQueue+0x74>)
 800b9a8:	4a11      	ldr	r2, [pc, #68]	@ (800b9f0 <prvCheckForValidListAndQueue+0x78>)
 800b9aa:	2110      	movs	r1, #16
 800b9ac:	200a      	movs	r0, #10
 800b9ae:	f7fd fcfb 	bl	80093a8 <xQueueGenericCreateStatic>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	4a08      	ldr	r2, [pc, #32]	@ (800b9d8 <prvCheckForValidListAndQueue+0x60>)
 800b9b6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b9b8:	4b07      	ldr	r3, [pc, #28]	@ (800b9d8 <prvCheckForValidListAndQueue+0x60>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d005      	beq.n	800b9cc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b9c0:	4b05      	ldr	r3, [pc, #20]	@ (800b9d8 <prvCheckForValidListAndQueue+0x60>)
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	490b      	ldr	r1, [pc, #44]	@ (800b9f4 <prvCheckForValidListAndQueue+0x7c>)
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	f7fe fc28 	bl	800a21c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b9cc:	f000 f976 	bl	800bcbc <vPortExitCritical>
}
 800b9d0:	bf00      	nop
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	bd80      	pop	{r7, pc}
 800b9d6:	bf00      	nop
 800b9d8:	20001238 	.word	0x20001238
 800b9dc:	20001208 	.word	0x20001208
 800b9e0:	2000121c 	.word	0x2000121c
 800b9e4:	20001230 	.word	0x20001230
 800b9e8:	20001234 	.word	0x20001234
 800b9ec:	200012e4 	.word	0x200012e4
 800b9f0:	20001244 	.word	0x20001244
 800b9f4:	0800c5c8 	.word	0x0800c5c8

0800b9f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b9f8:	b480      	push	{r7}
 800b9fa:	b085      	sub	sp, #20
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	60f8      	str	r0, [r7, #12]
 800ba00:	60b9      	str	r1, [r7, #8]
 800ba02:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	3b04      	subs	r3, #4
 800ba08:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ba10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	3b04      	subs	r3, #4
 800ba16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ba18:	68bb      	ldr	r3, [r7, #8]
 800ba1a:	f023 0201 	bic.w	r2, r3, #1
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	3b04      	subs	r3, #4
 800ba26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ba28:	4a0c      	ldr	r2, [pc, #48]	@ (800ba5c <pxPortInitialiseStack+0x64>)
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	3b14      	subs	r3, #20
 800ba32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ba34:	687a      	ldr	r2, [r7, #4]
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	3b04      	subs	r3, #4
 800ba3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	f06f 0202 	mvn.w	r2, #2
 800ba46:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	3b20      	subs	r3, #32
 800ba4c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ba4e:	68fb      	ldr	r3, [r7, #12]
}
 800ba50:	4618      	mov	r0, r3
 800ba52:	3714      	adds	r7, #20
 800ba54:	46bd      	mov	sp, r7
 800ba56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5a:	4770      	bx	lr
 800ba5c:	0800ba61 	.word	0x0800ba61

0800ba60 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ba60:	b480      	push	{r7}
 800ba62:	b085      	sub	sp, #20
 800ba64:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ba66:	2300      	movs	r3, #0
 800ba68:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ba6a:	4b13      	ldr	r3, [pc, #76]	@ (800bab8 <prvTaskExitError+0x58>)
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba72:	d00b      	beq.n	800ba8c <prvTaskExitError+0x2c>
	__asm volatile
 800ba74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba78:	f383 8811 	msr	BASEPRI, r3
 800ba7c:	f3bf 8f6f 	isb	sy
 800ba80:	f3bf 8f4f 	dsb	sy
 800ba84:	60fb      	str	r3, [r7, #12]
}
 800ba86:	bf00      	nop
 800ba88:	bf00      	nop
 800ba8a:	e7fd      	b.n	800ba88 <prvTaskExitError+0x28>
	__asm volatile
 800ba8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba90:	f383 8811 	msr	BASEPRI, r3
 800ba94:	f3bf 8f6f 	isb	sy
 800ba98:	f3bf 8f4f 	dsb	sy
 800ba9c:	60bb      	str	r3, [r7, #8]
}
 800ba9e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800baa0:	bf00      	nop
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d0fc      	beq.n	800baa2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800baa8:	bf00      	nop
 800baaa:	bf00      	nop
 800baac:	3714      	adds	r7, #20
 800baae:	46bd      	mov	sp, r7
 800bab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab4:	4770      	bx	lr
 800bab6:	bf00      	nop
 800bab8:	2000003c 	.word	0x2000003c
 800babc:	00000000 	.word	0x00000000

0800bac0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bac0:	4b07      	ldr	r3, [pc, #28]	@ (800bae0 <pxCurrentTCBConst2>)
 800bac2:	6819      	ldr	r1, [r3, #0]
 800bac4:	6808      	ldr	r0, [r1, #0]
 800bac6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baca:	f380 8809 	msr	PSP, r0
 800bace:	f3bf 8f6f 	isb	sy
 800bad2:	f04f 0000 	mov.w	r0, #0
 800bad6:	f380 8811 	msr	BASEPRI, r0
 800bada:	4770      	bx	lr
 800badc:	f3af 8000 	nop.w

0800bae0 <pxCurrentTCBConst2>:
 800bae0:	20000d08 	.word	0x20000d08
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bae4:	bf00      	nop
 800bae6:	bf00      	nop

0800bae8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bae8:	4808      	ldr	r0, [pc, #32]	@ (800bb0c <prvPortStartFirstTask+0x24>)
 800baea:	6800      	ldr	r0, [r0, #0]
 800baec:	6800      	ldr	r0, [r0, #0]
 800baee:	f380 8808 	msr	MSP, r0
 800baf2:	f04f 0000 	mov.w	r0, #0
 800baf6:	f380 8814 	msr	CONTROL, r0
 800bafa:	b662      	cpsie	i
 800bafc:	b661      	cpsie	f
 800bafe:	f3bf 8f4f 	dsb	sy
 800bb02:	f3bf 8f6f 	isb	sy
 800bb06:	df00      	svc	0
 800bb08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bb0a:	bf00      	nop
 800bb0c:	e000ed08 	.word	0xe000ed08

0800bb10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b086      	sub	sp, #24
 800bb14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bb16:	4b47      	ldr	r3, [pc, #284]	@ (800bc34 <xPortStartScheduler+0x124>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	4a47      	ldr	r2, [pc, #284]	@ (800bc38 <xPortStartScheduler+0x128>)
 800bb1c:	4293      	cmp	r3, r2
 800bb1e:	d10b      	bne.n	800bb38 <xPortStartScheduler+0x28>
	__asm volatile
 800bb20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb24:	f383 8811 	msr	BASEPRI, r3
 800bb28:	f3bf 8f6f 	isb	sy
 800bb2c:	f3bf 8f4f 	dsb	sy
 800bb30:	613b      	str	r3, [r7, #16]
}
 800bb32:	bf00      	nop
 800bb34:	bf00      	nop
 800bb36:	e7fd      	b.n	800bb34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bb38:	4b3e      	ldr	r3, [pc, #248]	@ (800bc34 <xPortStartScheduler+0x124>)
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	4a3f      	ldr	r2, [pc, #252]	@ (800bc3c <xPortStartScheduler+0x12c>)
 800bb3e:	4293      	cmp	r3, r2
 800bb40:	d10b      	bne.n	800bb5a <xPortStartScheduler+0x4a>
	__asm volatile
 800bb42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb46:	f383 8811 	msr	BASEPRI, r3
 800bb4a:	f3bf 8f6f 	isb	sy
 800bb4e:	f3bf 8f4f 	dsb	sy
 800bb52:	60fb      	str	r3, [r7, #12]
}
 800bb54:	bf00      	nop
 800bb56:	bf00      	nop
 800bb58:	e7fd      	b.n	800bb56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bb5a:	4b39      	ldr	r3, [pc, #228]	@ (800bc40 <xPortStartScheduler+0x130>)
 800bb5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bb5e:	697b      	ldr	r3, [r7, #20]
 800bb60:	781b      	ldrb	r3, [r3, #0]
 800bb62:	b2db      	uxtb	r3, r3
 800bb64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bb66:	697b      	ldr	r3, [r7, #20]
 800bb68:	22ff      	movs	r2, #255	@ 0xff
 800bb6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bb6c:	697b      	ldr	r3, [r7, #20]
 800bb6e:	781b      	ldrb	r3, [r3, #0]
 800bb70:	b2db      	uxtb	r3, r3
 800bb72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bb74:	78fb      	ldrb	r3, [r7, #3]
 800bb76:	b2db      	uxtb	r3, r3
 800bb78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bb7c:	b2da      	uxtb	r2, r3
 800bb7e:	4b31      	ldr	r3, [pc, #196]	@ (800bc44 <xPortStartScheduler+0x134>)
 800bb80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bb82:	4b31      	ldr	r3, [pc, #196]	@ (800bc48 <xPortStartScheduler+0x138>)
 800bb84:	2207      	movs	r2, #7
 800bb86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bb88:	e009      	b.n	800bb9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bb8a:	4b2f      	ldr	r3, [pc, #188]	@ (800bc48 <xPortStartScheduler+0x138>)
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	3b01      	subs	r3, #1
 800bb90:	4a2d      	ldr	r2, [pc, #180]	@ (800bc48 <xPortStartScheduler+0x138>)
 800bb92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bb94:	78fb      	ldrb	r3, [r7, #3]
 800bb96:	b2db      	uxtb	r3, r3
 800bb98:	005b      	lsls	r3, r3, #1
 800bb9a:	b2db      	uxtb	r3, r3
 800bb9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bb9e:	78fb      	ldrb	r3, [r7, #3]
 800bba0:	b2db      	uxtb	r3, r3
 800bba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bba6:	2b80      	cmp	r3, #128	@ 0x80
 800bba8:	d0ef      	beq.n	800bb8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bbaa:	4b27      	ldr	r3, [pc, #156]	@ (800bc48 <xPortStartScheduler+0x138>)
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	f1c3 0307 	rsb	r3, r3, #7
 800bbb2:	2b04      	cmp	r3, #4
 800bbb4:	d00b      	beq.n	800bbce <xPortStartScheduler+0xbe>
	__asm volatile
 800bbb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbba:	f383 8811 	msr	BASEPRI, r3
 800bbbe:	f3bf 8f6f 	isb	sy
 800bbc2:	f3bf 8f4f 	dsb	sy
 800bbc6:	60bb      	str	r3, [r7, #8]
}
 800bbc8:	bf00      	nop
 800bbca:	bf00      	nop
 800bbcc:	e7fd      	b.n	800bbca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bbce:	4b1e      	ldr	r3, [pc, #120]	@ (800bc48 <xPortStartScheduler+0x138>)
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	021b      	lsls	r3, r3, #8
 800bbd4:	4a1c      	ldr	r2, [pc, #112]	@ (800bc48 <xPortStartScheduler+0x138>)
 800bbd6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bbd8:	4b1b      	ldr	r3, [pc, #108]	@ (800bc48 <xPortStartScheduler+0x138>)
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bbe0:	4a19      	ldr	r2, [pc, #100]	@ (800bc48 <xPortStartScheduler+0x138>)
 800bbe2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	b2da      	uxtb	r2, r3
 800bbe8:	697b      	ldr	r3, [r7, #20]
 800bbea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bbec:	4b17      	ldr	r3, [pc, #92]	@ (800bc4c <xPortStartScheduler+0x13c>)
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	4a16      	ldr	r2, [pc, #88]	@ (800bc4c <xPortStartScheduler+0x13c>)
 800bbf2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bbf6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bbf8:	4b14      	ldr	r3, [pc, #80]	@ (800bc4c <xPortStartScheduler+0x13c>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	4a13      	ldr	r2, [pc, #76]	@ (800bc4c <xPortStartScheduler+0x13c>)
 800bbfe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bc02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bc04:	f000 f8da 	bl	800bdbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bc08:	4b11      	ldr	r3, [pc, #68]	@ (800bc50 <xPortStartScheduler+0x140>)
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bc0e:	f000 f8f9 	bl	800be04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bc12:	4b10      	ldr	r3, [pc, #64]	@ (800bc54 <xPortStartScheduler+0x144>)
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	4a0f      	ldr	r2, [pc, #60]	@ (800bc54 <xPortStartScheduler+0x144>)
 800bc18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bc1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bc1e:	f7ff ff63 	bl	800bae8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bc22:	f7fe ff3d 	bl	800aaa0 <vTaskSwitchContext>
	prvTaskExitError();
 800bc26:	f7ff ff1b 	bl	800ba60 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bc2a:	2300      	movs	r3, #0
}
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	3718      	adds	r7, #24
 800bc30:	46bd      	mov	sp, r7
 800bc32:	bd80      	pop	{r7, pc}
 800bc34:	e000ed00 	.word	0xe000ed00
 800bc38:	410fc271 	.word	0x410fc271
 800bc3c:	410fc270 	.word	0x410fc270
 800bc40:	e000e400 	.word	0xe000e400
 800bc44:	20001334 	.word	0x20001334
 800bc48:	20001338 	.word	0x20001338
 800bc4c:	e000ed20 	.word	0xe000ed20
 800bc50:	2000003c 	.word	0x2000003c
 800bc54:	e000ef34 	.word	0xe000ef34

0800bc58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bc58:	b480      	push	{r7}
 800bc5a:	b083      	sub	sp, #12
 800bc5c:	af00      	add	r7, sp, #0
	__asm volatile
 800bc5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc62:	f383 8811 	msr	BASEPRI, r3
 800bc66:	f3bf 8f6f 	isb	sy
 800bc6a:	f3bf 8f4f 	dsb	sy
 800bc6e:	607b      	str	r3, [r7, #4]
}
 800bc70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bc72:	4b10      	ldr	r3, [pc, #64]	@ (800bcb4 <vPortEnterCritical+0x5c>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	3301      	adds	r3, #1
 800bc78:	4a0e      	ldr	r2, [pc, #56]	@ (800bcb4 <vPortEnterCritical+0x5c>)
 800bc7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bc7c:	4b0d      	ldr	r3, [pc, #52]	@ (800bcb4 <vPortEnterCritical+0x5c>)
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	2b01      	cmp	r3, #1
 800bc82:	d110      	bne.n	800bca6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bc84:	4b0c      	ldr	r3, [pc, #48]	@ (800bcb8 <vPortEnterCritical+0x60>)
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	b2db      	uxtb	r3, r3
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d00b      	beq.n	800bca6 <vPortEnterCritical+0x4e>
	__asm volatile
 800bc8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc92:	f383 8811 	msr	BASEPRI, r3
 800bc96:	f3bf 8f6f 	isb	sy
 800bc9a:	f3bf 8f4f 	dsb	sy
 800bc9e:	603b      	str	r3, [r7, #0]
}
 800bca0:	bf00      	nop
 800bca2:	bf00      	nop
 800bca4:	e7fd      	b.n	800bca2 <vPortEnterCritical+0x4a>
	}
}
 800bca6:	bf00      	nop
 800bca8:	370c      	adds	r7, #12
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb0:	4770      	bx	lr
 800bcb2:	bf00      	nop
 800bcb4:	2000003c 	.word	0x2000003c
 800bcb8:	e000ed04 	.word	0xe000ed04

0800bcbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bcbc:	b480      	push	{r7}
 800bcbe:	b083      	sub	sp, #12
 800bcc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bcc2:	4b12      	ldr	r3, [pc, #72]	@ (800bd0c <vPortExitCritical+0x50>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d10b      	bne.n	800bce2 <vPortExitCritical+0x26>
	__asm volatile
 800bcca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcce:	f383 8811 	msr	BASEPRI, r3
 800bcd2:	f3bf 8f6f 	isb	sy
 800bcd6:	f3bf 8f4f 	dsb	sy
 800bcda:	607b      	str	r3, [r7, #4]
}
 800bcdc:	bf00      	nop
 800bcde:	bf00      	nop
 800bce0:	e7fd      	b.n	800bcde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bce2:	4b0a      	ldr	r3, [pc, #40]	@ (800bd0c <vPortExitCritical+0x50>)
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	3b01      	subs	r3, #1
 800bce8:	4a08      	ldr	r2, [pc, #32]	@ (800bd0c <vPortExitCritical+0x50>)
 800bcea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bcec:	4b07      	ldr	r3, [pc, #28]	@ (800bd0c <vPortExitCritical+0x50>)
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d105      	bne.n	800bd00 <vPortExitCritical+0x44>
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	f383 8811 	msr	BASEPRI, r3
}
 800bcfe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bd00:	bf00      	nop
 800bd02:	370c      	adds	r7, #12
 800bd04:	46bd      	mov	sp, r7
 800bd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0a:	4770      	bx	lr
 800bd0c:	2000003c 	.word	0x2000003c

0800bd10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bd10:	f3ef 8009 	mrs	r0, PSP
 800bd14:	f3bf 8f6f 	isb	sy
 800bd18:	4b15      	ldr	r3, [pc, #84]	@ (800bd70 <pxCurrentTCBConst>)
 800bd1a:	681a      	ldr	r2, [r3, #0]
 800bd1c:	f01e 0f10 	tst.w	lr, #16
 800bd20:	bf08      	it	eq
 800bd22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bd26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd2a:	6010      	str	r0, [r2, #0]
 800bd2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bd30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bd34:	f380 8811 	msr	BASEPRI, r0
 800bd38:	f3bf 8f4f 	dsb	sy
 800bd3c:	f3bf 8f6f 	isb	sy
 800bd40:	f7fe feae 	bl	800aaa0 <vTaskSwitchContext>
 800bd44:	f04f 0000 	mov.w	r0, #0
 800bd48:	f380 8811 	msr	BASEPRI, r0
 800bd4c:	bc09      	pop	{r0, r3}
 800bd4e:	6819      	ldr	r1, [r3, #0]
 800bd50:	6808      	ldr	r0, [r1, #0]
 800bd52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd56:	f01e 0f10 	tst.w	lr, #16
 800bd5a:	bf08      	it	eq
 800bd5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bd60:	f380 8809 	msr	PSP, r0
 800bd64:	f3bf 8f6f 	isb	sy
 800bd68:	4770      	bx	lr
 800bd6a:	bf00      	nop
 800bd6c:	f3af 8000 	nop.w

0800bd70 <pxCurrentTCBConst>:
 800bd70:	20000d08 	.word	0x20000d08
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bd74:	bf00      	nop
 800bd76:	bf00      	nop

0800bd78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bd78:	b580      	push	{r7, lr}
 800bd7a:	b082      	sub	sp, #8
 800bd7c:	af00      	add	r7, sp, #0
	__asm volatile
 800bd7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd82:	f383 8811 	msr	BASEPRI, r3
 800bd86:	f3bf 8f6f 	isb	sy
 800bd8a:	f3bf 8f4f 	dsb	sy
 800bd8e:	607b      	str	r3, [r7, #4]
}
 800bd90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bd92:	f7fe fdcb 	bl	800a92c <xTaskIncrementTick>
 800bd96:	4603      	mov	r3, r0
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d003      	beq.n	800bda4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bd9c:	4b06      	ldr	r3, [pc, #24]	@ (800bdb8 <xPortSysTickHandler+0x40>)
 800bd9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bda2:	601a      	str	r2, [r3, #0]
 800bda4:	2300      	movs	r3, #0
 800bda6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	f383 8811 	msr	BASEPRI, r3
}
 800bdae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bdb0:	bf00      	nop
 800bdb2:	3708      	adds	r7, #8
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	bd80      	pop	{r7, pc}
 800bdb8:	e000ed04 	.word	0xe000ed04

0800bdbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bdbc:	b480      	push	{r7}
 800bdbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bdc0:	4b0b      	ldr	r3, [pc, #44]	@ (800bdf0 <vPortSetupTimerInterrupt+0x34>)
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bdc6:	4b0b      	ldr	r3, [pc, #44]	@ (800bdf4 <vPortSetupTimerInterrupt+0x38>)
 800bdc8:	2200      	movs	r2, #0
 800bdca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bdcc:	4b0a      	ldr	r3, [pc, #40]	@ (800bdf8 <vPortSetupTimerInterrupt+0x3c>)
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	4a0a      	ldr	r2, [pc, #40]	@ (800bdfc <vPortSetupTimerInterrupt+0x40>)
 800bdd2:	fba2 2303 	umull	r2, r3, r2, r3
 800bdd6:	099b      	lsrs	r3, r3, #6
 800bdd8:	4a09      	ldr	r2, [pc, #36]	@ (800be00 <vPortSetupTimerInterrupt+0x44>)
 800bdda:	3b01      	subs	r3, #1
 800bddc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bdde:	4b04      	ldr	r3, [pc, #16]	@ (800bdf0 <vPortSetupTimerInterrupt+0x34>)
 800bde0:	2207      	movs	r2, #7
 800bde2:	601a      	str	r2, [r3, #0]
}
 800bde4:	bf00      	nop
 800bde6:	46bd      	mov	sp, r7
 800bde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdec:	4770      	bx	lr
 800bdee:	bf00      	nop
 800bdf0:	e000e010 	.word	0xe000e010
 800bdf4:	e000e018 	.word	0xe000e018
 800bdf8:	20000000 	.word	0x20000000
 800bdfc:	10624dd3 	.word	0x10624dd3
 800be00:	e000e014 	.word	0xe000e014

0800be04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800be04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800be14 <vPortEnableVFP+0x10>
 800be08:	6801      	ldr	r1, [r0, #0]
 800be0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800be0e:	6001      	str	r1, [r0, #0]
 800be10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800be12:	bf00      	nop
 800be14:	e000ed88 	.word	0xe000ed88

0800be18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800be18:	b480      	push	{r7}
 800be1a:	b085      	sub	sp, #20
 800be1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800be1e:	f3ef 8305 	mrs	r3, IPSR
 800be22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	2b0f      	cmp	r3, #15
 800be28:	d915      	bls.n	800be56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800be2a:	4a18      	ldr	r2, [pc, #96]	@ (800be8c <vPortValidateInterruptPriority+0x74>)
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	4413      	add	r3, r2
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800be34:	4b16      	ldr	r3, [pc, #88]	@ (800be90 <vPortValidateInterruptPriority+0x78>)
 800be36:	781b      	ldrb	r3, [r3, #0]
 800be38:	7afa      	ldrb	r2, [r7, #11]
 800be3a:	429a      	cmp	r2, r3
 800be3c:	d20b      	bcs.n	800be56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800be3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be42:	f383 8811 	msr	BASEPRI, r3
 800be46:	f3bf 8f6f 	isb	sy
 800be4a:	f3bf 8f4f 	dsb	sy
 800be4e:	607b      	str	r3, [r7, #4]
}
 800be50:	bf00      	nop
 800be52:	bf00      	nop
 800be54:	e7fd      	b.n	800be52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800be56:	4b0f      	ldr	r3, [pc, #60]	@ (800be94 <vPortValidateInterruptPriority+0x7c>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800be5e:	4b0e      	ldr	r3, [pc, #56]	@ (800be98 <vPortValidateInterruptPriority+0x80>)
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	429a      	cmp	r2, r3
 800be64:	d90b      	bls.n	800be7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800be66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be6a:	f383 8811 	msr	BASEPRI, r3
 800be6e:	f3bf 8f6f 	isb	sy
 800be72:	f3bf 8f4f 	dsb	sy
 800be76:	603b      	str	r3, [r7, #0]
}
 800be78:	bf00      	nop
 800be7a:	bf00      	nop
 800be7c:	e7fd      	b.n	800be7a <vPortValidateInterruptPriority+0x62>
	}
 800be7e:	bf00      	nop
 800be80:	3714      	adds	r7, #20
 800be82:	46bd      	mov	sp, r7
 800be84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be88:	4770      	bx	lr
 800be8a:	bf00      	nop
 800be8c:	e000e3f0 	.word	0xe000e3f0
 800be90:	20001334 	.word	0x20001334
 800be94:	e000ed0c 	.word	0xe000ed0c
 800be98:	20001338 	.word	0x20001338

0800be9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b08a      	sub	sp, #40	@ 0x28
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bea4:	2300      	movs	r3, #0
 800bea6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bea8:	f7fe fc84 	bl	800a7b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800beac:	4b5c      	ldr	r3, [pc, #368]	@ (800c020 <pvPortMalloc+0x184>)
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d101      	bne.n	800beb8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800beb4:	f000 f924 	bl	800c100 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800beb8:	4b5a      	ldr	r3, [pc, #360]	@ (800c024 <pvPortMalloc+0x188>)
 800beba:	681a      	ldr	r2, [r3, #0]
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	4013      	ands	r3, r2
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	f040 8095 	bne.w	800bff0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d01e      	beq.n	800bf0a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800becc:	2208      	movs	r2, #8
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	4413      	add	r3, r2
 800bed2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	f003 0307 	and.w	r3, r3, #7
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d015      	beq.n	800bf0a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	f023 0307 	bic.w	r3, r3, #7
 800bee4:	3308      	adds	r3, #8
 800bee6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	f003 0307 	and.w	r3, r3, #7
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d00b      	beq.n	800bf0a <pvPortMalloc+0x6e>
	__asm volatile
 800bef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bef6:	f383 8811 	msr	BASEPRI, r3
 800befa:	f3bf 8f6f 	isb	sy
 800befe:	f3bf 8f4f 	dsb	sy
 800bf02:	617b      	str	r3, [r7, #20]
}
 800bf04:	bf00      	nop
 800bf06:	bf00      	nop
 800bf08:	e7fd      	b.n	800bf06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d06f      	beq.n	800bff0 <pvPortMalloc+0x154>
 800bf10:	4b45      	ldr	r3, [pc, #276]	@ (800c028 <pvPortMalloc+0x18c>)
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	687a      	ldr	r2, [r7, #4]
 800bf16:	429a      	cmp	r2, r3
 800bf18:	d86a      	bhi.n	800bff0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bf1a:	4b44      	ldr	r3, [pc, #272]	@ (800c02c <pvPortMalloc+0x190>)
 800bf1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bf1e:	4b43      	ldr	r3, [pc, #268]	@ (800c02c <pvPortMalloc+0x190>)
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bf24:	e004      	b.n	800bf30 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800bf26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bf2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bf30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf32:	685b      	ldr	r3, [r3, #4]
 800bf34:	687a      	ldr	r2, [r7, #4]
 800bf36:	429a      	cmp	r2, r3
 800bf38:	d903      	bls.n	800bf42 <pvPortMalloc+0xa6>
 800bf3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d1f1      	bne.n	800bf26 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bf42:	4b37      	ldr	r3, [pc, #220]	@ (800c020 <pvPortMalloc+0x184>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf48:	429a      	cmp	r2, r3
 800bf4a:	d051      	beq.n	800bff0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bf4c:	6a3b      	ldr	r3, [r7, #32]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	2208      	movs	r2, #8
 800bf52:	4413      	add	r3, r2
 800bf54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bf56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf58:	681a      	ldr	r2, [r3, #0]
 800bf5a:	6a3b      	ldr	r3, [r7, #32]
 800bf5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bf5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf60:	685a      	ldr	r2, [r3, #4]
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	1ad2      	subs	r2, r2, r3
 800bf66:	2308      	movs	r3, #8
 800bf68:	005b      	lsls	r3, r3, #1
 800bf6a:	429a      	cmp	r2, r3
 800bf6c:	d920      	bls.n	800bfb0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bf6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	4413      	add	r3, r2
 800bf74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bf76:	69bb      	ldr	r3, [r7, #24]
 800bf78:	f003 0307 	and.w	r3, r3, #7
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d00b      	beq.n	800bf98 <pvPortMalloc+0xfc>
	__asm volatile
 800bf80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf84:	f383 8811 	msr	BASEPRI, r3
 800bf88:	f3bf 8f6f 	isb	sy
 800bf8c:	f3bf 8f4f 	dsb	sy
 800bf90:	613b      	str	r3, [r7, #16]
}
 800bf92:	bf00      	nop
 800bf94:	bf00      	nop
 800bf96:	e7fd      	b.n	800bf94 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bf98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf9a:	685a      	ldr	r2, [r3, #4]
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	1ad2      	subs	r2, r2, r3
 800bfa0:	69bb      	ldr	r3, [r7, #24]
 800bfa2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bfa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfa6:	687a      	ldr	r2, [r7, #4]
 800bfa8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bfaa:	69b8      	ldr	r0, [r7, #24]
 800bfac:	f000 f90a 	bl	800c1c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bfb0:	4b1d      	ldr	r3, [pc, #116]	@ (800c028 <pvPortMalloc+0x18c>)
 800bfb2:	681a      	ldr	r2, [r3, #0]
 800bfb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfb6:	685b      	ldr	r3, [r3, #4]
 800bfb8:	1ad3      	subs	r3, r2, r3
 800bfba:	4a1b      	ldr	r2, [pc, #108]	@ (800c028 <pvPortMalloc+0x18c>)
 800bfbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bfbe:	4b1a      	ldr	r3, [pc, #104]	@ (800c028 <pvPortMalloc+0x18c>)
 800bfc0:	681a      	ldr	r2, [r3, #0]
 800bfc2:	4b1b      	ldr	r3, [pc, #108]	@ (800c030 <pvPortMalloc+0x194>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	429a      	cmp	r2, r3
 800bfc8:	d203      	bcs.n	800bfd2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bfca:	4b17      	ldr	r3, [pc, #92]	@ (800c028 <pvPortMalloc+0x18c>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	4a18      	ldr	r2, [pc, #96]	@ (800c030 <pvPortMalloc+0x194>)
 800bfd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bfd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfd4:	685a      	ldr	r2, [r3, #4]
 800bfd6:	4b13      	ldr	r3, [pc, #76]	@ (800c024 <pvPortMalloc+0x188>)
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	431a      	orrs	r2, r3
 800bfdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bfe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bfe6:	4b13      	ldr	r3, [pc, #76]	@ (800c034 <pvPortMalloc+0x198>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	3301      	adds	r3, #1
 800bfec:	4a11      	ldr	r2, [pc, #68]	@ (800c034 <pvPortMalloc+0x198>)
 800bfee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bff0:	f7fe fbee 	bl	800a7d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bff4:	69fb      	ldr	r3, [r7, #28]
 800bff6:	f003 0307 	and.w	r3, r3, #7
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d00b      	beq.n	800c016 <pvPortMalloc+0x17a>
	__asm volatile
 800bffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c002:	f383 8811 	msr	BASEPRI, r3
 800c006:	f3bf 8f6f 	isb	sy
 800c00a:	f3bf 8f4f 	dsb	sy
 800c00e:	60fb      	str	r3, [r7, #12]
}
 800c010:	bf00      	nop
 800c012:	bf00      	nop
 800c014:	e7fd      	b.n	800c012 <pvPortMalloc+0x176>
	return pvReturn;
 800c016:	69fb      	ldr	r3, [r7, #28]
}
 800c018:	4618      	mov	r0, r3
 800c01a:	3728      	adds	r7, #40	@ 0x28
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}
 800c020:	20004f44 	.word	0x20004f44
 800c024:	20004f58 	.word	0x20004f58
 800c028:	20004f48 	.word	0x20004f48
 800c02c:	20004f3c 	.word	0x20004f3c
 800c030:	20004f4c 	.word	0x20004f4c
 800c034:	20004f50 	.word	0x20004f50

0800c038 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b086      	sub	sp, #24
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d04f      	beq.n	800c0ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c04a:	2308      	movs	r3, #8
 800c04c:	425b      	negs	r3, r3
 800c04e:	697a      	ldr	r2, [r7, #20]
 800c050:	4413      	add	r3, r2
 800c052:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c054:	697b      	ldr	r3, [r7, #20]
 800c056:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	685a      	ldr	r2, [r3, #4]
 800c05c:	4b25      	ldr	r3, [pc, #148]	@ (800c0f4 <vPortFree+0xbc>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	4013      	ands	r3, r2
 800c062:	2b00      	cmp	r3, #0
 800c064:	d10b      	bne.n	800c07e <vPortFree+0x46>
	__asm volatile
 800c066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c06a:	f383 8811 	msr	BASEPRI, r3
 800c06e:	f3bf 8f6f 	isb	sy
 800c072:	f3bf 8f4f 	dsb	sy
 800c076:	60fb      	str	r3, [r7, #12]
}
 800c078:	bf00      	nop
 800c07a:	bf00      	nop
 800c07c:	e7fd      	b.n	800c07a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c07e:	693b      	ldr	r3, [r7, #16]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d00b      	beq.n	800c09e <vPortFree+0x66>
	__asm volatile
 800c086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c08a:	f383 8811 	msr	BASEPRI, r3
 800c08e:	f3bf 8f6f 	isb	sy
 800c092:	f3bf 8f4f 	dsb	sy
 800c096:	60bb      	str	r3, [r7, #8]
}
 800c098:	bf00      	nop
 800c09a:	bf00      	nop
 800c09c:	e7fd      	b.n	800c09a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c09e:	693b      	ldr	r3, [r7, #16]
 800c0a0:	685a      	ldr	r2, [r3, #4]
 800c0a2:	4b14      	ldr	r3, [pc, #80]	@ (800c0f4 <vPortFree+0xbc>)
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	4013      	ands	r3, r2
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d01e      	beq.n	800c0ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c0ac:	693b      	ldr	r3, [r7, #16]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d11a      	bne.n	800c0ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	685a      	ldr	r2, [r3, #4]
 800c0b8:	4b0e      	ldr	r3, [pc, #56]	@ (800c0f4 <vPortFree+0xbc>)
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	43db      	mvns	r3, r3
 800c0be:	401a      	ands	r2, r3
 800c0c0:	693b      	ldr	r3, [r7, #16]
 800c0c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c0c4:	f7fe fb76 	bl	800a7b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c0c8:	693b      	ldr	r3, [r7, #16]
 800c0ca:	685a      	ldr	r2, [r3, #4]
 800c0cc:	4b0a      	ldr	r3, [pc, #40]	@ (800c0f8 <vPortFree+0xc0>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	4413      	add	r3, r2
 800c0d2:	4a09      	ldr	r2, [pc, #36]	@ (800c0f8 <vPortFree+0xc0>)
 800c0d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c0d6:	6938      	ldr	r0, [r7, #16]
 800c0d8:	f000 f874 	bl	800c1c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c0dc:	4b07      	ldr	r3, [pc, #28]	@ (800c0fc <vPortFree+0xc4>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	3301      	adds	r3, #1
 800c0e2:	4a06      	ldr	r2, [pc, #24]	@ (800c0fc <vPortFree+0xc4>)
 800c0e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c0e6:	f7fe fb73 	bl	800a7d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c0ea:	bf00      	nop
 800c0ec:	3718      	adds	r7, #24
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}
 800c0f2:	bf00      	nop
 800c0f4:	20004f58 	.word	0x20004f58
 800c0f8:	20004f48 	.word	0x20004f48
 800c0fc:	20004f54 	.word	0x20004f54

0800c100 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c100:	b480      	push	{r7}
 800c102:	b085      	sub	sp, #20
 800c104:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c106:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c10a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c10c:	4b27      	ldr	r3, [pc, #156]	@ (800c1ac <prvHeapInit+0xac>)
 800c10e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	f003 0307 	and.w	r3, r3, #7
 800c116:	2b00      	cmp	r3, #0
 800c118:	d00c      	beq.n	800c134 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	3307      	adds	r3, #7
 800c11e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	f023 0307 	bic.w	r3, r3, #7
 800c126:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c128:	68ba      	ldr	r2, [r7, #8]
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	1ad3      	subs	r3, r2, r3
 800c12e:	4a1f      	ldr	r2, [pc, #124]	@ (800c1ac <prvHeapInit+0xac>)
 800c130:	4413      	add	r3, r2
 800c132:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c138:	4a1d      	ldr	r2, [pc, #116]	@ (800c1b0 <prvHeapInit+0xb0>)
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c13e:	4b1c      	ldr	r3, [pc, #112]	@ (800c1b0 <prvHeapInit+0xb0>)
 800c140:	2200      	movs	r2, #0
 800c142:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	68ba      	ldr	r2, [r7, #8]
 800c148:	4413      	add	r3, r2
 800c14a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c14c:	2208      	movs	r2, #8
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	1a9b      	subs	r3, r3, r2
 800c152:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	f023 0307 	bic.w	r3, r3, #7
 800c15a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	4a15      	ldr	r2, [pc, #84]	@ (800c1b4 <prvHeapInit+0xb4>)
 800c160:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c162:	4b14      	ldr	r3, [pc, #80]	@ (800c1b4 <prvHeapInit+0xb4>)
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	2200      	movs	r2, #0
 800c168:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c16a:	4b12      	ldr	r3, [pc, #72]	@ (800c1b4 <prvHeapInit+0xb4>)
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	2200      	movs	r2, #0
 800c170:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c176:	683b      	ldr	r3, [r7, #0]
 800c178:	68fa      	ldr	r2, [r7, #12]
 800c17a:	1ad2      	subs	r2, r2, r3
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c180:	4b0c      	ldr	r3, [pc, #48]	@ (800c1b4 <prvHeapInit+0xb4>)
 800c182:	681a      	ldr	r2, [r3, #0]
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c188:	683b      	ldr	r3, [r7, #0]
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	4a0a      	ldr	r2, [pc, #40]	@ (800c1b8 <prvHeapInit+0xb8>)
 800c18e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	685b      	ldr	r3, [r3, #4]
 800c194:	4a09      	ldr	r2, [pc, #36]	@ (800c1bc <prvHeapInit+0xbc>)
 800c196:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c198:	4b09      	ldr	r3, [pc, #36]	@ (800c1c0 <prvHeapInit+0xc0>)
 800c19a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c19e:	601a      	str	r2, [r3, #0]
}
 800c1a0:	bf00      	nop
 800c1a2:	3714      	adds	r7, #20
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1aa:	4770      	bx	lr
 800c1ac:	2000133c 	.word	0x2000133c
 800c1b0:	20004f3c 	.word	0x20004f3c
 800c1b4:	20004f44 	.word	0x20004f44
 800c1b8:	20004f4c 	.word	0x20004f4c
 800c1bc:	20004f48 	.word	0x20004f48
 800c1c0:	20004f58 	.word	0x20004f58

0800c1c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c1c4:	b480      	push	{r7}
 800c1c6:	b085      	sub	sp, #20
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c1cc:	4b28      	ldr	r3, [pc, #160]	@ (800c270 <prvInsertBlockIntoFreeList+0xac>)
 800c1ce:	60fb      	str	r3, [r7, #12]
 800c1d0:	e002      	b.n	800c1d8 <prvInsertBlockIntoFreeList+0x14>
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	60fb      	str	r3, [r7, #12]
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	687a      	ldr	r2, [r7, #4]
 800c1de:	429a      	cmp	r2, r3
 800c1e0:	d8f7      	bhi.n	800c1d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	685b      	ldr	r3, [r3, #4]
 800c1ea:	68ba      	ldr	r2, [r7, #8]
 800c1ec:	4413      	add	r3, r2
 800c1ee:	687a      	ldr	r2, [r7, #4]
 800c1f0:	429a      	cmp	r2, r3
 800c1f2:	d108      	bne.n	800c206 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	685a      	ldr	r2, [r3, #4]
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	685b      	ldr	r3, [r3, #4]
 800c1fc:	441a      	add	r2, r3
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	685b      	ldr	r3, [r3, #4]
 800c20e:	68ba      	ldr	r2, [r7, #8]
 800c210:	441a      	add	r2, r3
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	429a      	cmp	r2, r3
 800c218:	d118      	bne.n	800c24c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	681a      	ldr	r2, [r3, #0]
 800c21e:	4b15      	ldr	r3, [pc, #84]	@ (800c274 <prvInsertBlockIntoFreeList+0xb0>)
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	429a      	cmp	r2, r3
 800c224:	d00d      	beq.n	800c242 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	685a      	ldr	r2, [r3, #4]
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	685b      	ldr	r3, [r3, #4]
 800c230:	441a      	add	r2, r3
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	681a      	ldr	r2, [r3, #0]
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	601a      	str	r2, [r3, #0]
 800c240:	e008      	b.n	800c254 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c242:	4b0c      	ldr	r3, [pc, #48]	@ (800c274 <prvInsertBlockIntoFreeList+0xb0>)
 800c244:	681a      	ldr	r2, [r3, #0]
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	601a      	str	r2, [r3, #0]
 800c24a:	e003      	b.n	800c254 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	681a      	ldr	r2, [r3, #0]
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c254:	68fa      	ldr	r2, [r7, #12]
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	429a      	cmp	r2, r3
 800c25a:	d002      	beq.n	800c262 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	687a      	ldr	r2, [r7, #4]
 800c260:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c262:	bf00      	nop
 800c264:	3714      	adds	r7, #20
 800c266:	46bd      	mov	sp, r7
 800c268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26c:	4770      	bx	lr
 800c26e:	bf00      	nop
 800c270:	20004f3c 	.word	0x20004f3c
 800c274:	20004f44 	.word	0x20004f44

0800c278 <_Znwj>:
 800c278:	2801      	cmp	r0, #1
 800c27a:	bf38      	it	cc
 800c27c:	2001      	movcc	r0, #1
 800c27e:	b510      	push	{r4, lr}
 800c280:	4604      	mov	r4, r0
 800c282:	4620      	mov	r0, r4
 800c284:	f000 f81a 	bl	800c2bc <malloc>
 800c288:	b100      	cbz	r0, 800c28c <_Znwj+0x14>
 800c28a:	bd10      	pop	{r4, pc}
 800c28c:	f000 f806 	bl	800c29c <_ZSt15get_new_handlerv>
 800c290:	b908      	cbnz	r0, 800c296 <_Znwj+0x1e>
 800c292:	f000 f80b 	bl	800c2ac <abort>
 800c296:	4780      	blx	r0
 800c298:	e7f3      	b.n	800c282 <_Znwj+0xa>
	...

0800c29c <_ZSt15get_new_handlerv>:
 800c29c:	4b02      	ldr	r3, [pc, #8]	@ (800c2a8 <_ZSt15get_new_handlerv+0xc>)
 800c29e:	6818      	ldr	r0, [r3, #0]
 800c2a0:	f3bf 8f5b 	dmb	ish
 800c2a4:	4770      	bx	lr
 800c2a6:	bf00      	nop
 800c2a8:	20004f5c 	.word	0x20004f5c

0800c2ac <abort>:
 800c2ac:	b508      	push	{r3, lr}
 800c2ae:	2006      	movs	r0, #6
 800c2b0:	f000 f8ea 	bl	800c488 <raise>
 800c2b4:	2001      	movs	r0, #1
 800c2b6:	f7f5 fb4b 	bl	8001950 <_exit>
	...

0800c2bc <malloc>:
 800c2bc:	4b02      	ldr	r3, [pc, #8]	@ (800c2c8 <malloc+0xc>)
 800c2be:	4601      	mov	r1, r0
 800c2c0:	6818      	ldr	r0, [r3, #0]
 800c2c2:	f000 b825 	b.w	800c310 <_malloc_r>
 800c2c6:	bf00      	nop
 800c2c8:	20000040 	.word	0x20000040

0800c2cc <sbrk_aligned>:
 800c2cc:	b570      	push	{r4, r5, r6, lr}
 800c2ce:	4e0f      	ldr	r6, [pc, #60]	@ (800c30c <sbrk_aligned+0x40>)
 800c2d0:	460c      	mov	r4, r1
 800c2d2:	6831      	ldr	r1, [r6, #0]
 800c2d4:	4605      	mov	r5, r0
 800c2d6:	b911      	cbnz	r1, 800c2de <sbrk_aligned+0x12>
 800c2d8:	f000 f8f2 	bl	800c4c0 <_sbrk_r>
 800c2dc:	6030      	str	r0, [r6, #0]
 800c2de:	4621      	mov	r1, r4
 800c2e0:	4628      	mov	r0, r5
 800c2e2:	f000 f8ed 	bl	800c4c0 <_sbrk_r>
 800c2e6:	1c43      	adds	r3, r0, #1
 800c2e8:	d103      	bne.n	800c2f2 <sbrk_aligned+0x26>
 800c2ea:	f04f 34ff 	mov.w	r4, #4294967295
 800c2ee:	4620      	mov	r0, r4
 800c2f0:	bd70      	pop	{r4, r5, r6, pc}
 800c2f2:	1cc4      	adds	r4, r0, #3
 800c2f4:	f024 0403 	bic.w	r4, r4, #3
 800c2f8:	42a0      	cmp	r0, r4
 800c2fa:	d0f8      	beq.n	800c2ee <sbrk_aligned+0x22>
 800c2fc:	1a21      	subs	r1, r4, r0
 800c2fe:	4628      	mov	r0, r5
 800c300:	f000 f8de 	bl	800c4c0 <_sbrk_r>
 800c304:	3001      	adds	r0, #1
 800c306:	d1f2      	bne.n	800c2ee <sbrk_aligned+0x22>
 800c308:	e7ef      	b.n	800c2ea <sbrk_aligned+0x1e>
 800c30a:	bf00      	nop
 800c30c:	20004f60 	.word	0x20004f60

0800c310 <_malloc_r>:
 800c310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c314:	1ccd      	adds	r5, r1, #3
 800c316:	f025 0503 	bic.w	r5, r5, #3
 800c31a:	3508      	adds	r5, #8
 800c31c:	2d0c      	cmp	r5, #12
 800c31e:	bf38      	it	cc
 800c320:	250c      	movcc	r5, #12
 800c322:	2d00      	cmp	r5, #0
 800c324:	4606      	mov	r6, r0
 800c326:	db01      	blt.n	800c32c <_malloc_r+0x1c>
 800c328:	42a9      	cmp	r1, r5
 800c32a:	d904      	bls.n	800c336 <_malloc_r+0x26>
 800c32c:	230c      	movs	r3, #12
 800c32e:	6033      	str	r3, [r6, #0]
 800c330:	2000      	movs	r0, #0
 800c332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c336:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c40c <_malloc_r+0xfc>
 800c33a:	f000 f869 	bl	800c410 <__malloc_lock>
 800c33e:	f8d8 3000 	ldr.w	r3, [r8]
 800c342:	461c      	mov	r4, r3
 800c344:	bb44      	cbnz	r4, 800c398 <_malloc_r+0x88>
 800c346:	4629      	mov	r1, r5
 800c348:	4630      	mov	r0, r6
 800c34a:	f7ff ffbf 	bl	800c2cc <sbrk_aligned>
 800c34e:	1c43      	adds	r3, r0, #1
 800c350:	4604      	mov	r4, r0
 800c352:	d158      	bne.n	800c406 <_malloc_r+0xf6>
 800c354:	f8d8 4000 	ldr.w	r4, [r8]
 800c358:	4627      	mov	r7, r4
 800c35a:	2f00      	cmp	r7, #0
 800c35c:	d143      	bne.n	800c3e6 <_malloc_r+0xd6>
 800c35e:	2c00      	cmp	r4, #0
 800c360:	d04b      	beq.n	800c3fa <_malloc_r+0xea>
 800c362:	6823      	ldr	r3, [r4, #0]
 800c364:	4639      	mov	r1, r7
 800c366:	4630      	mov	r0, r6
 800c368:	eb04 0903 	add.w	r9, r4, r3
 800c36c:	f000 f8a8 	bl	800c4c0 <_sbrk_r>
 800c370:	4581      	cmp	r9, r0
 800c372:	d142      	bne.n	800c3fa <_malloc_r+0xea>
 800c374:	6821      	ldr	r1, [r4, #0]
 800c376:	1a6d      	subs	r5, r5, r1
 800c378:	4629      	mov	r1, r5
 800c37a:	4630      	mov	r0, r6
 800c37c:	f7ff ffa6 	bl	800c2cc <sbrk_aligned>
 800c380:	3001      	adds	r0, #1
 800c382:	d03a      	beq.n	800c3fa <_malloc_r+0xea>
 800c384:	6823      	ldr	r3, [r4, #0]
 800c386:	442b      	add	r3, r5
 800c388:	6023      	str	r3, [r4, #0]
 800c38a:	f8d8 3000 	ldr.w	r3, [r8]
 800c38e:	685a      	ldr	r2, [r3, #4]
 800c390:	bb62      	cbnz	r2, 800c3ec <_malloc_r+0xdc>
 800c392:	f8c8 7000 	str.w	r7, [r8]
 800c396:	e00f      	b.n	800c3b8 <_malloc_r+0xa8>
 800c398:	6822      	ldr	r2, [r4, #0]
 800c39a:	1b52      	subs	r2, r2, r5
 800c39c:	d420      	bmi.n	800c3e0 <_malloc_r+0xd0>
 800c39e:	2a0b      	cmp	r2, #11
 800c3a0:	d917      	bls.n	800c3d2 <_malloc_r+0xc2>
 800c3a2:	1961      	adds	r1, r4, r5
 800c3a4:	42a3      	cmp	r3, r4
 800c3a6:	6025      	str	r5, [r4, #0]
 800c3a8:	bf18      	it	ne
 800c3aa:	6059      	strne	r1, [r3, #4]
 800c3ac:	6863      	ldr	r3, [r4, #4]
 800c3ae:	bf08      	it	eq
 800c3b0:	f8c8 1000 	streq.w	r1, [r8]
 800c3b4:	5162      	str	r2, [r4, r5]
 800c3b6:	604b      	str	r3, [r1, #4]
 800c3b8:	4630      	mov	r0, r6
 800c3ba:	f000 f82f 	bl	800c41c <__malloc_unlock>
 800c3be:	f104 000b 	add.w	r0, r4, #11
 800c3c2:	1d23      	adds	r3, r4, #4
 800c3c4:	f020 0007 	bic.w	r0, r0, #7
 800c3c8:	1ac2      	subs	r2, r0, r3
 800c3ca:	bf1c      	itt	ne
 800c3cc:	1a1b      	subne	r3, r3, r0
 800c3ce:	50a3      	strne	r3, [r4, r2]
 800c3d0:	e7af      	b.n	800c332 <_malloc_r+0x22>
 800c3d2:	6862      	ldr	r2, [r4, #4]
 800c3d4:	42a3      	cmp	r3, r4
 800c3d6:	bf0c      	ite	eq
 800c3d8:	f8c8 2000 	streq.w	r2, [r8]
 800c3dc:	605a      	strne	r2, [r3, #4]
 800c3de:	e7eb      	b.n	800c3b8 <_malloc_r+0xa8>
 800c3e0:	4623      	mov	r3, r4
 800c3e2:	6864      	ldr	r4, [r4, #4]
 800c3e4:	e7ae      	b.n	800c344 <_malloc_r+0x34>
 800c3e6:	463c      	mov	r4, r7
 800c3e8:	687f      	ldr	r7, [r7, #4]
 800c3ea:	e7b6      	b.n	800c35a <_malloc_r+0x4a>
 800c3ec:	461a      	mov	r2, r3
 800c3ee:	685b      	ldr	r3, [r3, #4]
 800c3f0:	42a3      	cmp	r3, r4
 800c3f2:	d1fb      	bne.n	800c3ec <_malloc_r+0xdc>
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	6053      	str	r3, [r2, #4]
 800c3f8:	e7de      	b.n	800c3b8 <_malloc_r+0xa8>
 800c3fa:	230c      	movs	r3, #12
 800c3fc:	6033      	str	r3, [r6, #0]
 800c3fe:	4630      	mov	r0, r6
 800c400:	f000 f80c 	bl	800c41c <__malloc_unlock>
 800c404:	e794      	b.n	800c330 <_malloc_r+0x20>
 800c406:	6005      	str	r5, [r0, #0]
 800c408:	e7d6      	b.n	800c3b8 <_malloc_r+0xa8>
 800c40a:	bf00      	nop
 800c40c:	20004f64 	.word	0x20004f64

0800c410 <__malloc_lock>:
 800c410:	4801      	ldr	r0, [pc, #4]	@ (800c418 <__malloc_lock+0x8>)
 800c412:	f000 b88f 	b.w	800c534 <__retarget_lock_acquire_recursive>
 800c416:	bf00      	nop
 800c418:	200050a4 	.word	0x200050a4

0800c41c <__malloc_unlock>:
 800c41c:	4801      	ldr	r0, [pc, #4]	@ (800c424 <__malloc_unlock+0x8>)
 800c41e:	f000 b88a 	b.w	800c536 <__retarget_lock_release_recursive>
 800c422:	bf00      	nop
 800c424:	200050a4 	.word	0x200050a4

0800c428 <memset>:
 800c428:	4402      	add	r2, r0
 800c42a:	4603      	mov	r3, r0
 800c42c:	4293      	cmp	r3, r2
 800c42e:	d100      	bne.n	800c432 <memset+0xa>
 800c430:	4770      	bx	lr
 800c432:	f803 1b01 	strb.w	r1, [r3], #1
 800c436:	e7f9      	b.n	800c42c <memset+0x4>

0800c438 <_raise_r>:
 800c438:	291f      	cmp	r1, #31
 800c43a:	b538      	push	{r3, r4, r5, lr}
 800c43c:	4605      	mov	r5, r0
 800c43e:	460c      	mov	r4, r1
 800c440:	d904      	bls.n	800c44c <_raise_r+0x14>
 800c442:	2316      	movs	r3, #22
 800c444:	6003      	str	r3, [r0, #0]
 800c446:	f04f 30ff 	mov.w	r0, #4294967295
 800c44a:	bd38      	pop	{r3, r4, r5, pc}
 800c44c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c44e:	b112      	cbz	r2, 800c456 <_raise_r+0x1e>
 800c450:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c454:	b94b      	cbnz	r3, 800c46a <_raise_r+0x32>
 800c456:	4628      	mov	r0, r5
 800c458:	f000 f830 	bl	800c4bc <_getpid_r>
 800c45c:	4622      	mov	r2, r4
 800c45e:	4601      	mov	r1, r0
 800c460:	4628      	mov	r0, r5
 800c462:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c466:	f000 b817 	b.w	800c498 <_kill_r>
 800c46a:	2b01      	cmp	r3, #1
 800c46c:	d00a      	beq.n	800c484 <_raise_r+0x4c>
 800c46e:	1c59      	adds	r1, r3, #1
 800c470:	d103      	bne.n	800c47a <_raise_r+0x42>
 800c472:	2316      	movs	r3, #22
 800c474:	6003      	str	r3, [r0, #0]
 800c476:	2001      	movs	r0, #1
 800c478:	e7e7      	b.n	800c44a <_raise_r+0x12>
 800c47a:	2100      	movs	r1, #0
 800c47c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c480:	4620      	mov	r0, r4
 800c482:	4798      	blx	r3
 800c484:	2000      	movs	r0, #0
 800c486:	e7e0      	b.n	800c44a <_raise_r+0x12>

0800c488 <raise>:
 800c488:	4b02      	ldr	r3, [pc, #8]	@ (800c494 <raise+0xc>)
 800c48a:	4601      	mov	r1, r0
 800c48c:	6818      	ldr	r0, [r3, #0]
 800c48e:	f7ff bfd3 	b.w	800c438 <_raise_r>
 800c492:	bf00      	nop
 800c494:	20000040 	.word	0x20000040

0800c498 <_kill_r>:
 800c498:	b538      	push	{r3, r4, r5, lr}
 800c49a:	4d07      	ldr	r5, [pc, #28]	@ (800c4b8 <_kill_r+0x20>)
 800c49c:	2300      	movs	r3, #0
 800c49e:	4604      	mov	r4, r0
 800c4a0:	4608      	mov	r0, r1
 800c4a2:	4611      	mov	r1, r2
 800c4a4:	602b      	str	r3, [r5, #0]
 800c4a6:	f7f5 fa43 	bl	8001930 <_kill>
 800c4aa:	1c43      	adds	r3, r0, #1
 800c4ac:	d102      	bne.n	800c4b4 <_kill_r+0x1c>
 800c4ae:	682b      	ldr	r3, [r5, #0]
 800c4b0:	b103      	cbz	r3, 800c4b4 <_kill_r+0x1c>
 800c4b2:	6023      	str	r3, [r4, #0]
 800c4b4:	bd38      	pop	{r3, r4, r5, pc}
 800c4b6:	bf00      	nop
 800c4b8:	200050a0 	.word	0x200050a0

0800c4bc <_getpid_r>:
 800c4bc:	f7f5 ba30 	b.w	8001920 <_getpid>

0800c4c0 <_sbrk_r>:
 800c4c0:	b538      	push	{r3, r4, r5, lr}
 800c4c2:	4d06      	ldr	r5, [pc, #24]	@ (800c4dc <_sbrk_r+0x1c>)
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	4604      	mov	r4, r0
 800c4c8:	4608      	mov	r0, r1
 800c4ca:	602b      	str	r3, [r5, #0]
 800c4cc:	f7f5 fa4c 	bl	8001968 <_sbrk>
 800c4d0:	1c43      	adds	r3, r0, #1
 800c4d2:	d102      	bne.n	800c4da <_sbrk_r+0x1a>
 800c4d4:	682b      	ldr	r3, [r5, #0]
 800c4d6:	b103      	cbz	r3, 800c4da <_sbrk_r+0x1a>
 800c4d8:	6023      	str	r3, [r4, #0]
 800c4da:	bd38      	pop	{r3, r4, r5, pc}
 800c4dc:	200050a0 	.word	0x200050a0

0800c4e0 <__errno>:
 800c4e0:	4b01      	ldr	r3, [pc, #4]	@ (800c4e8 <__errno+0x8>)
 800c4e2:	6818      	ldr	r0, [r3, #0]
 800c4e4:	4770      	bx	lr
 800c4e6:	bf00      	nop
 800c4e8:	20000040 	.word	0x20000040

0800c4ec <__libc_init_array>:
 800c4ec:	b570      	push	{r4, r5, r6, lr}
 800c4ee:	4d0d      	ldr	r5, [pc, #52]	@ (800c524 <__libc_init_array+0x38>)
 800c4f0:	4c0d      	ldr	r4, [pc, #52]	@ (800c528 <__libc_init_array+0x3c>)
 800c4f2:	1b64      	subs	r4, r4, r5
 800c4f4:	10a4      	asrs	r4, r4, #2
 800c4f6:	2600      	movs	r6, #0
 800c4f8:	42a6      	cmp	r6, r4
 800c4fa:	d109      	bne.n	800c510 <__libc_init_array+0x24>
 800c4fc:	4d0b      	ldr	r5, [pc, #44]	@ (800c52c <__libc_init_array+0x40>)
 800c4fe:	4c0c      	ldr	r4, [pc, #48]	@ (800c530 <__libc_init_array+0x44>)
 800c500:	f000 f828 	bl	800c554 <_init>
 800c504:	1b64      	subs	r4, r4, r5
 800c506:	10a4      	asrs	r4, r4, #2
 800c508:	2600      	movs	r6, #0
 800c50a:	42a6      	cmp	r6, r4
 800c50c:	d105      	bne.n	800c51a <__libc_init_array+0x2e>
 800c50e:	bd70      	pop	{r4, r5, r6, pc}
 800c510:	f855 3b04 	ldr.w	r3, [r5], #4
 800c514:	4798      	blx	r3
 800c516:	3601      	adds	r6, #1
 800c518:	e7ee      	b.n	800c4f8 <__libc_init_array+0xc>
 800c51a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c51e:	4798      	blx	r3
 800c520:	3601      	adds	r6, #1
 800c522:	e7f2      	b.n	800c50a <__libc_init_array+0x1e>
 800c524:	0800c6b0 	.word	0x0800c6b0
 800c528:	0800c6b0 	.word	0x0800c6b0
 800c52c:	0800c6b0 	.word	0x0800c6b0
 800c530:	0800c6b4 	.word	0x0800c6b4

0800c534 <__retarget_lock_acquire_recursive>:
 800c534:	4770      	bx	lr

0800c536 <__retarget_lock_release_recursive>:
 800c536:	4770      	bx	lr

0800c538 <memcpy>:
 800c538:	440a      	add	r2, r1
 800c53a:	4291      	cmp	r1, r2
 800c53c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c540:	d100      	bne.n	800c544 <memcpy+0xc>
 800c542:	4770      	bx	lr
 800c544:	b510      	push	{r4, lr}
 800c546:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c54a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c54e:	4291      	cmp	r1, r2
 800c550:	d1f9      	bne.n	800c546 <memcpy+0xe>
 800c552:	bd10      	pop	{r4, pc}

0800c554 <_init>:
 800c554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c556:	bf00      	nop
 800c558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c55a:	bc08      	pop	{r3}
 800c55c:	469e      	mov	lr, r3
 800c55e:	4770      	bx	lr

0800c560 <_fini>:
 800c560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c562:	bf00      	nop
 800c564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c566:	bc08      	pop	{r3}
 800c568:	469e      	mov	lr, r3
 800c56a:	4770      	bx	lr
