\hypertarget{_elf_macros_8h_source}{}\doxysection{Elf\+Macros.\+h}
\label{_elf_macros_8h_source}\index{Framework/Source/Core/FileFormats/ELF/ElfMacros.h@{Framework/Source/Core/FileFormats/ELF/ElfMacros.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/* These macro definitions are part of the elf.h file found under the GNU C Library.}}
\DoxyCodeLine{2 \textcolor{comment}{   Copyright (C) 1995-\/2021 Free Software Foundation, Inc.}}
\DoxyCodeLine{3 \textcolor{comment}{}}
\DoxyCodeLine{4 \textcolor{comment}{   The GNU C Library is free software; you can redistribute it and/or}}
\DoxyCodeLine{5 \textcolor{comment}{   modify it under the terms of the GNU Lesser General Public}}
\DoxyCodeLine{6 \textcolor{comment}{   License as published by the Free Software Foundation; either}}
\DoxyCodeLine{7 \textcolor{comment}{   version 2.1 of the License, or (at your option) any later version.}}
\DoxyCodeLine{8 \textcolor{comment}{}}
\DoxyCodeLine{9 \textcolor{comment}{   The GNU C Library is distributed in the hope that it will be useful,}}
\DoxyCodeLine{10 \textcolor{comment}{   but WITHOUT ANY WARRANTY; without even the implied warranty of}}
\DoxyCodeLine{11 \textcolor{comment}{   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU}}
\DoxyCodeLine{12 \textcolor{comment}{   Lesser General Public License for more details.}}
\DoxyCodeLine{13 \textcolor{comment}{*/}}
\DoxyCodeLine{14 }
\DoxyCodeLine{15 \textcolor{comment}{/* Fields in the ElfIdentifier array.  The EI\_* macros are indices into the}}
\DoxyCodeLine{16 \textcolor{comment}{   array.  The macros under each EI\_* macro are the values the byte}}
\DoxyCodeLine{17 \textcolor{comment}{   may have.  */}}
\DoxyCodeLine{18 }
\DoxyCodeLine{19 \textcolor{preprocessor}{\#define EI\_MAG0     0       }\textcolor{comment}{/* File identification byte 0 index */}\textcolor{preprocessor}{}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#define ELFMAG0     0x7f        }\textcolor{comment}{/* Magic number byte 0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{21 }
\DoxyCodeLine{22 \textcolor{preprocessor}{\#define EI\_MAG1     1       }\textcolor{comment}{/* File identification byte 1 index */}\textcolor{preprocessor}{}}
\DoxyCodeLine{23 \textcolor{preprocessor}{\#define ELFMAG1     'E'     }\textcolor{comment}{/* Magic number byte 1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{24 }
\DoxyCodeLine{25 \textcolor{preprocessor}{\#define EI\_MAG2     2       }\textcolor{comment}{/* File identification byte 2 index */}\textcolor{preprocessor}{}}
\DoxyCodeLine{26 \textcolor{preprocessor}{\#define ELFMAG2     'L'     }\textcolor{comment}{/* Magic number byte 2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{27 }
\DoxyCodeLine{28 \textcolor{preprocessor}{\#define EI\_MAG3     3       }\textcolor{comment}{/* File identification byte 3 index */}\textcolor{preprocessor}{}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#define ELFMAG3     'F'     }\textcolor{comment}{/* Magic number byte 3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{30 }
\DoxyCodeLine{31 \textcolor{comment}{/* Conglomeration of the identification bytes, for easy testing as a word.  */}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#define ELFMAG      "{}\(\backslash\)177ELF"{}}}
\DoxyCodeLine{33 \textcolor{preprocessor}{\#define SELFMAG     4}}
\DoxyCodeLine{34 }
\DoxyCodeLine{35 \textcolor{preprocessor}{\#define EI\_CLASS    4       }\textcolor{comment}{/* File class byte index */}\textcolor{preprocessor}{}}
\DoxyCodeLine{36 \textcolor{preprocessor}{\#define ELFCLASSNONE    0       }\textcolor{comment}{/* Invalid class */}\textcolor{preprocessor}{}}
\DoxyCodeLine{37 \textcolor{preprocessor}{\#define ELFCLASS32  1       }\textcolor{comment}{/* 32-\/bit objects */}\textcolor{preprocessor}{}}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#define ELFCLASS64  2       }\textcolor{comment}{/* 64-\/bit objects */}\textcolor{preprocessor}{}}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#define ELFCLASSNUM 3}}
\DoxyCodeLine{40 }
\DoxyCodeLine{41 \textcolor{preprocessor}{\#define EI\_DATA     5       }\textcolor{comment}{/* Data encoding byte index */}\textcolor{preprocessor}{}}
\DoxyCodeLine{42 \textcolor{preprocessor}{\#define ELFDATANONE 0       }\textcolor{comment}{/* Invalid data encoding */}\textcolor{preprocessor}{}}
\DoxyCodeLine{43 \textcolor{preprocessor}{\#define ELFDATA2LSB 1       }\textcolor{comment}{/* 2's complement, little endian */}\textcolor{preprocessor}{}}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#define ELFDATA2MSB 2       }\textcolor{comment}{/* 2's complement, big endian */}\textcolor{preprocessor}{}}
\DoxyCodeLine{45 \textcolor{preprocessor}{\#define ELFDATANUM  3}}
\DoxyCodeLine{46 }
\DoxyCodeLine{47 \textcolor{preprocessor}{\#define EI\_VERSION  6       }\textcolor{comment}{/* File version byte index */}\textcolor{preprocessor}{}}
\DoxyCodeLine{48                     \textcolor{comment}{/* Value must be EV\_CURRENT */}}
\DoxyCodeLine{49 }
\DoxyCodeLine{50 \textcolor{preprocessor}{\#define EI\_OSABI    7       }\textcolor{comment}{/* OS ABI identification */}\textcolor{preprocessor}{}}
\DoxyCodeLine{51 \textcolor{preprocessor}{\#define ELFOSABI\_NONE       0   }\textcolor{comment}{/* UNIX System V ABI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{52 \textcolor{preprocessor}{\#define ELFOSABI\_SYSV       0   }\textcolor{comment}{/* Alias.  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{53 \textcolor{preprocessor}{\#define ELFOSABI\_HPUX       1   }\textcolor{comment}{/* HP-\/UX */}\textcolor{preprocessor}{}}
\DoxyCodeLine{54 \textcolor{preprocessor}{\#define ELFOSABI\_NETBSD     2   }\textcolor{comment}{/* NetBSD.  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{55 \textcolor{preprocessor}{\#define ELFOSABI\_GNU        3   }\textcolor{comment}{/* Object uses GNU ELF extensions.  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{56 \textcolor{preprocessor}{\#define ELFOSABI\_LINUX      ELFOSABI\_GNU }\textcolor{comment}{/* Compatibility alias.  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{57 \textcolor{preprocessor}{\#define ELFOSABI\_SOLARIS    6   }\textcolor{comment}{/* Sun Solaris.  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{58 \textcolor{preprocessor}{\#define ELFOSABI\_AIX        7   }\textcolor{comment}{/* IBM AIX.  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{59 \textcolor{preprocessor}{\#define ELFOSABI\_IRIX       8   }\textcolor{comment}{/* SGI Irix.  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{60 \textcolor{preprocessor}{\#define ELFOSABI\_FREEBSD    9   }\textcolor{comment}{/* FreeBSD.  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{61 \textcolor{preprocessor}{\#define ELFOSABI\_TRU64      10  }\textcolor{comment}{/* Compaq TRU64 UNIX.  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{62 \textcolor{preprocessor}{\#define ELFOSABI\_MODESTO    11  }\textcolor{comment}{/* Novell Modesto.  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#define ELFOSABI\_OPENBSD    12  }\textcolor{comment}{/* OpenBSD.  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{64 \textcolor{preprocessor}{\#define ELFOSABI\_ARM\_AEABI  64  }\textcolor{comment}{/* ARM EABI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{65 \textcolor{preprocessor}{\#define ELFOSABI\_ARM        97  }\textcolor{comment}{/* ARM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#define ELFOSABI\_STANDALONE 255 }\textcolor{comment}{/* Standalone (embedded) application */}\textcolor{preprocessor}{}}
\DoxyCodeLine{67 }
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define EI\_ABIVERSION   8       }\textcolor{comment}{/* ABI version */}\textcolor{preprocessor}{}}
\DoxyCodeLine{69 }
\DoxyCodeLine{70 \textcolor{preprocessor}{\#define EI\_PAD      9       }\textcolor{comment}{/* Byte index of padding bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{71 }
\DoxyCodeLine{72 \textcolor{comment}{/* Legal values for Type (object file type).  */}}
\DoxyCodeLine{73 }
\DoxyCodeLine{74 \textcolor{preprocessor}{\#define ET\_NONE     0       }\textcolor{comment}{/* No file type */}\textcolor{preprocessor}{}}
\DoxyCodeLine{75 \textcolor{preprocessor}{\#define ET\_REL      1       }\textcolor{comment}{/* Relocatable file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define ET\_EXEC     2       }\textcolor{comment}{/* Executable file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{77 \textcolor{preprocessor}{\#define ET\_DYN      3       }\textcolor{comment}{/* Shared object file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{78 \textcolor{preprocessor}{\#define ET\_CORE     4       }\textcolor{comment}{/* Core file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#define ET\_NUM      5       }\textcolor{comment}{/* Number of defined types */}\textcolor{preprocessor}{}}
\DoxyCodeLine{80 \textcolor{preprocessor}{\#define ET\_LOOS     0xfe00      }\textcolor{comment}{/* OS-\/specific range start */}\textcolor{preprocessor}{}}
\DoxyCodeLine{81 \textcolor{preprocessor}{\#define ET\_HIOS     0xfeff      }\textcolor{comment}{/* OS-\/specific range end */}\textcolor{preprocessor}{}}
\DoxyCodeLine{82 \textcolor{preprocessor}{\#define ET\_LOPROC   0xff00      }\textcolor{comment}{/* Processor-\/specific range start */}\textcolor{preprocessor}{}}
\DoxyCodeLine{83 \textcolor{preprocessor}{\#define ET\_HIPROC   0xffff      }\textcolor{comment}{/* Processor-\/specific range end */}\textcolor{preprocessor}{}}
\DoxyCodeLine{84 }
\DoxyCodeLine{85 \textcolor{comment}{/* Legal values for Arch (architecture).  */}}
\DoxyCodeLine{86 }
\DoxyCodeLine{87 \textcolor{preprocessor}{\#define EM\_NONE      0  }\textcolor{comment}{/* No machine */}\textcolor{preprocessor}{}}
\DoxyCodeLine{88 \textcolor{preprocessor}{\#define EM\_M32       1  }\textcolor{comment}{/* AT\&T WE 32100 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{89 \textcolor{preprocessor}{\#define EM\_SPARC     2  }\textcolor{comment}{/* SUN SPARC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{90 \textcolor{preprocessor}{\#define EM\_386       3  }\textcolor{comment}{/* Intel 80386 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{91 \textcolor{preprocessor}{\#define EM\_68K       4  }\textcolor{comment}{/* Motorola m68k family */}\textcolor{preprocessor}{}}
\DoxyCodeLine{92 \textcolor{preprocessor}{\#define EM\_88K       5  }\textcolor{comment}{/* Motorola m88k family */}\textcolor{preprocessor}{}}
\DoxyCodeLine{93 \textcolor{preprocessor}{\#define EM\_IAMCU     6  }\textcolor{comment}{/* Intel MCU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{94 \textcolor{preprocessor}{\#define EM\_860       7  }\textcolor{comment}{/* Intel 80860 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{95 \textcolor{preprocessor}{\#define EM\_MIPS      8  }\textcolor{comment}{/* MIPS R3000 big-\/endian */}\textcolor{preprocessor}{}}
\DoxyCodeLine{96 \textcolor{preprocessor}{\#define EM\_S370      9  }\textcolor{comment}{/* IBM System/370 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{97 \textcolor{preprocessor}{\#define EM\_MIPS\_RS3\_LE  10  }\textcolor{comment}{/* MIPS R3000 little-\/endian */}\textcolor{preprocessor}{}}
\DoxyCodeLine{98                 \textcolor{comment}{/* reserved 11-\/14 */}}
\DoxyCodeLine{99 \textcolor{preprocessor}{\#define EM\_PARISC   15  }\textcolor{comment}{/* HPPA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{100                 \textcolor{comment}{/* reserved 16 */}}
\DoxyCodeLine{101 \textcolor{preprocessor}{\#define EM\_VPP500   17  }\textcolor{comment}{/* Fujitsu VPP500 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{102 \textcolor{preprocessor}{\#define EM\_SPARC32PLUS  18  }\textcolor{comment}{/* Sun's "{}v8plus"{} */}\textcolor{preprocessor}{}}
\DoxyCodeLine{103 \textcolor{preprocessor}{\#define EM\_960      19  }\textcolor{comment}{/* Intel 80960 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{104 \textcolor{preprocessor}{\#define EM\_PPC      20  }\textcolor{comment}{/* PowerPC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{105 \textcolor{preprocessor}{\#define EM\_PPC64    21  }\textcolor{comment}{/* PowerPC 64-\/bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{106 \textcolor{preprocessor}{\#define EM\_S390     22  }\textcolor{comment}{/* IBM S390 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{107 \textcolor{preprocessor}{\#define EM\_SPU      23  }\textcolor{comment}{/* IBM SPU/SPC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{108                 \textcolor{comment}{/* reserved 24-\/35 */}}
\DoxyCodeLine{109 \textcolor{preprocessor}{\#define EM\_V800     36  }\textcolor{comment}{/* NEC V800 series */}\textcolor{preprocessor}{}}
\DoxyCodeLine{110 \textcolor{preprocessor}{\#define EM\_FR20     37  }\textcolor{comment}{/* Fujitsu FR20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{111 \textcolor{preprocessor}{\#define EM\_RH32     38  }\textcolor{comment}{/* TRW RH-\/32 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{112 \textcolor{preprocessor}{\#define EM\_RCE      39  }\textcolor{comment}{/* Motorola RCE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{113 \textcolor{preprocessor}{\#define EM\_ARM      40  }\textcolor{comment}{/* ARM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{114 \textcolor{preprocessor}{\#define EM\_FAKE\_ALPHA   41  }\textcolor{comment}{/* Digital Alpha */}\textcolor{preprocessor}{}}
\DoxyCodeLine{115 \textcolor{preprocessor}{\#define EM\_SH       42  }\textcolor{comment}{/* Hitachi SH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{116 \textcolor{preprocessor}{\#define EM\_SPARCV9  43  }\textcolor{comment}{/* SPARC v9 64-\/bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{117 \textcolor{preprocessor}{\#define EM\_TRICORE  44  }\textcolor{comment}{/* Siemens Tricore */}\textcolor{preprocessor}{}}
\DoxyCodeLine{118 \textcolor{preprocessor}{\#define EM\_ARC      45  }\textcolor{comment}{/* Argonaut RISC Core */}\textcolor{preprocessor}{}}
\DoxyCodeLine{119 \textcolor{preprocessor}{\#define EM\_H8\_300   46  }\textcolor{comment}{/* Hitachi H8/300 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#define EM\_H8\_300H  47  }\textcolor{comment}{/* Hitachi H8/300H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{121 \textcolor{preprocessor}{\#define EM\_H8S      48  }\textcolor{comment}{/* Hitachi H8S */}\textcolor{preprocessor}{}}
\DoxyCodeLine{122 \textcolor{preprocessor}{\#define EM\_H8\_500   49  }\textcolor{comment}{/* Hitachi H8/500 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{123 \textcolor{preprocessor}{\#define EM\_IA\_64    50  }\textcolor{comment}{/* Intel Merced */}\textcolor{preprocessor}{}}
\DoxyCodeLine{124 \textcolor{preprocessor}{\#define EM\_MIPS\_X   51  }\textcolor{comment}{/* Stanford MIPS-\/X */}\textcolor{preprocessor}{}}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#define EM\_COLDFIRE 52  }\textcolor{comment}{/* Motorola Coldfire */}\textcolor{preprocessor}{}}
\DoxyCodeLine{126 \textcolor{preprocessor}{\#define EM\_68HC12   53  }\textcolor{comment}{/* Motorola M68HC12 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{127 \textcolor{preprocessor}{\#define EM\_MMA      54  }\textcolor{comment}{/* Fujitsu MMA Multimedia Accelerator */}\textcolor{preprocessor}{}}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#define EM\_PCP      55  }\textcolor{comment}{/* Siemens PCP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#define EM\_NCPU     56  }\textcolor{comment}{/* Sony nCPU embeeded RISC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{130 \textcolor{preprocessor}{\#define EM\_NDR1     57  }\textcolor{comment}{/* Denso NDR1 microprocessor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{131 \textcolor{preprocessor}{\#define EM\_STARCORE 58  }\textcolor{comment}{/* Motorola Start*Core processor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{132 \textcolor{preprocessor}{\#define EM\_ME16     59  }\textcolor{comment}{/* Toyota ME16 processor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#define EM\_ST100    60  }\textcolor{comment}{/* STMicroelectronic ST100 processor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{134 \textcolor{preprocessor}{\#define EM\_TINYJ    61  }\textcolor{comment}{/* Advanced Logic Corp. Tinyj emb.fam */}\textcolor{preprocessor}{}}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#define EM\_X86\_64   62  }\textcolor{comment}{/* AMD x86-\/64 architecture */}\textcolor{preprocessor}{}}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define EM\_PDSP     63  }\textcolor{comment}{/* Sony DSP Processor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{137 \textcolor{preprocessor}{\#define EM\_PDP10    64  }\textcolor{comment}{/* Digital PDP-\/10 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{138 \textcolor{preprocessor}{\#define EM\_PDP11    65  }\textcolor{comment}{/* Digital PDP-\/11 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{139 \textcolor{preprocessor}{\#define EM\_FX66     66  }\textcolor{comment}{/* Siemens FX66 microcontroller */}\textcolor{preprocessor}{}}
\DoxyCodeLine{140 \textcolor{preprocessor}{\#define EM\_ST9PLUS  67  }\textcolor{comment}{/* STMicroelectronics ST9+ 8/16 mc */}\textcolor{preprocessor}{}}
\DoxyCodeLine{141 \textcolor{preprocessor}{\#define EM\_ST7      68  }\textcolor{comment}{/* STmicroelectronics ST7 8 bit mc */}\textcolor{preprocessor}{}}
\DoxyCodeLine{142 \textcolor{preprocessor}{\#define EM\_68HC16   69  }\textcolor{comment}{/* Motorola MC68HC16 microcontroller */}\textcolor{preprocessor}{}}
\DoxyCodeLine{143 \textcolor{preprocessor}{\#define EM\_68HC11   70  }\textcolor{comment}{/* Motorola MC68HC11 microcontroller */}\textcolor{preprocessor}{}}
\DoxyCodeLine{144 \textcolor{preprocessor}{\#define EM\_68HC08   71  }\textcolor{comment}{/* Motorola MC68HC08 microcontroller */}\textcolor{preprocessor}{}}
\DoxyCodeLine{145 \textcolor{preprocessor}{\#define EM\_68HC05   72  }\textcolor{comment}{/* Motorola MC68HC05 microcontroller */}\textcolor{preprocessor}{}}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#define EM\_SVX      73  }\textcolor{comment}{/* Silicon Graphics SVx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{147 \textcolor{preprocessor}{\#define EM\_ST19     74  }\textcolor{comment}{/* STMicroelectronics ST19 8 bit mc */}\textcolor{preprocessor}{}}
\DoxyCodeLine{148 \textcolor{preprocessor}{\#define EM\_VAX      75  }\textcolor{comment}{/* Digital VAX */}\textcolor{preprocessor}{}}
\DoxyCodeLine{149 \textcolor{preprocessor}{\#define EM\_CRIS     76  }\textcolor{comment}{/* Axis Communications 32-\/bit emb.proc */}\textcolor{preprocessor}{}}
\DoxyCodeLine{150 \textcolor{preprocessor}{\#define EM\_JAVELIN  77  }\textcolor{comment}{/* Infineon Technologies 32-\/bit emb.proc */}\textcolor{preprocessor}{}}
\DoxyCodeLine{151 \textcolor{preprocessor}{\#define EM\_FIREPATH 78  }\textcolor{comment}{/* Element 14 64-\/bit DSP Processor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{152 \textcolor{preprocessor}{\#define EM\_ZSP      79  }\textcolor{comment}{/* LSI Logic 16-\/bit DSP Processor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{153 \textcolor{preprocessor}{\#define EM\_MMIX     80  }\textcolor{comment}{/* Donald Knuth's educational 64-\/bit proc */}\textcolor{preprocessor}{}}
\DoxyCodeLine{154 \textcolor{preprocessor}{\#define EM\_HUANY    81  }\textcolor{comment}{/* Harvard University machine-\/independent object files */}\textcolor{preprocessor}{}}
\DoxyCodeLine{155 \textcolor{preprocessor}{\#define EM\_PRISM    82  }\textcolor{comment}{/* SiTera Prism */}\textcolor{preprocessor}{}}
\DoxyCodeLine{156 \textcolor{preprocessor}{\#define EM\_AVR      83  }\textcolor{comment}{/* Atmel AVR 8-\/bit microcontroller */}\textcolor{preprocessor}{}}
\DoxyCodeLine{157 \textcolor{preprocessor}{\#define EM\_FR30     84  }\textcolor{comment}{/* Fujitsu FR30 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{158 \textcolor{preprocessor}{\#define EM\_D10V     85  }\textcolor{comment}{/* Mitsubishi D10V */}\textcolor{preprocessor}{}}
\DoxyCodeLine{159 \textcolor{preprocessor}{\#define EM\_D30V     86  }\textcolor{comment}{/* Mitsubishi D30V */}\textcolor{preprocessor}{}}
\DoxyCodeLine{160 \textcolor{preprocessor}{\#define EM\_V850     87  }\textcolor{comment}{/* NEC v850 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#define EM\_M32R     88  }\textcolor{comment}{/* Mitsubishi M32R */}\textcolor{preprocessor}{}}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#define EM\_MN10300  89  }\textcolor{comment}{/* Matsushita MN10300 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{163 \textcolor{preprocessor}{\#define EM\_MN10200  90  }\textcolor{comment}{/* Matsushita MN10200 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{164 \textcolor{preprocessor}{\#define EM\_PJ       91  }\textcolor{comment}{/* picoJava */}\textcolor{preprocessor}{}}
\DoxyCodeLine{165 \textcolor{preprocessor}{\#define EM\_OPENRISC 92  }\textcolor{comment}{/* OpenRISC 32-\/bit embedded processor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#define EM\_ARC\_COMPACT  93  }\textcolor{comment}{/* ARC International ARCompact */}\textcolor{preprocessor}{}}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#define EM\_XTENSA   94  }\textcolor{comment}{/* Tensilica Xtensa Architecture */}\textcolor{preprocessor}{}}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define EM\_VIDEOCORE    95  }\textcolor{comment}{/* Alphamosaic VideoCore */}\textcolor{preprocessor}{}}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#define EM\_TMM\_GPP  96  }\textcolor{comment}{/* Thompson Multimedia General Purpose Proc */}\textcolor{preprocessor}{}}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#define EM\_NS32K    97  }\textcolor{comment}{/* National Semi. 32000 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#define EM\_TPC      98  }\textcolor{comment}{/* Tenor Network TPC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{172 \textcolor{preprocessor}{\#define EM\_SNP1K    99  }\textcolor{comment}{/* Trebia SNP 1000 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#define EM\_ST200    100 }\textcolor{comment}{/* STMicroelectronics ST200 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define EM\_IP2K     101 }\textcolor{comment}{/* Ubicom IP2xxx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define EM\_MAX      102 }\textcolor{comment}{/* MAX processor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define EM\_CR       103 }\textcolor{comment}{/* National Semi. CompactRISC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define EM\_F2MC16   104 }\textcolor{comment}{/* Fujitsu F2MC16 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define EM\_MSP430   105 }\textcolor{comment}{/* Texas Instruments msp430 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#define EM\_BLACKFIN 106 }\textcolor{comment}{/* Analog Devices Blackfin DSP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#define EM\_SE\_C33   107 }\textcolor{comment}{/* Seiko Epson S1C33 family */}\textcolor{preprocessor}{}}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#define EM\_SEP      108 }\textcolor{comment}{/* Sharp embedded microprocessor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#define EM\_ARCA     109 }\textcolor{comment}{/* Arca RISC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{183 \textcolor{preprocessor}{\#define EM\_UNICORE  110 }\textcolor{comment}{/* PKU-\/Unity \& MPRC Peking Uni. mc series */}\textcolor{preprocessor}{}}
\DoxyCodeLine{184 \textcolor{preprocessor}{\#define EM\_EXCESS   111 }\textcolor{comment}{/* eXcess configurable cpu */}\textcolor{preprocessor}{}}
\DoxyCodeLine{185 \textcolor{preprocessor}{\#define EM\_DXP      112 }\textcolor{comment}{/* Icera Semi. Deep Execution Processor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{186 \textcolor{preprocessor}{\#define EM\_ALTERA\_NIOS2 113 }\textcolor{comment}{/* Altera Nios II */}\textcolor{preprocessor}{}}
\DoxyCodeLine{187 \textcolor{preprocessor}{\#define EM\_CRX      114 }\textcolor{comment}{/* National Semi. CompactRISC CRX */}\textcolor{preprocessor}{}}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define EM\_XGATE    115 }\textcolor{comment}{/* Motorola XGATE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define EM\_C166     116 }\textcolor{comment}{/* Infineon C16x/XC16x */}\textcolor{preprocessor}{}}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define EM\_M16C     117 }\textcolor{comment}{/* Renesas M16C */}\textcolor{preprocessor}{}}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#define EM\_DSPIC30F 118 }\textcolor{comment}{/* Microchip Technology dsPIC30F */}\textcolor{preprocessor}{}}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#define EM\_CE       119 }\textcolor{comment}{/* Freescale Communication Engine RISC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#define EM\_M32C     120 }\textcolor{comment}{/* Renesas M32C */}\textcolor{preprocessor}{}}
\DoxyCodeLine{194                 \textcolor{comment}{/* reserved 121-\/130 */}}
\DoxyCodeLine{195 \textcolor{preprocessor}{\#define EM\_TSK3000  131 }\textcolor{comment}{/* Altium TSK3000 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{196 \textcolor{preprocessor}{\#define EM\_RS08     132 }\textcolor{comment}{/* Freescale RS08 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{197 \textcolor{preprocessor}{\#define EM\_SHARC    133 }\textcolor{comment}{/* Analog Devices SHARC family */}\textcolor{preprocessor}{}}
\DoxyCodeLine{198 \textcolor{preprocessor}{\#define EM\_ECOG2    134 }\textcolor{comment}{/* Cyan Technology eCOG2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{199 \textcolor{preprocessor}{\#define EM\_SCORE7   135 }\textcolor{comment}{/* Sunplus S+core7 RISC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{200 \textcolor{preprocessor}{\#define EM\_DSP24    136 }\textcolor{comment}{/* New Japan Radio (NJR) 24-\/bit DSP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{201 \textcolor{preprocessor}{\#define EM\_VIDEOCORE3   137 }\textcolor{comment}{/* Broadcom VideoCore III */}\textcolor{preprocessor}{}}
\DoxyCodeLine{202 \textcolor{preprocessor}{\#define EM\_LATTICEMICO32 138    }\textcolor{comment}{/* RISC for Lattice FPGA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{203 \textcolor{preprocessor}{\#define EM\_SE\_C17   139 }\textcolor{comment}{/* Seiko Epson C17 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define EM\_TI\_C6000 140 }\textcolor{comment}{/* Texas Instruments TMS320C6000 DSP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#define EM\_TI\_C2000 141 }\textcolor{comment}{/* Texas Instruments TMS320C2000 DSP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#define EM\_TI\_C5500 142 }\textcolor{comment}{/* Texas Instruments TMS320C55x DSP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define EM\_TI\_ARP32 143 }\textcolor{comment}{/* Texas Instruments App. Specific RISC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#define EM\_TI\_PRU   144 }\textcolor{comment}{/* Texas Instruments Prog. Realtime Unit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{209                 \textcolor{comment}{/* reserved 145-\/159 */}}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#define EM\_MMDSP\_PLUS   160 }\textcolor{comment}{/* STMicroelectronics 64bit VLIW DSP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{211 \textcolor{preprocessor}{\#define EM\_CYPRESS\_M8C  161 }\textcolor{comment}{/* Cypress M8C */}\textcolor{preprocessor}{}}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#define EM\_R32C     162 }\textcolor{comment}{/* Renesas R32C */}\textcolor{preprocessor}{}}
\DoxyCodeLine{213 \textcolor{preprocessor}{\#define EM\_TRIMEDIA 163 }\textcolor{comment}{/* NXP Semi. TriMedia */}\textcolor{preprocessor}{}}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define EM\_QDSP6    164 }\textcolor{comment}{/* QUALCOMM DSP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define EM\_8051     165 }\textcolor{comment}{/* Intel 8051 and variants */}\textcolor{preprocessor}{}}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define EM\_STXP7X   166 }\textcolor{comment}{/* STMicroelectronics STxP7x */}\textcolor{preprocessor}{}}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define EM\_NDS32    167 }\textcolor{comment}{/* Andes Tech. compact code emb. RISC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define EM\_ECOG1X   168 }\textcolor{comment}{/* Cyan Technology eCOG1X */}\textcolor{preprocessor}{}}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define EM\_MAXQ30   169 }\textcolor{comment}{/* Dallas Semi. MAXQ30 mc */}\textcolor{preprocessor}{}}
\DoxyCodeLine{220 \textcolor{preprocessor}{\#define EM\_XIMO16   170 }\textcolor{comment}{/* New Japan Radio (NJR) 16-\/bit DSP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{221 \textcolor{preprocessor}{\#define EM\_MANIK    171 }\textcolor{comment}{/* M2000 Reconfigurable RISC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{222 \textcolor{preprocessor}{\#define EM\_CRAYNV2  172 }\textcolor{comment}{/* Cray NV2 vector architecture */}\textcolor{preprocessor}{}}
\DoxyCodeLine{223 \textcolor{preprocessor}{\#define EM\_RX       173 }\textcolor{comment}{/* Renesas RX */}\textcolor{preprocessor}{}}
\DoxyCodeLine{224 \textcolor{preprocessor}{\#define EM\_METAG    174 }\textcolor{comment}{/* Imagination Tech. META */}\textcolor{preprocessor}{}}
\DoxyCodeLine{225 \textcolor{preprocessor}{\#define EM\_MCST\_ELBRUS  175 }\textcolor{comment}{/* MCST Elbrus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{226 \textcolor{preprocessor}{\#define EM\_ECOG16   176 }\textcolor{comment}{/* Cyan Technology eCOG16 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{227 \textcolor{preprocessor}{\#define EM\_CR16     177 }\textcolor{comment}{/* National Semi. CompactRISC CR16 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{228 \textcolor{preprocessor}{\#define EM\_ETPU     178 }\textcolor{comment}{/* Freescale Extended Time Processing Unit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{229 \textcolor{preprocessor}{\#define EM\_SLE9X    179 }\textcolor{comment}{/* Infineon Tech. SLE9X */}\textcolor{preprocessor}{}}
\DoxyCodeLine{230 \textcolor{preprocessor}{\#define EM\_L10M     180 }\textcolor{comment}{/* Intel L10M */}\textcolor{preprocessor}{}}
\DoxyCodeLine{231 \textcolor{preprocessor}{\#define EM\_K10M     181 }\textcolor{comment}{/* Intel K10M */}\textcolor{preprocessor}{}}
\DoxyCodeLine{232                 \textcolor{comment}{/* reserved 182 */}}
\DoxyCodeLine{233 \textcolor{preprocessor}{\#define EM\_AARCH64  183 }\textcolor{comment}{/* ARM AARCH64 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{234                 \textcolor{comment}{/* reserved 184 */}}
\DoxyCodeLine{235 \textcolor{preprocessor}{\#define EM\_AVR32    185 }\textcolor{comment}{/* Amtel 32-\/bit microprocessor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{236 \textcolor{preprocessor}{\#define EM\_STM8     186 }\textcolor{comment}{/* STMicroelectronics STM8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{237 \textcolor{preprocessor}{\#define EM\_TILE64   187 }\textcolor{comment}{/* Tilera TILE64 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{238 \textcolor{preprocessor}{\#define EM\_TILEPRO  188 }\textcolor{comment}{/* Tilera TILEPro */}\textcolor{preprocessor}{}}
\DoxyCodeLine{239 \textcolor{preprocessor}{\#define EM\_MICROBLAZE   189 }\textcolor{comment}{/* Xilinx MicroBlaze */}\textcolor{preprocessor}{}}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define EM\_CUDA     190 }\textcolor{comment}{/* NVIDIA CUDA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define EM\_TILEGX   191 }\textcolor{comment}{/* Tilera TILE-\/Gx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#define EM\_CLOUDSHIELD  192 }\textcolor{comment}{/* CloudShield */}\textcolor{preprocessor}{}}
\DoxyCodeLine{243 \textcolor{preprocessor}{\#define EM\_COREA\_1ST    193 }\textcolor{comment}{/* KIPO-\/KAIST Core-\/A 1st gen. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define EM\_COREA\_2ND    194 }\textcolor{comment}{/* KIPO-\/KAIST Core-\/A 2nd gen. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#define EM\_ARCV2    195 }\textcolor{comment}{/* Synopsys ARCv2 ISA.  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{246 \textcolor{preprocessor}{\#define EM\_OPEN8    196 }\textcolor{comment}{/* Open8 RISC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{247 \textcolor{preprocessor}{\#define EM\_RL78     197 }\textcolor{comment}{/* Renesas RL78 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{248 \textcolor{preprocessor}{\#define EM\_VIDEOCORE5   198 }\textcolor{comment}{/* Broadcom VideoCore V */}\textcolor{preprocessor}{}}
\DoxyCodeLine{249 \textcolor{preprocessor}{\#define EM\_78KOR    199 }\textcolor{comment}{/* Renesas 78KOR */}\textcolor{preprocessor}{}}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define EM\_56800EX  200 }\textcolor{comment}{/* Freescale 56800EX DSC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{251 \textcolor{preprocessor}{\#define EM\_BA1      201 }\textcolor{comment}{/* Beyond BA1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define EM\_BA2      202 }\textcolor{comment}{/* Beyond BA2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define EM\_XCORE    203 }\textcolor{comment}{/* XMOS xCORE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{254 \textcolor{preprocessor}{\#define EM\_MCHP\_PIC 204 }\textcolor{comment}{/* Microchip 8-\/bit PIC(r) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{255                 \textcolor{comment}{/* reserved 205-\/209 */}}
\DoxyCodeLine{256 \textcolor{preprocessor}{\#define EM\_KM32     210 }\textcolor{comment}{/* KM211 KM32 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{257 \textcolor{preprocessor}{\#define EM\_KMX32    211 }\textcolor{comment}{/* KM211 KMX32 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{258 \textcolor{preprocessor}{\#define EM\_EMX16    212 }\textcolor{comment}{/* KM211 KMX16 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{259 \textcolor{preprocessor}{\#define EM\_EMX8     213 }\textcolor{comment}{/* KM211 KMX8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#define EM\_KVARC    214 }\textcolor{comment}{/* KM211 KVARC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{261 \textcolor{preprocessor}{\#define EM\_CDP      215 }\textcolor{comment}{/* Paneve CDP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{262 \textcolor{preprocessor}{\#define EM\_COGE     216 }\textcolor{comment}{/* Cognitive Smart Memory Processor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{263 \textcolor{preprocessor}{\#define EM\_COOL     217 }\textcolor{comment}{/* Bluechip CoolEngine */}\textcolor{preprocessor}{}}
\DoxyCodeLine{264 \textcolor{preprocessor}{\#define EM\_NORC     218 }\textcolor{comment}{/* Nanoradio Optimized RISC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define EM\_CSR\_KALIMBA  219 }\textcolor{comment}{/* CSR Kalimba */}\textcolor{preprocessor}{}}
\DoxyCodeLine{266 \textcolor{preprocessor}{\#define EM\_Z80      220 }\textcolor{comment}{/* Zilog Z80 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{267 \textcolor{preprocessor}{\#define EM\_VISIUM   221 }\textcolor{comment}{/* Controls and Data Services VISIUMcore */}\textcolor{preprocessor}{}}
\DoxyCodeLine{268 \textcolor{preprocessor}{\#define EM\_FT32     222 }\textcolor{comment}{/* FTDI Chip FT32 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{269 \textcolor{preprocessor}{\#define EM\_MOXIE    223 }\textcolor{comment}{/* Moxie processor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{270 \textcolor{preprocessor}{\#define EM\_AMDGPU   224 }\textcolor{comment}{/* AMD GPU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{271                 \textcolor{comment}{/* reserved 225-\/242 */}}
\DoxyCodeLine{272 \textcolor{preprocessor}{\#define EM\_RISCV    243 }\textcolor{comment}{/* RISC-\/V */}\textcolor{preprocessor}{}}
\DoxyCodeLine{273 }
\DoxyCodeLine{274 \textcolor{preprocessor}{\#define EM\_BPF      247 }\textcolor{comment}{/* Linux BPF -\/-\/ in-\/kernel virtual machine */}\textcolor{preprocessor}{}}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define EM\_CSKY     252     }\textcolor{comment}{/* C-\/SKY */}\textcolor{preprocessor}{}}
\DoxyCodeLine{276 }
\DoxyCodeLine{277 \textcolor{preprocessor}{\#define EM\_NUM      253}}
\DoxyCodeLine{278 }
\DoxyCodeLine{279 \textcolor{comment}{/* Old spellings/synonyms.  */}}
\DoxyCodeLine{280 }
\DoxyCodeLine{281 \textcolor{preprocessor}{\#define EM\_ARC\_A5   EM\_ARC\_COMPACT}}
\DoxyCodeLine{282 }
\DoxyCodeLine{283 \textcolor{comment}{/* If it is necessary to assign new unofficial EM\_* values, please}}
\DoxyCodeLine{284 \textcolor{comment}{   pick large random numbers (0x8523, 0xa7f2, etc.) to minimize the}}
\DoxyCodeLine{285 \textcolor{comment}{   chances of collision with official or non-\/GNU unofficial values.  */}}
\DoxyCodeLine{286 }
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define EM\_ALPHA    0x9026}}
\DoxyCodeLine{288 }
\DoxyCodeLine{289 \textcolor{comment}{/* Legal values for e\_version (version).  */}}
\DoxyCodeLine{290 }
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define EV\_NONE     0       }\textcolor{comment}{/* Invalid ELF version */}\textcolor{preprocessor}{}}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#define EV\_CURRENT  1       }\textcolor{comment}{/* Current version */}\textcolor{preprocessor}{}}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#define EV\_NUM      2}}

\end{DoxyCode}
