0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-3/lab3/lab3.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-3/lab3/lab3.srcs/sim_1/new/alu_test.v,1601985632,verilog,,,,alu_test,,,,,,,,
C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-3/lab3/lab3.srcs/sources_1/new/alu.v,1601973106,verilog,,C:/Users/benan/Desktop/Year4_Semester1/Digital_Circuit_Lab/nctu-digital-circuit-lab-3/lab3/lab3.srcs/sim_1/new/alu_test.v,,alu,,,,,,,,
