Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb  3 19:43:18 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #1                                                                                            |                                                                   WorstPath from Dst                                                                  |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                 6.250 |
| Path Delay                |                    0.749 |                                                                                                                                                                                        19.063 |                                                                                                                                                16.437 |
| Logic Delay               | 0.099(14%)               | 4.046(22%)                                                                                                                                                                                    | 3.617(23%)                                                                                                                                            |
| Net Delay                 | 0.650(86%)               | 15.017(78%)                                                                                                                                                                                   | 12.820(77%)                                                                                                                                           |
| Clock Skew                |                   -0.119 |                                                                                                                                                                                         0.168 |                                                                                                                                                -0.411 |
| Slack                     |                    5.374 |                                                                                                                                                                                       -12.653 |                                                                                                                                               -10.606 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                       |
| Bounding Box Size         | 0% x 0%                  | 16% x 3%                                                                                                                                                                                      | 17% x 5%                                                                                                                                              |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                        | (1, 1)                                                                                                                                                |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           341 |                                                                                                                                                   262 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                     0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                     0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                     0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                     0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                          |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                    28 |
| Routes                    |                        1 |                                                                                                                                                                                            37 |                                                                                                                                                    28 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                              |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                              |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                  |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                  |
| IO Crossings              |                        0 |                                                                                                                                                                                             4 |                                                                                                                                                     1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                     0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                     0 |
| High Fanout               |                        4 |                                                                                                                                                                                            49 |                                                                                                                                                    51 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                     0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                     0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                |
| Start Point Pin           | sr_p.sr_15[36]/C         | muon_cand_2.pt_fast[0]/C                                                                                                                                                                      | sr_p.sr_1_10.pt_ret_20/C                                                                                                                              |
| End Point Pin             | muon_cand_2.pt_fast[0]/D | sr_p.sr_1_10.pt_ret_20/D                                                                                                                                                                      | sr_p.sr_2_15.roi_ret_592/D                                                                                                                            |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                WorstPath to Src                                                                                |                                                                                     Path #2                                                                                    |       WorstPath from Dst      |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                          6.250 |                                                                                                                                                                          6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                         17.565 |                                                                                                                                                                         18.893 |                         3.849 |
| Logic Delay               | 3.300(19%)                                                                                                                                                                     | 4.297(23%)                                                                                                                                                                     | 0.614(16%)                    |
| Net Delay                 | 14.265(81%)                                                                                                                                                                    | 14.596(77%)                                                                                                                                                                    | 3.235(84%)                    |
| Clock Skew                |                                                                                                                                                                         -0.217 |                                                                                                                                                                          0.029 |                        -0.238 |
| Slack                     |                                                                                                                                                                        -11.540 |                                                                                                                                                                        -12.622 |                         2.154 |
| Timing Exception          |                                                                                                                                                                                |                                                                                                                                                                                |                               |
| Bounding Box Size         | 20% x 3%                                                                                                                                                                       | 17% x 5%                                                                                                                                                                       | 3% x 3%                       |
| Clock Region Distance     | (1, 0)                                                                                                                                                                         | (1, 1)                                                                                                                                                                         | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                            302 |                                                                                                                                                                            347 |                            20 |
| Fixed Loc                 |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                             0 |
| Fixed Route               |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                   | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                             33 |                                                                                                                                                                             33 |                             4 |
| Routes                    |                                                                                                                                                                             34 |                                                                                                                                                                             33 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                       | clk_user                      |
| End Point Clock           | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                       | clk_user                      |
| DSP Block                 | None                                                                                                                                                                           | None                                                                                                                                                                           | None                          |
| BRAM                      | None                                                                                                                                                                           | None                                                                                                                                                                           | None                          |
| IO Crossings              |                                                                                                                                                                              4 |                                                                                                                                                                              1 |                             3 |
| SLR Crossings             |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                             0 |
| PBlocks                   |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                             0 |
| High Fanout               |                                                                                                                                                                             49 |                                                                                                                                                                             51 |                            16 |
| Dont Touch                |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                             0 |
| Mark Debug                |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                         | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                         | FDRE/D                        |
| Start Point Pin           | muon_cand_2.pt_fast[0]/C                                                                                                                                                       | sr_p.sr_1_15.roi_ret_28727/C                                                                                                                                                   | sr_p.sr_2_15.roi_ret_592/C    |
| End Point Pin             | sr_p.sr_1_15.roi_ret_28727/D                                                                                                                                                   | sr_p.sr_2_15.roi_ret_592/D                                                                                                                                                     | sr_p.sr_1[249]/D              |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #3                                                                                            |                                                                          WorstPath from Dst                                                                          |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                6.250 |
| Path Delay                |                    0.749 |                                                                                                                                                                                        18.840 |                                                                                                                                                               18.359 |
| Logic Delay               | 0.099(14%)               | 4.046(22%)                                                                                                                                                                                    | 3.971(22%)                                                                                                                                                           |
| Net Delay                 | 0.650(86%)               | 14.794(78%)                                                                                                                                                                                   | 14.388(78%)                                                                                                                                                          |
| Clock Skew                |                   -0.119 |                                                                                                                                                                                        -0.012 |                                                                                                                                                               -0.216 |
| Slack                     |                    5.374 |                                                                                                                                                                                       -12.610 |                                                                                                                                                              -12.333 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                      |
| Bounding Box Size         | 0% x 0%                  | 16% x 3%                                                                                                                                                                                      | 17% x 5%                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                        | (1, 1)                                                                                                                                                               |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           341 |                                                                                                                                                                  306 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                         |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                   31 |
| Routes                    |                        1 |                                                                                                                                                                                            37 |                                                                                                                                                                   31 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                             |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                             |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                 |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                 |
| IO Crossings              |                        0 |                                                                                                                                                                                             4 |                                                                                                                                                                    1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| High Fanout               |                        4 |                                                                                                                                                                                            49 |                                                                                                                                                                   51 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_15[36]/C         | muon_cand_2.pt_fast[0]/C                                                                                                                                                                      | sr_p.sr_1_10.pt_ret_20_rep_115/C                                                                                                                                     |
| End Point Pin             | muon_cand_2.pt_fast[0]/D | sr_p.sr_1_10.pt_ret_20_rep_115/D                                                                                                                                                              | sr_p.sr_2_15.roi_ret_592/D                                                                                                                                           |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #4                                                                                            |                                                                        WorstPath from Dst                                                                       |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                           6.250 |
| Path Delay                |                    0.749 |                                                                                                                                                                                        18.627 |                                                                                                                                                          15.809 |
| Logic Delay               | 0.099(14%)               | 4.139(23%)                                                                                                                                                                                    | 3.925(25%)                                                                                                                                                      |
| Net Delay                 | 0.650(86%)               | 14.488(77%)                                                                                                                                                                                   | 11.884(75%)                                                                                                                                                     |
| Clock Skew                |                   -0.119 |                                                                                                                                                                                        -0.221 |                                                                                                                                                           0.033 |
| Slack                     |                    5.374 |                                                                                                                                                                                       -12.606 |                                                                                                                                                          -9.534 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                 |
| Bounding Box Size         | 0% x 0%                  | 21% x 3%                                                                                                                                                                                      | 18% x 6%                                                                                                                                                        |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                        | (1, 1)                                                                                                                                                          |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           351 |                                                                                                                                                             274 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                               0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                               0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                               0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                    |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                              30 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                              30 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT3 LUT3 LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                        |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                        |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                            |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                            |
| IO Crossings              |                        0 |                                                                                                                                                                                             4 |                                                                                                                                                               1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                               0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                               0 |
| High Fanout               |                        4 |                                                                                                                                                                                            53 |                                                                                                                                                              51 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                               0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                               0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_15[36]/C         | muon_cand_2.pt_fast[0]/C                                                                                                                                                                      | sr_p.sr_1_15.roi_ret_25903/C                                                                                                                                    |
| End Point Pin             | muon_cand_2.pt_fast[0]/D | sr_p.sr_1_15.roi_ret_25903/D                                                                                                                                                                  | sr_p.sr_2_15.roi_ret_592/D                                                                                                                                      |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #5                                                                                            |                                                                               WorstPath from Dst                                                                               |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                          6.250 |
| Path Delay                |                    0.749 |                                                                                                                                                                                        18.562 |                                                                                                                                                                         18.676 |
| Logic Delay               | 0.099(14%)               | 3.964(22%)                                                                                                                                                                                    | 4.103(22%)                                                                                                                                                                     |
| Net Delay                 | 0.650(86%)               | 14.598(78%)                                                                                                                                                                                   | 14.573(78%)                                                                                                                                                                    |
| Clock Skew                |                   -0.119 |                                                                                                                                                                                        -0.208 |                                                                                                                                                                          0.013 |
| Slack                     |                    5.374 |                                                                                                                                                                                       -12.528 |                                                                                                                                                                        -12.421 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 0%                  | 22% x 3%                                                                                                                                                                                      | 19% x 6%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                        | (1, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           342 |                                                                                                                                                                            298 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                       |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                       |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| IO Crossings              |                        0 |                                                                                                                                                                                             4 |                                                                                                                                                                              1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| High Fanout               |                        4 |                                                                                                                                                                                            49 |                                                                                                                                                                             51 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[36]/C         | muon_cand_2.pt_fast[0]/C                                                                                                                                                                      | sr_p.sr_1_10.pt_ret_1163_rep1/C                                                                                                                                                |
| End Point Pin             | muon_cand_2.pt_fast[0]/D | sr_p.sr_1_10.pt_ret_1163_rep1/D                                                                                                                                                               | sr_p.sr_2_15.roi_ret_592/D                                                                                                                                                     |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #6                                                                                            |                                                                             WorstPath from Dst                                                                            |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                     6.250 |
| Path Delay                |                    0.749 |                                                                                                                                                                                        18.539 |                                                                                                                                                                    18.350 |
| Logic Delay               | 0.099(14%)               | 4.024(22%)                                                                                                                                                                                    | 3.962(22%)                                                                                                                                                                |
| Net Delay                 | 0.650(86%)               | 14.515(78%)                                                                                                                                                                                   | 14.388(78%)                                                                                                                                                               |
| Clock Skew                |                   -0.119 |                                                                                                                                                                                        -0.212 |                                                                                                                                                                     0.014 |
| Slack                     |                    5.374 |                                                                                                                                                                                       -12.509 |                                                                                                                                                                   -12.094 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                           |
| Bounding Box Size         | 0% x 0%                  | 17% x 3%                                                                                                                                                                                      | 17% x 4%                                                                                                                                                                  |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                        | (1, 1)                                                                                                                                                                    |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           349 |                                                                                                                                                                       318 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                         0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                         0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                         0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                              |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                        32 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                                        32 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                  |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                  |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                      |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                      |
| IO Crossings              |                        0 |                                                                                                                                                                                             4 |                                                                                                                                                                         1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                         0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                         0 |
| High Fanout               |                        4 |                                                                                                                                                                                            49 |                                                                                                                                                                        51 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                         0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                    |
| Start Point Pin           | sr_p.sr_15[36]/C         | muon_cand_2.pt_fast[0]/C                                                                                                                                                                      | sr_p.sr_1_11.roi_ret_506/C                                                                                                                                                |
| End Point Pin             | muon_cand_2.pt_fast[0]/D | sr_p.sr_1_11.roi_ret_506/D                                                                                                                                                                    | sr_p.sr_2_15.roi_ret_592/D                                                                                                                                                |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #7                                                                                            |                                                                     WorstPath from Dst                                                                     |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                      6.250 |
| Path Delay                |                    0.749 |                                                                                                                                                                                        18.550 |                                                                                                                                                     16.923 |
| Logic Delay               | 0.099(14%)               | 4.025(22%)                                                                                                                                                                                    | 3.581(22%)                                                                                                                                                 |
| Net Delay                 | 0.650(86%)               | 14.525(78%)                                                                                                                                                                                   | 13.342(78%)                                                                                                                                                |
| Clock Skew                |                   -0.119 |                                                                                                                                                                                        -0.199 |                                                                                                                                                      0.001 |
| Slack                     |                    5.374 |                                                                                                                                                                                       -12.507 |                                                                                                                                                    -10.680 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                            |
| Bounding Box Size         | 0% x 0%                  | 22% x 3%                                                                                                                                                                                      | 18% x 6%                                                                                                                                                   |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                        | (1, 1)                                                                                                                                                     |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           342 |                                                                                                                                                        294 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                          0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                          0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                          0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                          0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                               |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                         29 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                         29 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                   |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                   |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                       |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                       |
| IO Crossings              |                        0 |                                                                                                                                                                                             4 |                                                                                                                                                          1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                          0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                          0 |
| High Fanout               |                        4 |                                                                                                                                                                                            49 |                                                                                                                                                         51 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                          0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                          0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                     |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                     |
| Start Point Pin           | sr_p.sr_15[36]/C         | muon_cand_2.pt_fast[0]/C                                                                                                                                                                      | sr_p.sr_1_10.pt_ret_1163/C                                                                                                                                 |
| End Point Pin             | muon_cand_2.pt_fast[0]/D | sr_p.sr_1_10.pt_ret_1163/D                                                                                                                                                                    | sr_p.sr_2_15.roi_ret_592/D                                                                                                                                 |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #8                                                                                            |                                                                          WorstPath from Dst                                                                          |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                6.250 |
| Path Delay                |                    0.749 |                                                                                                                                                                                        18.512 |                                                                                                                                                               17.941 |
| Logic Delay               | 0.099(14%)               | 3.989(22%)                                                                                                                                                                                    | 3.818(22%)                                                                                                                                                           |
| Net Delay                 | 0.650(86%)               | 14.523(78%)                                                                                                                                                                                   | 14.123(78%)                                                                                                                                                          |
| Clock Skew                |                   -0.119 |                                                                                                                                                                                        -0.199 |                                                                                                                                                                0.001 |
| Slack                     |                    5.374 |                                                                                                                                                                                       -12.469 |                                                                                                                                                              -11.698 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                      |
| Bounding Box Size         | 0% x 0%                  | 22% x 3%                                                                                                                                                                                      | 18% x 6%                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                        | (1, 1)                                                                                                                                                               |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           342 |                                                                                                                                                                  300 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                         |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                   31 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                                   31 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                             |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                             |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                 |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                 |
| IO Crossings              |                        0 |                                                                                                                                                                                             4 |                                                                                                                                                                    1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| High Fanout               |                        4 |                                                                                                                                                                                            49 |                                                                                                                                                                   51 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_15[36]/C         | muon_cand_2.pt_fast[0]/C                                                                                                                                                                      | sr_p.sr_1_10.pt_ret_1163_fast/C                                                                                                                                      |
| End Point Pin             | muon_cand_2.pt_fast[0]/D | sr_p.sr_1_10.pt_ret_1163_fast/D                                                                                                                                                               | sr_p.sr_2_15.roi_ret_592/D                                                                                                                                           |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #9                                                                                            |                                                                          WorstPath from Dst                                                                          |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                6.250 |
| Path Delay                |                    0.749 |                                                                                                                                                                                        18.452 |                                                                                                                                                               18.032 |
| Logic Delay               | 0.099(14%)               | 4.113(23%)                                                                                                                                                                                    | 3.913(22%)                                                                                                                                                           |
| Net Delay                 | 0.650(86%)               | 14.339(77%)                                                                                                                                                                                   | 14.119(78%)                                                                                                                                                          |
| Clock Skew                |                   -0.119 |                                                                                                                                                                                        -0.232 |                                                                                                                                                                0.046 |
| Slack                     |                    5.374 |                                                                                                                                                                                       -12.443 |                                                                                                                                                              -11.744 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                      |
| Bounding Box Size         | 0% x 0%                  | 16% x 3%                                                                                                                                                                                      | 18% x 6%                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                        | (1, 1)                                                                                                                                                               |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           378 |                                                                                                                                                                  303 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                         |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                   31 |
| Routes                    |                        1 |                                                                                                                                                                                            37 |                                                                                                                                                                   31 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                             |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                             |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                 |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                 |
| IO Crossings              |                        0 |                                                                                                                                                                                             4 |                                                                                                                                                                    1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| High Fanout               |                        4 |                                                                                                                                                                                            56 |                                                                                                                                                                   51 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_15[36]/C         | muon_cand_2.pt_fast[0]/C                                                                                                                                                                      | sr_p.sr_1_7.roi_ret_267_rep_31/C                                                                                                                                     |
| End Point Pin             | muon_cand_2.pt_fast[0]/D | sr_p.sr_1_7.roi_ret_267_rep_31/D                                                                                                                                                              | sr_p.sr_2_15.roi_ret_592/D                                                                                                                                           |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                       Path #10                                                                                      |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                               6.250 |                                                                                                                                                                               6.250 |
| Path Delay                |                    0.749 |                                                                                                                                                                              18.466 |                                                                                                                                                                              18.567 |
| Logic Delay               | 0.099(14%)               | 3.816(21%)                                                                                                                                                                          | 4.307(24%)                                                                                                                                                                          |
| Net Delay                 | 0.650(86%)               | 14.650(79%)                                                                                                                                                                         | 14.260(76%)                                                                                                                                                                         |
| Clock Skew                |                   -0.119 |                                                                                                                                                                              -0.211 |                                                                                                                                                                               0.014 |
| Slack                     |                    5.374 |                                                                                                                                                                             -12.435 |                                                                                                                                                                             -12.311 |
| Timing Exception          |                          |                                                                                                                                                                                     |                                                                                                                                                                                     |
| Bounding Box Size         | 0% x 0%                  | 21% x 3%                                                                                                                                                                            | 18% x 5%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                              | (1, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                 349 |                                                                                                                                                                                 337 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| Fixed Route               |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                        0 |                                                                                                                                                                                  34 |                                                                                                                                                                                  34 |
| Routes                    |                        1 |                                                                                                                                                                                  34 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                            |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                            |
| DSP Block                 | None                     | None                                                                                                                                                                                | None                                                                                                                                                                                |
| BRAM                      | None                     | None                                                                                                                                                                                | None                                                                                                                                                                                |
| IO Crossings              |                        0 |                                                                                                                                                                                   4 |                                                                                                                                                                                   1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| PBlocks                   |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| High Fanout               |                        4 |                                                                                                                                                                                  53 |                                                                                                                                                                                  51 |
| Dont Touch                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| Mark Debug                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[36]/C         | muon_cand_2.pt_fast[0]/C                                                                                                                                                            | sr_p.sr_1_8.sector_ret_247/C                                                                                                                                                        |
| End Point Pin             | muon_cand_2.pt_fast[0]/D | sr_p.sr_1_8.sector_ret_247/D                                                                                                                                                        | sr_p.sr_2_15.roi_ret_592/D                                                                                                                                                          |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+-----+-----+----+----+----+----+----+----+
| End Point Clock | Requirement | 27 | 28 | 29 | 30 |  31 |  32 |  33 | 34 | 35 | 36 | 37 | 38 | 39 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+----+----+----+----+----+----+
| clk_user        | 6.250ns     |  1 |  2 |  8 | 17 | 231 | 340 | 152 | 98 | 63 | 65 |  4 |  5 | 14 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


