# Reading pref.tcl
# Loading project IRCapture_Simulation
# Compile of ZCDS3_Capture.v was successful.
# Compile of ZCDS3_Capture_Tb.v was successful.
# Compile of ZIRCapture_Top.v was successful.
# Compile of ZOctalRAMCfg.v was successful.
# Compile of ZResetGenerator.v was successful.
# Compile of ZUART_Tx.v was successful.
# Compile of ZUART_Tx_TB.v was successful.
# 7 compiles, 0 failed with no errors.
vsim work.ZIRCapture_Top iCE40UP.HSOSC
# vsim work.ZIRCapture_Top iCE40UP.HSOSC 
# Start time: 08:34:07 on Sep 11,2024
# //  ModelSim - Lattice FPGA Edition 2021.4 Oct 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.ZIRCapture_Top
# Loading iCE40UP.HSOSC
# Loading iCE40UP.VLO
# Loading iCE40UP.HSOSC_CORE
# Loading iCE40UP.HFOSC
# Loading iCE40UP.HFOSC_CORE
# ** Error: (vsim-3033) Instantiation of 'ZPLL' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ZIRCapture_Top File: F:/MyTemporary/Github/GLPP2024/IRCapture/source/impl_1/ZIRCapture_Top.v Line: 64
#         Searched libraries:
#             F:/MySoftware/Lattice/radiant/modeltech/lib/iCE40UP
#             F:/MyTemporary/Github/GLPP2024/IRCapture/ModelSim/work
# Loading work.ZUART_Tx
# Loading work.ZCDS3_Capture
# Loading work.ZOctalRAMCfg
# Error loading design
# End time: 08:34:07 on Sep 11,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of ZPLL.v was successful.
vsim work.ZIRCapture_Top iCE40UP.HSOSC iCE40UP.PLL
# vsim work.ZIRCapture_Top iCE40UP.HSOSC iCE40UP.PLL 
# Start time: 08:34:49 on Sep 11,2024
# Loading work.ZIRCapture_Top
# Loading iCE40UP.HSOSC
# Loading iCE40UP.VLO
# Loading iCE40UP.HSOSC_CORE
# Loading iCE40UP.HFOSC
# Loading iCE40UP.HFOSC_CORE
# Loading work.ZPLL
# Loading work.ZPLL_ipgen_lscc_pll
# Loading iCE40UP.PLL_B
# Loading iCE40UP.PLL40_2F_CORE
# Loading work.ZUART_Tx
# Loading work.ZCDS3_Capture
# Loading work.ZOctalRAMCfg
# ** Error: (vsim-3170) Could not find 'PLL'.
#         Searched libraries:
#             F:/MySoftware/Lattice/radiant/modeltech/lib/iCE40UP
#             F:/MyTemporary/Github/GLPP2024/IRCapture/ModelSim/work
# Error loading design
# End time: 08:34:49 on Sep 11,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
vsim work.ZIRCapture_Top iCE40UP.HSOSC iCE40UP.PLL_B
# vsim work.ZIRCapture_Top iCE40UP.HSOSC iCE40UP.PLL_B 
# Start time: 08:35:34 on Sep 11,2024
# Loading work.ZIRCapture_Top
# Loading iCE40UP.HSOSC
# Loading iCE40UP.VLO
# Loading iCE40UP.HSOSC_CORE
# Loading iCE40UP.HFOSC
# Loading iCE40UP.HFOSC_CORE
# Loading work.ZPLL
# Loading work.ZPLL_ipgen_lscc_pll
# Loading iCE40UP.PLL_B
# Loading iCE40UP.PLL40_2F_CORE
# Loading work.ZUART_Tx
# Loading work.ZCDS3_Capture
# Loading work.ZOctalRAMCfg
# Loading iCE40UP.tSPLL40
# Loading iCE40UP.ShiftReg427
# Loading iCE40UP.mux4to1
# Loading iCE40UP.FineDlyAdj
# Loading iCE40UP.Delay4Buf
# Loading iCE40UP.ABIWTCZ4
add wave -position insertpoint  \
sim:/ZIRCapture_Top/oIR_Reserved \
sim:/ZIRCapture_Top/oIR_UPLD_DONE \
sim:/ZIRCapture_Top/iIR_PCLK \
sim:/ZIRCapture_Top/iIR_VSYNC \
sim:/ZIRCapture_Top/iIR_HSYNC \
sim:/ZIRCapture_Top/iIR_Data \
sim:/ZIRCapture_Top/oWr_Req \
sim:/ZIRCapture_Top/oWr_Done \
sim:/ZIRCapture_Top/oRAM_CLK \
sim:/ZIRCapture_Top/oRAM_RST \
sim:/ZIRCapture_Top/oRAM_CE \
sim:/ZIRCapture_Top/oRAM_DQS \
sim:/ZIRCapture_Top/oRAM_ADQ \
sim:/ZIRCapture_Top/clk_48MHz \
sim:/ZIRCapture_Top/rst_n_POR \
sim:/ZIRCapture_Top/rst_n \
sim:/ZIRCapture_Top/clk_66MHz_Global \
sim:/ZIRCapture_Top/clk_66MHz_Fabric \
sim:/ZIRCapture_Top/UART_Tx_DR \
sim:/ZIRCapture_Top/UART_Tx_En \
sim:/ZIRCapture_Top/UART_Tx_Done \
sim:/ZIRCapture_Top/Capture_En \
sim:/ZIRCapture_Top/Frame_Done \
sim:/ZIRCapture_Top/CNT_Step \
sim:/ZIRCapture_Top/CNT_Delay \
sim:/ZIRCapture_Top/Temp_DR
run 1000us
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Attention***************************
# The PLL output frequency will be divided by 4 or 7 and phase shifted.
# To avoid this, please set PLLOUT_SELECT_PORTA/B = "GENCLK" 
# ******************************************************************
# 
# 
# ************************Attention************************
# 
#    The pulse of the RESET signal is too small! The min-  
# 
#    imum acceptable pulse width is 1us. The PLL verilog   
# 
#    model will continue to operate, but the current sim-  
# 
#    ulation results may not be accurate!                  
# 
# 
# 
#    Please check the RESET input signal, and rerun the    
# 
#    simulation.                                           
# 
# 
# 
#    Simulation time is                  100
# 
# ******************************************************** 
# 
# 
# 
add wave -position insertpoint  \
sim:/ZIRCapture_Top/ic_CDS3/iClk \
sim:/ZIRCapture_Top/ic_CDS3/iRst_N \
sim:/ZIRCapture_Top/ic_CDS3/iEn \
sim:/ZIRCapture_Top/ic_CDS3/iIR_PCLK \
sim:/ZIRCapture_Top/ic_CDS3/iIR_Data \
sim:/ZIRCapture_Top/ic_CDS3/oWr_Req \
sim:/ZIRCapture_Top/ic_CDS3/oWr_Done \
sim:/ZIRCapture_Top/ic_CDS3/oRAM_CLK \
sim:/ZIRCapture_Top/ic_CDS3/oRAM_RST \
sim:/ZIRCapture_Top/ic_CDS3/oRAM_CE \
sim:/ZIRCapture_Top/ic_CDS3/oRAM_DQS \
sim:/ZIRCapture_Top/ic_CDS3/oRAM_ADQ \
sim:/ZIRCapture_Top/ic_CDS3/oFrame_Done \
sim:/ZIRCapture_Top/ic_CDS3/IR_PCLK_Delay \
sim:/ZIRCapture_Top/ic_CDS3/IR_Data0 \
sim:/ZIRCapture_Top/ic_CDS3/IR_Data1 \
sim:/ZIRCapture_Top/ic_CDS3/IR_Data2 \
sim:/ZIRCapture_Top/ic_CDS3/IR_Data3 \
sim:/ZIRCapture_Top/ic_CDS3/IR_Data4 \
sim:/ZIRCapture_Top/ic_CDS3/IR_Data5 \
sim:/ZIRCapture_Top/ic_CDS3/IR_Data6 \
sim:/ZIRCapture_Top/ic_CDS3/IR_Data7 \
sim:/ZIRCapture_Top/ic_CDS3/IR_CLK_Rising_Edge \
sim:/ZIRCapture_Top/ic_CDS3/IR_CLK_Falling_Edge \
sim:/ZIRCapture_Top/ic_CDS3/cfg_No \
sim:/ZIRCapture_Top/ic_CDS3/cfg_RegAddr \
sim:/ZIRCapture_Top/ic_CDS3/cfg_RegData \
sim:/ZIRCapture_Top/ic_CDS3/CNT_Step \
sim:/ZIRCapture_Top/ic_CDS3/CNT_SubStep \
sim:/ZIRCapture_Top/ic_CDS3/CNT_Delay \
sim:/ZIRCapture_Top/ic_CDS3/CNT_Repeat \
sim:/ZIRCapture_Top/ic_CDS3/Rx_DR0 \
sim:/ZIRCapture_Top/ic_CDS3/Rx_DR1 \
sim:/ZIRCapture_Top/ic_CDS3/Rx_DR2 \
sim:/ZIRCapture_Top/ic_CDS3/Rx_DR3 \
sim:/ZIRCapture_Top/ic_CDS3/CNT_Bytes \
sim:/ZIRCapture_Top/ic_CDS3/CNT_Lines
restart
run 1000us
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Attention***************************
# The PLL output frequency will be divided by 4 or 7 and phase shifted.
# To avoid this, please set PLLOUT_SELECT_PORTA/B = "GENCLK" 
# ******************************************************************
# 
# 
# ************************Attention************************
# 
#    The pulse of the RESET signal is too small! The min-  
# 
#    imum acceptable pulse width is 1us. The PLL verilog   
# 
#    model will continue to operate, but the current sim-  
# 
#    ulation results may not be accurate!                  
# 
# 
# 
#    Please check the RESET input signal, and rerun the    
# 
#    simulation.                                           
# 
# 
# 
#    Simulation time is                  100
# 
# ******************************************************** 
# 
# 
# 
# Compile of ZPLL.v was successful.
# Compile of ZCDS3_Capture.v was successful.
# Compile of ZIRCapture_Top.v was successful.
# Compile of ZPortableDefine.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ZIRCapture_Top
# Loading work.ZPLL
# Loading work.ZPLL_ipgen_lscc_pll
# Loading work.ZCDS3_Capture
run 1000us
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Attention***************************
# The PLL output frequency will be divided by 4 or 7 and phase shifted.
# To avoid this, please set PLLOUT_SELECT_PORTA/B = "GENCLK" 
# ******************************************************************
# 
# 
# ************************Attention************************
# 
#    The pulse of the RESET signal is too small! The min-  
# 
#    imum acceptable pulse width is 1us. The PLL verilog   
# 
#    model will continue to operate, but the current sim-  
# 
#    ulation results may not be accurate!                  
# 
# 
# 
#    Please check the RESET input signal, and rerun the    
# 
#    simulation.                                           
# 
# 
# 
#    Simulation time is                  100
# 
# ******************************************************** 
# 
# 
# 
# Compile of ZCDS3_Capture.v was successful.
# Compile of ZCDS3_Capture_Tb.v was successful.
# Compile of ZIRCapture_Top.v was successful.
# Compile of ZOctalRAMCfg.v was successful.
# Compile of ZResetGenerator.v was successful.
# Compile of ZUART_Tx.v was successful.
# Compile of ZUART_Tx_TB.v was successful.
# Compile of ZPLL.v was successful.
# Compile of ZPortableDefine.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ZIRCapture_Top
# Loading work.ZPLL
# Loading work.ZPLL_ipgen_lscc_pll
# Loading work.ZUART_Tx
# Loading work.ZCDS3_Capture
# Loading work.ZOctalRAMCfg
run 100us
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Attention***************************
# The PLL output frequency will be divided by 4 or 7 and phase shifted.
# To avoid this, please set PLLOUT_SELECT_PORTA/B = "GENCLK" 
# ******************************************************************
# 
# 
# ************************Attention************************
# 
#    The pulse of the RESET signal is too small! The min-  
# 
#    imum acceptable pulse width is 1us. The PLL verilog   
# 
#    model will continue to operate, but the current sim-  
# 
#    ulation results may not be accurate!                  
# 
# 
# 
#    Please check the RESET input signal, and rerun the    
# 
#    simulation.                                           
# 
# 
# 
#    Simulation time is                  100
# 
# ******************************************************** 
# 
# 
# 
# Compile of ZCDS3_Capture.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ZCDS3_Capture
run 1000us
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Attention***************************
# The PLL output frequency will be divided by 4 or 7 and phase shifted.
# To avoid this, please set PLLOUT_SELECT_PORTA/B = "GENCLK" 
# ******************************************************************
# 
# 
# ************************Attention************************
# 
#    The pulse of the RESET signal is too small! The min-  
# 
#    imum acceptable pulse width is 1us. The PLL verilog   
# 
#    model will continue to operate, but the current sim-  
# 
#    ulation results may not be accurate!                  
# 
# 
# 
#    Please check the RESET input signal, and rerun the    
# 
#    simulation.                                           
# 
# 
# 
#    Simulation time is                  100
# 
# ******************************************************** 
# 
# 
# 
# Compile of ZCDS3_Capture.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ZCDS3_Capture
run 1000us
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Info*****************************
# Note that signal connection to the EXTFEEDBACK port of the PLL must come from INTFBOUT port of PLL.
# ***************************************************************
# ************************SBT : Attention***************************
# Since FEEDBACK_PATH="SIMPLE", the FDA_FEEDBACK value will be ignored
# ******************************************************************
# ************************SBT : Attention***************************
# The PLL output frequency will be divided by 4 or 7 and phase shifted.
# To avoid this, please set PLLOUT_SELECT_PORTA/B = "GENCLK" 
# ******************************************************************
# 
# 
# ************************Attention************************
# 
#    The pulse of the RESET signal is too small! The min-  
# 
#    imum acceptable pulse width is 1us. The PLL verilog   
# 
#    model will continue to operate, but the current sim-  
# 
#    ulation results may not be accurate!                  
# 
# 
# 
#    Please check the RESET input signal, and rerun the    
# 
#    simulation.                                           
# 
# 
# 
#    Simulation time is                  100
# 
# ******************************************************** 
# 
# 
# 
# End time: 09:08:29 on Sep 11,2024, Elapsed time: 0:32:55
# Errors: 0, Warnings: 1
