<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='884' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildUndef(const llvm::DstOp &amp; Res)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='883'>/// Build and insert \p Res = IMPLICIT_DEF.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='200' u='c' c='_ZNK4llvm12CallLowering8packRegsENS_8ArrayRefINS_8RegisterEEEPNS_4TypeERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='197' u='c' c='_ZN4llvm14CombinerHelper25matchCombineConcatVectorsERNS_12MachineInstrERbRNS_15SmallVectorImplINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='230' u='c' c='_ZN4llvm14CombinerHelper25applyCombineConcatVectorsERNS_12MachineInstrEbNS_8ArrayRefINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='311' u='c' c='_ZN4llvm14CombinerHelper25matchCombineShuffleVectorERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2669' u='c' c='_ZN4llvm14CombinerHelper20replaceInstWithUndefERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2743' u='c' c='_ZN4llvm14CombinerHelper25applyCombineInsertVecEltsERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2113' u='c' c='_ZN4llvm12IRTranslator23translateKnownIntrinsicERKNS_8CallInstEjRNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2523' u='c' c='_ZN4llvm12IRTranslator19translateLandingPadERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2884' u='c' c='_ZN4llvm12IRTranslator9translateERKNS_8ConstantENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='222' u='c' c='_ZN4llvm15LegalizerHelper11insertPartsENS_8RegisterENS_3LLTES2_NS_8ArrayRefIS1_EES2_S4_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='294' u='c' c='_ZN4llvm15LegalizerHelper19buildLCMMergePiecesENS_3LLTES1_S1_RNS_15SmallVectorImplINS_8RegisterEEEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='339' u='c' c='_ZN4llvm15LegalizerHelper19buildLCMMergePiecesENS_3LLTES1_S1_RNS_15SmallVectorImplINS_8RegisterEEEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='788' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='799' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1362' u='c' c='_ZN4llvm15LegalizerHelper21moreElementsVectorSrcERNS_12MachineInstrENS_3LLTEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1372' u='c' c='_ZN4llvm15LegalizerHelper21moreElementsVectorSrcERNS_12MachineInstrENS_3LLTEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1485' u='c' c='_ZN4llvm15LegalizerHelper22widenScalarMergeValuesERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1530' u='c' c='_ZN4llvm15LegalizerHelper16widenWithUnmergeENS_3LLTENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3229' u='c' c='_ZN4llvm15LegalizerHelper30fewerElementsVectorImplicitDefERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3692' u='c' c='_ZN4llvm15LegalizerHelper41fewerElementsVectorExtractInsertVectorEltERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3923' u='c' c='_ZN4llvm15LegalizerHelper20reduceOperationWidthERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5726' u='c' c='_ZN4llvm15LegalizerHelper18lowerShuffleVectorERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5741' u='c' c='_ZN4llvm15LegalizerHelper18lowerShuffleVectorERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='552' u='c' c='_ZN4llvm16MachineIRBuilder13buildSequenceENS_8RegisterENS_8ArrayRefIS1_EENS2_ImEE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='563' ll='565' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildUndef(const llvm::DstOp &amp; Res)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='643' u='c' c='_ZN4llvm16MachineIRBuilder17buildShuffleSplatERKNS_5DstOpERKNS_5SrcOpE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='342' u='c' c='_ZNK4llvm19AArch64CallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_20FunctionLoweringInfoES7_'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='354' u='c' c='_ZNK4llvm19AArch64CallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_20FunctionLoweringInfoES7_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='405' u='c' c='_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='753' u='c' c='_ZL27mergeVectorRegsToResultRegsRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='927' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2102' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo24legalizeExtractVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2135' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeInsertVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2274' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo19legalizeGlobalValueERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3583' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3592' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3603' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4014' u='c' c='_ZL27packImageA16AddressToDwordsRN4llvm16MachineIRBuilderERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEEjPKNS_6AMDGPU21ImageDimIntrinsicInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4048' u='c' c='_ZL24convertImageAddrToPackedRN4llvm16MachineIRBuilderERNS_12MachineInstrEii'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4115' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4421' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='760' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1184' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1923' u='c' c='_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/CSETest.cpp' l='78' u='c' c='_ZN12_GLOBAL__N_131AArch64GISelMITest_TestCSE_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/CSETest.cpp' l='79' u='c' c='_ZN12_GLOBAL__N_131AArch64GISelMITest_TestCSE_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/CSETest.cpp' l='136' u='c' c='_ZN12_GLOBAL__N_145AArch64GISelMITest_TestCSEConstantConfig_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/CSETest.cpp' l='137' u='c' c='_ZN12_GLOBAL__N_145AArch64GISelMITest_TestCSEConstantConfig_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='732' u='c' c='_ZN12_GLOBAL__N_140AArch64GISelMITest_FewerElementsAnd_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='733' u='c' c='_ZN12_GLOBAL__N_140AArch64GISelMITest_FewerElementsAnd_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='837' u='c' c='_ZN12_GLOBAL__N_140AArch64GISelMITest_FewerElementsPhi_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='846' u='c' c='_ZN12_GLOBAL__N_140AArch64GISelMITest_FewerElementsPhi_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2656' u='c' c='_ZN12_GLOBAL__N_135AArch64GISelMITest_BitcastLoad_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2690' u='c' c='_ZN12_GLOBAL__N_136AArch64GISelMITest_BitcastStore_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2696' u='c' c='_ZN12_GLOBAL__N_136AArch64GISelMITest_BitcastStore_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2727' u='c' c='_ZN12_GLOBAL__N_137AArch64GISelMITest_BitcastSelect_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2753' u='c' c='_ZN12_GLOBAL__N_137AArch64GISelMITest_BitcastSelect_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2856' u='c' c='_ZN12_GLOBAL__N_141AArch64GISelMITest_NarrowImplicitDef_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2857' u='c' c='_ZN12_GLOBAL__N_141AArch64GISelMITest_NarrowImplicitDef_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2858' u='c' c='_ZN12_GLOBAL__N_141AArch64GISelMITest_NarrowImplicitDef_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2859' u='c' c='_ZN12_GLOBAL__N_141AArch64GISelMITest_NarrowImplicitDef_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/MachineIRBuilderTest.cpp' l='312' u='c' c='_ZN38AArch64GISelMITest_BuildAtomicRMW_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='151' u='c' c='_ZN12_GLOBAL__N_137AArch64GISelMITest_MatchBinaryOp_Test8TestBodyEv'/>
