entity AaLU is 
	port(
		A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15, A16: in bit;  
		B1, B2, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15, B16: in bit; 
		Select0, Select1: in bit; 
		S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11, S12, S13, S14, S15, S16: out bit; 
		Carry, Zero: out bit
	);
end AaLU; 


architecture AaLU_Logic of AaLU is 
	-- component definitions
	
	-- XOR gate
	component XOR_2input is
		port (
			a, b: in bit; 
			x: out bit 
		);
		
	-- Select Handler
	component SelectHandler is 
		port (
			select0, select1: in bit; 
			toSubtract, toXOR, toNAND: out bit
		);
	
	-- 2's complement block
	component Get2Complement is 
		port (
			in1, in2, in3, in4, in5, in6, in7, in8, in9, in10, in11, in12, in13, in14, in15, in16: in bit;
			toSubtract: in bit; 
			out1, out2, out3, out4, out5, out6, out7, out8, out9, out10, out11, out12, out13, out14, out15, out16: out bit;
			carry: out bit
		);
	
	-- Zero Bit Calculator
	component ZeroBitCalculator is 
		port (
			S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11, S12, S13, S14, S15, S16: in bit; 
			Carry: in bit;
			zeroBit: out bit
		);
		
	signal S: bit; -- toSubtract
	signal M: bit; -- toNAND
	signal K: bit; -- toXOR
	-- contains 2 complement form of B, if we need to subtract
	signal NB1, NB2, NB3, NB4, NB5, NB6, NB7, NB8, NB9, NB10, NB11, NB12, NB13, NB14, NB15, NB16: bit; 
	signal carry0: bit; -- initial carry
	
	-- writing logic
	begin
	
	HandleSelect : SelectHandler port map (select0 => Select0, select1 => Select1, toSubtract => S, toXOR => K, toNAND => M);
	
	Take2Complement : Get2Complement port map (
		in1 => B1, in2 => B2, in3 => B3, in4 => B4, in5 => B5, in6 => B6, in7 => B7, in8 => B8, in9 => B9, in10 => B10, in11 => B11, in12 => B12, in13 => B13, in14 => B14, in15 => B15, in16 => B16, 
		out1 => NB1, out2 => NB2, out3 => NB3, out4 => NB4, out5 => NB5, out6 => NB6, out7 => NB7, out8 => NB8, out9 => NB9, out10 => NB10, out11 => NB11, out12 => NB12, out13 => NB13, out14 => NB14, out15 => NB15, out16 => NB16, 
		toSubtract => S, carry => carry0
	);
	
	CalculateZeroBit : ZeroBitCalculator port map (
		S1 => S1, S2 => S2, S3 => S3, S4 => S4, S5 => S5, S6 => S6, S7 => S7, S8 => S8, S9 => S9, S10 => S10, S11 => S11, S12 => S12, S13 => S13, S14 => S14, S15 => S15, S16 => S16, 
		Carry => Carry, zeroBit => Zero
	);
	
	
	
		
	