digraph "CFG for '_Z26callOperationSharedDynamicPiS_S_iii' function" {
	label="CFG for '_Z26callOperationSharedDynamicPiS_S_iii' function";

	Node0x4ce9be0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = mul i32 %12, %11\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = icmp slt i32 %15, %5\l  br i1 %16, label %17, label %35\l|{<s0>T|<s1>F}}"];
	Node0x4ce9be0:s0 -> Node0x4cea500;
	Node0x4ce9be0:s1 -> Node0x4cebbf0;
	Node0x4cea500 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @data, i32\l... 0, i32 %5\l  %19 = getelementptr inbounds i32, i32 addrspace(3)* %18, i32 %5\l  %20 = sext i32 %15 to i64\l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %20\l  %22 = load i32, i32 addrspace(1)* %21, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %23 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @data, i32\l... 0, i32 %15\l  store i32 %22, i32 addrspace(3)* %23, align 4, !tbaa !7\l  %24 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %20\l  %25 = load i32, i32 addrspace(1)* %24, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %26 = getelementptr inbounds i32, i32 addrspace(3)* %18, i32 %15\l  store i32 %25, i32 addrspace(3)* %26, align 4, !tbaa !7\l  %27 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %20\l  %28 = load i32, i32 addrspace(1)* %27, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %29 = getelementptr inbounds i32, i32 addrspace(3)* %19, i32 %15\l  store i32 %28, i32 addrspace(3)* %29, align 4, !tbaa !7\l  %30 = load i32, i32 addrspace(3)* %23, align 4, !tbaa !7\l  %31 = load i32, i32 addrspace(3)* %26, align 4, !tbaa !7\l  %32 = add nsw i32 %31, %30\l  %33 = icmp sgt i32 %32, %3\l  %34 = select i1 %33, i32 %4, i32 %32\l  store i32 %34, i32 addrspace(3)* %29, align 4\l  store i32 %34, i32 addrspace(1)* %27, align 4, !tbaa !7\l  br label %35\l}"];
	Node0x4cea500 -> Node0x4cebbf0;
	Node0x4cebbf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%35:\l35:                                               \l  ret void\l}"];
}
