// Seed: 318614226
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2
    , id_11,
    output id_3,
    output logic id_4
    , id_12,
    output logic id_5
    , id_13,
    output logic id_6,
    input id_7,
    output id_8,
    input logic id_9,
    output id_10
);
  type_20(
      id_6, 1'b0, 1 && {(1), ~id_2}, 1
  );
endmodule
