# Reading pref.tcl
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/alu {C:/Users/user/Desktop/Verilog/alu/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:48 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/alu" C:/Users/user/Desktop/Verilog/alu/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:41:48 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/alu {C:/Users/user/Desktop/Verilog/alu/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:49 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/alu" C:/Users/user/Desktop/Verilog/alu/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:41:49 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb
# vsim work.tb 
# Start time: 18:42:02 on Nov 12,2021
# Loading work.tb
# Loading work.alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt5_in'. The port definition is at: C:/Users/user/Desktop/Verilog/alu/alu.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/cpu_alu File: C:/Users/user/Desktop/Verilog/alu/tb.v Line: 15
add wave -position end sim:/tb/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt5_in'. The port definition is at: C:/Users/user/Desktop/Verilog/alu/alu.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/cpu_alu File: C:/Users/user/Desktop/Verilog/alu/tb.v Line: 15
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/alu C:/Users/user/Desktop/Verilog/alu/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:44 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/alu" C:/Users/user/Desktop/Verilog/alu/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:46:44 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt5_in'. The port definition is at: C:/Users/user/Desktop/Verilog/alu/alu.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/cpu_alu File: C:/Users/user/Desktop/Verilog/alu/tb.v Line: 15
run
run
# End time: 18:47:00 on Nov 12,2021, Elapsed time: 0:04:58
# Errors: 0, Warnings: 1
