{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731343534082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731343534083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 13:45:33 2024 " "Processing started: Mon Nov 11 13:45:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731343534083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731343534083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shiftreg4bitsbib -c shiftreg4bitsbib " "Command: quartus_map --read_settings_files=on --write_settings_files=off shiftreg4bitsbib -c shiftreg4bitsbib" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731343534083 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731343534187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg4bitsbib.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg4bitsbib.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg4bitsbib " "Found entity 1: shiftreg4bitsbib" {  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731343534239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731343534239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shiftreg4bitsbib " "Elaborating entity \"shiftreg4bitsbib\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731343534282 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Qn\[3..0\] " "Pin \"Qn\[3..0\]\" is missing source" {  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 576 144 320 592 "Qn\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1731343534284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst1 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst1\"" {  } { { "shiftreg4bitsbib.bdf" "inst1" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 512 656 768 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731343534290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX:inst1 " "Elaborated megafunction instantiation \"MUX:inst1\"" {  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 512 656 768 600 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731343534290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX:inst1 " "Instantiated megafunction \"MUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731343534290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731343534290 ""}  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 512 656 768 600 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731343534290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX:inst1\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX:inst1\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "/tools/intel/quartus/13.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731343534300 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MUX:inst1\|lpm_mux:\$00001 MUX:inst1 " "Elaborated megafunction instantiation \"MUX:inst1\|lpm_mux:\$00001\", which is child of megafunction instantiation \"MUX:inst1\"" {  } { { "mux.tdf" "" { Text "/tools/intel/quartus/13.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 512 656 768 600 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731343534300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4vc " "Found entity 1: mux_4vc" {  } { { "db/mux_4vc.tdf" "" { Text "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/db/mux_4vc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731343534332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731343534332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4vc MUX:inst1\|lpm_mux:\$00001\|mux_4vc:auto_generated " "Elaborating entity \"mux_4vc\" for hierarchy \"MUX:inst1\|lpm_mux:\$00001\|mux_4vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/tools/intel/quartus/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731343534332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst11 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst11\"" {  } { { "shiftreg4bitsbib.bdf" "inst11" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 512 1120 1232 600 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731343534334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX:inst11 " "Elaborated megafunction instantiation \"MUX:inst11\"" {  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 512 1120 1232 600 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731343534334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX:inst11 " "Instantiated megafunction \"MUX:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731343534334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731343534334 ""}  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 512 1120 1232 600 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731343534334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst16 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst16\"" {  } { { "shiftreg4bitsbib.bdf" "inst16" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 512 2056 2168 600 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731343534337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX:inst16 " "Elaborated megafunction instantiation \"MUX:inst16\"" {  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 512 2056 2168 600 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731343534337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX:inst16 " "Instantiated megafunction \"MUX:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731343534337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731343534337 ""}  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 512 2056 2168 600 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731343534337 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst17 inst17~_emulated inst17~1 " "Register \"inst17\" is converted into an equivalent circuit using register \"inst17~_emulated\" and latch \"inst17~1\"" {  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 536 2216 2280 616 "inst17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1731343534529 "|shiftreg4bitsbib|inst17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst14 inst14~_emulated inst17~1 " "Register \"inst14\" is converted into an equivalent circuit using register \"inst14~_emulated\" and latch \"inst17~1\"" {  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 536 1736 1800 616 "inst14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1731343534529 "|shiftreg4bitsbib|inst14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst12 inst12~_emulated inst17~1 " "Register \"inst12\" is converted into an equivalent circuit using register \"inst12~_emulated\" and latch \"inst17~1\"" {  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 536 1280 1344 616 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1731343534529 "|shiftreg4bitsbib|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst2 inst2~_emulated inst17~1 " "Register \"inst2\" is converted into an equivalent circuit using register \"inst2~_emulated\" and latch \"inst17~1\"" {  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 536 816 880 616 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1731343534529 "|shiftreg4bitsbib|inst2"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1731343534529 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Qn\[3\] GND " "Pin \"Qn\[3\]\" is stuck at GND" {  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 576 144 320 592 "Qn\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731343534538 "|shiftreg4bitsbib|Qn[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qn\[2\] GND " "Pin \"Qn\[2\]\" is stuck at GND" {  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 576 144 320 592 "Qn\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731343534538 "|shiftreg4bitsbib|Qn[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qn\[1\] GND " "Pin \"Qn\[1\]\" is stuck at GND" {  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 576 144 320 592 "Qn\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731343534538 "|shiftreg4bitsbib|Qn[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qn\[0\] GND " "Pin \"Qn\[0\]\" is stuck at GND" {  } { { "shiftreg4bitsbib.bdf" "" { Schematic "/home/gme/guilherme.manske/quartus/shiftreg4bitsbib/shiftreg4bitsbib.bdf" { { 576 144 320 592 "Qn\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731343534538 "|shiftreg4bitsbib|Qn[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731343534538 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731343534592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731343534707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731343534707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731343534736 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731343534736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731343534736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731343534736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731343534742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 13:45:34 2024 " "Processing ended: Mon Nov 11 13:45:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731343534742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731343534742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731343534742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731343534742 ""}
