
;; Function sum_array (sum_array, funcdef_no=0, decl_uid=4738, cgraph_uid=1, symbol_order=0)

scanning new insn with uid = 51.
rescanning insn with uid = 2.
scanning new insn with uid = 52.
rescanning insn with uid = 3.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)


sum_array

Dataflow summary:
def_info->table_size = 38, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 66 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,6u} r30={1d} r31={1d,6u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,6u} r65={1d,5u} r66={2d,2u} r68={1d} r69={1d} r70={1d} r71={1d} r94={2d,3u} r96={1d,1u} r97={3d,2u} r98={1d,1u} r99={1d,2u} r101={1d,1u} r103={1d,1u} r104={1d,1u} 
;;    total ref usage 81{40d,41u,0e} in 16{16 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(4){ }d6(5){ }d7(6){ }d8(7){ }d9(8){ }d10(29){ }d11(30){ }d12(31){ }d13(32){ }d14(33){ }d15(34){ }d16(35){ }d17(36){ }d18(37){ }d19(38){ }d20(39){ }d21(64){ }d22(65){ }d25(68){ }d26(69){ }d27(70){ }d28(71){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  in  	
;; live  gen 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  kill	
;; lr  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 98 99 103 104
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 98 99
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99
;; lr  def 	 94 96 97
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99
;; live  gen 	 94 96 97
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97

( 4 3 )->[4]->( 4 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97
;; lr  def 	 66 [cc] 94 97 101
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97
;; live  gen 	 66 [cc] 94 97 101
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97

( 2 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 97
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 97
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97

( 5 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; lr  def 	 0 [x0]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; live  gen 	 0 [x0]
;; live  kill	
;; lr  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(29){ }u-1(31){ }u-1(64){ }}
;; lr  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; lr  use 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; lr  def 	
;; live  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 23 to worklist
  Adding insn 30 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
  Adding insn 29 to worklist
processing block 4 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
processing block 3 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97
  Adding insn 5 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
processing block 5 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
  Adding insn 6 to worklist
processing block 2 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99
  Adding insn 11 to worklist
  Adding insn 3 to worklist
  Adding insn 52 to worklist
  Adding insn 2 to worklist
  Adding insn 51 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 8 (  1.1)
insn_cost 4 for    51: r103:DI=x0:DI
      REG_DEAD x0:DI
insn_cost 4 for     2: r98:DI=r103:DI
      REG_DEAD r103:DI
insn_cost 4 for    52: r104:SI=x1:SI
      REG_DEAD x1:SI
insn_cost 4 for     3: r99:SI=r104:SI
      REG_DEAD r104:SI
insn_cost 4 for    11: cc:CC=cmp(r99:SI,0)
insn_cost 4 for    12: pc={(cc:CC<=0)?L36:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
insn_cost 4 for    14: r94:DI=r98:DI
      REG_DEAD r98:DI
insn_cost 8 for    16: r96:DI=sign_extend(r99:SI)<<0x2+r94:DI
      REG_DEAD r99:SI
insn_cost 4 for     5: r97:SI=0
insn_cost 16 for    18: r101:SI=[r94:DI++]
      REG_INC r94:DI
insn_cost 4 for    19: r97:SI=r97:SI+r101:SI
      REG_DEAD r101:SI
insn_cost 4 for    22: cc:CC=cmp(r94:DI,r96:DI)
insn_cost 4 for    23: pc={(cc:CC!=0)?L21:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 4 for     6: r97:SI=0
insn_cost 4 for    29: x0:SI=r97:SI
      REG_DEAD r97:SI
insn_cost 0 for    30: use x0:SI

Trying 3 -> 11:
    3: r99:SI=r104:SI
      REG_DEAD r104:SI
   11: cc:CC=cmp(r99:SI,0)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 104)
                (const_int 0 [0])))
        (set (reg/v:SI 99 [ n ])
            (reg:SI 104))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 104)
                (const_int 0 [0])))
        (set (reg/v:SI 99 [ n ])
            (reg:SI 104))
    ])

Trying 11 -> 12:
   11: cc:CC=cmp(r99:SI,0)
   12: pc={(cc:CC<=0)?L36:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 99 [ n ])
            (const_int 0 [0]))
        (label_ref:DI 36)
        (pc)))

Trying 3, 11 -> 12:
    3: r99:SI=r104:SI
      REG_DEAD r104:SI
   11: cc:CC=cmp(r99:SI,0)
   12: pc={(cc:CC<=0)?L36:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 104)
                    (const_int 0 [0]))
                (label_ref:DI 36)
                (pc)))
        (set (reg/v:SI 99 [ n ])
            (reg:SI 104))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 104)
                    (const_int 0 [0]))
                (label_ref:DI 36)
                (pc)))
        (set (reg/v:SI 99 [ n ])
            (reg:SI 104))
    ])
Successfully matched this instruction:
(set (reg/v:SI 99 [ n ])
    (reg:SI 104))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 104)
            (const_int 0 [0]))
        (label_ref:DI 36)
        (pc)))

Trying 14 -> 16:
   14: r94:DI=r98:DI
      REG_DEAD r98:DI
   16: r96:DI=sign_extend(r99:SI)<<0x2+r94:DI
      REG_DEAD r99:SI
Failed to match this instruction:
(parallel [
        (set (reg:DI 96 [ _21 ])
            (plus:DI (ashift:DI (sign_extend:DI (reg/v:SI 99 [ n ]))
                    (const_int 2 [0x2]))
                (reg/v/f:DI 98 [ a ])))
        (set (reg:DI 94 [ ivtmp.18 ])
            (reg/v/f:DI 98 [ a ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 96 [ _21 ])
            (plus:DI (ashift:DI (sign_extend:DI (reg/v:SI 99 [ n ]))
                    (const_int 2 [0x2]))
                (reg/v/f:DI 98 [ a ])))
        (set (reg:DI 94 [ ivtmp.18 ])
            (reg/v/f:DI 98 [ a ]))
    ])

Trying 18 -> 19:
   18: r101:SI=[r94:DI++]
      REG_INC r94:DI
   19: r97:SI=r97:SI+r101:SI
      REG_DEAD r101:SI
Failed to match this instruction:
(set (reg/v:SI 97 [ <retval> ])
    (plus:SI (reg/v:SI 97 [ <retval> ])
        (mem:SI (post_inc:DI (reg:DI 94 [ ivtmp.18 ])) [1 MEM[(const int *)_5]+0 S4 A32])))

Trying 22 -> 23:
   22: cc:CC=cmp(r94:DI,r96:DI)
   23: pc={(cc:CC!=0)?L21:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 94 [ ivtmp.18 ])
            (reg:DI 96 [ _21 ]))
        (label_ref:DI 21)
        (pc)))

Trying 29 -> 30:
   29: x0:SI=r97:SI
      REG_DEAD r97:SI
   30: use x0:SI
Failed to match this instruction:
(parallel [
        (use (reg/v:SI 97 [ <retval> ]))
        (set (reg/i:SI 0 x0)
            (reg/v:SI 97 [ <retval> ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg/v:SI 97 [ <retval> ]))
        (set (reg/i:SI 0 x0)
            (reg/v:SI 97 [ <retval> ]))
    ])
starting the processing of deferred insns
ending the processing of deferred insns


sum_array

Dataflow summary:
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 66 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,6u} r30={1d} r31={1d,6u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,6u} r65={1d,5u} r66={2d,2u} r68={1d} r69={1d} r70={1d} r71={1d} r94={2d,3u} r96={1d,1u} r97={3d,2u} r98={1d,1u} r99={1d,2u} r101={1d,1u} r103={1d,1u} r104={1d,1u} 
;;    total ref usage 81{40d,41u,0e} in 16{16 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [always]  count:118111600 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 98 99 103 104
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 98 99 103 104
;; live  kill	
(note 7 0 51 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 51 7 2 2 (set (reg:DI 103)
        (reg:DI 0 x0 [ a ])) "testcase.c":381:1 -1
     (expr_list:REG_DEAD (reg:DI 0 x0 [ a ])
        (nil)))
(insn 2 51 52 2 (set (reg/v/f:DI 98 [ a ])
        (reg:DI 103)) "testcase.c":381:1 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 103)
        (nil)))
(insn 52 2 3 2 (set (reg:SI 104)
        (reg:SI 1 x1 [ n ])) "testcase.c":381:1 -1
     (expr_list:REG_DEAD (reg:SI 1 x1 [ n ])
        (nil)))
(insn 3 52 4 2 (set (reg/v:SI 99 [ n ])
        (reg:SI 104)) "testcase.c":381:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 104)
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 4 12 2 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 99 [ n ])
            (const_int 0 [0]))) "testcase.c":383:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (le (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 36)
            (pc))) "testcase.c":383:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 36)
;;  succ:       3 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;;              5 [11.0% (guessed)]  count:12992276 (estimated locally)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99

;; basic block 3, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99
;; lr  def 	 94 96 97
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99
;; live  gen 	 94 96 97
;; live  kill	
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 16 3 (set (reg:DI 94 [ ivtmp.18 ])
        (reg/v/f:DI 98 [ a ])) 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg/v/f:DI 98 [ a ])
        (nil)))
(insn 16 14 5 3 (set (reg:DI 96 [ _21 ])
        (plus:DI (ashift:DI (sign_extend:DI (reg/v:SI 99 [ n ]))
                (const_int 2 [0x2]))
            (reg:DI 94 [ ivtmp.18 ]))) 298 {*add_extendsi_shft_di}
     (expr_list:REG_DEAD (reg/v:SI 99 [ n ])
        (nil)))
(insn 5 16 21 3 (set (reg/v:SI 97 [ <retval> ])
        (const_int 0 [0])) "testcase.c":382:9 65 {*movsi_aarch64}
     (nil))
;;  succ:       4 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97

;; basic block 4, loop depth 0, count 955630225 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       4 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              3 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97
;; lr  def 	 66 [cc] 94 97 101
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97
;; live  gen 	 66 [cc] 94 97 101
;; live  kill	
(code_label 21 5 17 4 3 (nil) [1 uses])
(note 17 21 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg:SI 101 [ MEM[(const int *)_5] ])
        (mem:SI (post_inc:DI (reg:DI 94 [ ivtmp.18 ])) [1 MEM[(const int *)_5]+0 S4 A32])) "testcase.c":384:11 65 {*movsi_aarch64}
     (expr_list:REG_INC (reg:DI 94 [ ivtmp.18 ])
        (nil)))
(insn 19 18 22 4 (set (reg/v:SI 97 [ <retval> ])
        (plus:SI (reg/v:SI 97 [ <retval> ])
            (reg:SI 101 [ MEM[(const int *)_5] ]))) "testcase.c":384:11 173 {*addsi3_aarch64}
     (expr_list:REG_DEAD (reg:SI 101 [ MEM[(const int *)_5] ])
        (nil)))
(insn 22 19 23 4 (set (reg:CC 66 cc)
        (compare:CC (reg:DI 94 [ ivtmp.18 ])
            (reg:DI 96 [ _21 ]))) "testcase.c":383:23 discrim 1 459 {cmpdi}
     (nil))
(jump_insn 23 22 36 4 (set (pc)
        (if_then_else (ne (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 21)
            (pc))) "testcase.c":383:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 21)
;;  succ:       4 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              6 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 96 97

;; basic block 5, loop depth 0, count 12992276 (estimated locally), maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       2 [11.0% (guessed)]  count:12992276 (estimated locally)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 97
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 97
;; live  kill	
(code_label 36 23 35 5 4 (nil) [1 uses])
(note 35 36 6 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 6 35 28 5 (set (reg/v:SI 97 [ <retval> ])
        (const_int 0 [0])) "testcase.c":382:9 65 {*movsi_aarch64}
     (nil))
;;  succ:       6 [always]  count:12992276 (estimated locally) (FALLTHRU) testcase.c:386:12
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97

;; basic block 6, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 5, next block 1, flags: (RTL)
;;  pred:       5 [always]  count:12992276 (estimated locally) (FALLTHRU) testcase.c:386:12
;;              4 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; lr  def 	 0 [x0]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; live  gen 	 0 [x0]
;; live  kill	
(code_label 28 6 31 6 1 (nil) [0 uses])
(note 31 28 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 31 30 6 (set (reg/i:SI 0 x0)
        (reg/v:SI 97 [ <retval> ])) "testcase.c":387:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg/v:SI 97 [ <retval> ])
        (nil)))
(insn 30 29 0 6 (use (reg/i:SI 0 x0)) "testcase.c":387:1 -1
     (nil))
;;  succ:       EXIT [always]  count:118111600 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]


;; Function scale_array (scale_array, funcdef_no=1, decl_uid=4749, cgraph_uid=2, symbol_order=1)

scanning new insn with uid = 31.
rescanning insn with uid = 2.
scanning new insn with uid = 32.
rescanning insn with uid = 3.
scanning new insn with uid = 33.
rescanning insn with uid = 4.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


scale_array

Dataflow summary:
def_info->table_size = 36, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 32 [v0] 66 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,5u} r30={1d} r31={1d,5u} r32={1d,1u} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,5u} r65={1d,4u} r66={2d,2u} r68={1d} r69={1d} r70={1d} r71={1d} r95={2d,4u} r97={1d,1u} r98={1d,1u} r99={1d,2u} r100={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} 
;;    total ref usage 77{39d,38u,0e} in 15{15 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(8){ }d9(29){ }d10(30){ }d11(31){ }d12(32){ }d13(33){ }d14(34){ }d15(35){ }d16(36){ }d17(37){ }d18(38){ }d19(39){ }d20(64){ }d21(65){ }d24(68){ }d25(69){ }d26(70){ }d27(71){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  in  	
;; live  gen 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  kill	
;; lr  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 32 [v0] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 32 [v0] 64 [sfp] 65 [ap]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 32 [v0] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 32 [v0] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 98 99 100 104 105 106
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 32 [v0] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 98 99 100
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99
;; lr  def 	 95 97
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100
;; live  gen 	 95 97
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100

( 4 3 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100
;; lr  def 	 66 [cc] 95 102 103
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100
;; live  gen 	 66 [cc] 95 102 103
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100

( 4 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 24 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 5 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap]
processing block 4 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
processing block 3 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100
  Adding insn 15 to worklist
  Adding insn 13 to worklist
processing block 2 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100
  Adding insn 10 to worklist
  Adding insn 4 to worklist
  Adding insn 33 to worklist
  Adding insn 3 to worklist
  Adding insn 32 to worklist
  Adding insn 2 to worklist
  Adding insn 31 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 7 (  1.2)
insn_cost 4 for    31: r104:DI=x0:DI
      REG_DEAD x0:DI
insn_cost 4 for     2: r98:DI=r104:DI
      REG_DEAD r104:DI
insn_cost 4 for    32: r105:SI=x1:SI
      REG_DEAD x1:SI
insn_cost 4 for     3: r99:SI=r105:SI
      REG_DEAD r105:SI
insn_cost 4 for    33: r106:SF=v0:SF
      REG_DEAD v0:SF
insn_cost 4 for     4: r100:SF=r106:SF
      REG_DEAD r106:SF
insn_cost 4 for    10: cc:CC=cmp(r99:SI,0)
insn_cost 4 for    11: pc={(cc:CC<=0)?L27:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
insn_cost 4 for    13: r95:DI=r98:DI
      REG_DEAD r98:DI
insn_cost 8 for    15: r97:DI=sign_extend(r99:SI)<<0x2+r95:DI
      REG_DEAD r99:SI
insn_cost 20 for    18: r103:SF=[r95:DI]
insn_cost 8 for    19: r102:SF=r103:SF*r100:SF
      REG_DEAD r103:SF
insn_cost 4 for    20: [r95:DI++]=r102:SF
      REG_DEAD r102:SF
      REG_INC r95:DI
insn_cost 4 for    23: cc:CC=cmp(r95:DI,r97:DI)
insn_cost 4 for    24: pc={(cc:CC!=0)?L22:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228

Trying 3 -> 10:
    3: r99:SI=r105:SI
      REG_DEAD r105:SI
   10: cc:CC=cmp(r99:SI,0)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 105)
                (const_int 0 [0])))
        (set (reg/v:SI 99 [ n ])
            (reg:SI 105))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 105)
                (const_int 0 [0])))
        (set (reg/v:SI 99 [ n ])
            (reg:SI 105))
    ])

Trying 10 -> 11:
   10: cc:CC=cmp(r99:SI,0)
   11: pc={(cc:CC<=0)?L27:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 99 [ n ])
            (const_int 0 [0]))
        (label_ref:DI 27)
        (pc)))

Trying 3, 10 -> 11:
    3: r99:SI=r105:SI
      REG_DEAD r105:SI
   10: cc:CC=cmp(r99:SI,0)
   11: pc={(cc:CC<=0)?L27:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 105)
                    (const_int 0 [0]))
                (label_ref:DI 27)
                (pc)))
        (set (reg/v:SI 99 [ n ])
            (reg:SI 105))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 105)
                    (const_int 0 [0]))
                (label_ref:DI 27)
                (pc)))
        (set (reg/v:SI 99 [ n ])
            (reg:SI 105))
    ])
Successfully matched this instruction:
(set (reg/v:SI 99 [ n ])
    (reg:SI 105))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 105)
            (const_int 0 [0]))
        (label_ref:DI 27)
        (pc)))

Trying 13 -> 15:
   13: r95:DI=r98:DI
      REG_DEAD r98:DI
   15: r97:DI=sign_extend(r99:SI)<<0x2+r95:DI
      REG_DEAD r99:SI
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ _24 ])
            (plus:DI (ashift:DI (sign_extend:DI (reg/v:SI 99 [ n ]))
                    (const_int 2 [0x2]))
                (reg/v/f:DI 98 [ a ])))
        (set (reg:DI 95 [ ivtmp.28 ])
            (reg/v/f:DI 98 [ a ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ _24 ])
            (plus:DI (ashift:DI (sign_extend:DI (reg/v:SI 99 [ n ]))
                    (const_int 2 [0x2]))
                (reg/v/f:DI 98 [ a ])))
        (set (reg:DI 95 [ ivtmp.28 ])
            (reg/v/f:DI 98 [ a ]))
    ])

Trying 18 -> 19:
   18: r103:SF=[r95:DI]
   19: r102:SF=r103:SF*r100:SF
      REG_DEAD r103:SF
Failed to match this instruction:
(set (reg:SF 102)
    (mult:SF (mem:SF (reg:DI 95 [ ivtmp.28 ]) [2 MEM[(float *)_7]+0 S4 A32])
        (reg/v:SF 100 [ factor ])))

Trying 19 -> 20:
   19: r102:SF=r103:SF*r100:SF
      REG_DEAD r103:SF
   20: [r95:DI++]=r102:SF
      REG_DEAD r102:SF
      REG_INC r95:DI
Failed to match this instruction:
(set (mem:SF (post_inc:DI (reg:DI 95 [ ivtmp.28 ])) [2 MEM[(float *)_7]+0 S4 A32])
    (mult:SF (reg:SF 103 [ MEM[(float *)_7] ])
        (reg/v:SF 100 [ factor ])))

Trying 18, 19 -> 20:
   18: r103:SF=[r95:DI]
   19: r102:SF=r103:SF*r100:SF
      REG_DEAD r103:SF
   20: [r95:DI++]=r102:SF
      REG_DEAD r102:SF
      REG_INC r95:DI

Trying 23 -> 24:
   23: cc:CC=cmp(r95:DI,r97:DI)
   24: pc={(cc:CC!=0)?L22:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 95 [ ivtmp.28 ])
            (reg:DI 97 [ _24 ]))
        (label_ref:DI 22)
        (pc)))
starting the processing of deferred insns
ending the processing of deferred insns


scale_array

Dataflow summary:
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 32 [v0] 66 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,5u} r30={1d} r31={1d,5u} r32={1d,1u} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,5u} r65={1d,4u} r66={2d,2u} r68={1d} r69={1d} r70={1d} r71={1d} r95={2d,4u} r97={1d,1u} r98={1d,1u} r99={1d,2u} r100={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} 
;;    total ref usage 77{39d,38u,0e} in 15{15 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [always]  count:118111600 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 32 [v0] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 32 [v0] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 98 99 100 104 105 106
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 32 [v0] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 98 99 100 104 105 106
;; live  kill	
(note 6 0 31 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 31 6 2 2 (set (reg:DI 104)
        (reg:DI 0 x0 [ a ])) "testcase.c":390:1 -1
     (expr_list:REG_DEAD (reg:DI 0 x0 [ a ])
        (nil)))
(insn 2 31 32 2 (set (reg/v/f:DI 98 [ a ])
        (reg:DI 104)) "testcase.c":390:1 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 104)
        (nil)))
(insn 32 2 3 2 (set (reg:SI 105)
        (reg:SI 1 x1 [ n ])) "testcase.c":390:1 -1
     (expr_list:REG_DEAD (reg:SI 1 x1 [ n ])
        (nil)))
(insn 3 32 33 2 (set (reg/v:SI 99 [ n ])
        (reg:SI 105)) "testcase.c":390:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 105)
        (nil)))
(insn 33 3 4 2 (set (reg:SF 106)
        (reg:SF 32 v0 [ factor ])) "testcase.c":390:1 -1
     (expr_list:REG_DEAD (reg:SF 32 v0 [ factor ])
        (nil)))
(insn 4 33 5 2 (set (reg/v:SF 100 [ factor ])
        (reg:SF 106)) "testcase.c":390:1 75 {*movsf_aarch64}
     (expr_list:REG_DEAD (reg:SF 106)
        (nil)))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 5 11 2 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 99 [ n ])
            (const_int 0 [0]))) "testcase.c":391:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (le (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 27)
            (pc))) "testcase.c":391:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 27)
;;  succ:       3 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;;              5 [11.0% (guessed)]  count:12992276 (estimated locally)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100

;; basic block 3, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99
;; lr  def 	 95 97
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100
;; live  gen 	 95 97
;; live  kill	
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 15 3 (set (reg:DI 95 [ ivtmp.28 ])
        (reg/v/f:DI 98 [ a ])) 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg/v/f:DI 98 [ a ])
        (nil)))
(insn 15 13 22 3 (set (reg:DI 97 [ _24 ])
        (plus:DI (ashift:DI (sign_extend:DI (reg/v:SI 99 [ n ]))
                (const_int 2 [0x2]))
            (reg:DI 95 [ ivtmp.28 ]))) 298 {*add_extendsi_shft_di}
     (expr_list:REG_DEAD (reg/v:SI 99 [ n ])
        (nil)))
;;  succ:       4 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100

;; basic block 4, loop depth 0, count 955630225 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       4 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              3 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100
;; lr  def 	 66 [cc] 95 102 103
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100
;; live  gen 	 66 [cc] 95 102 103
;; live  kill	
(code_label 22 15 16 4 9 (nil) [1 uses])
(note 16 22 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 16 19 4 (set (reg:SF 103 [ MEM[(float *)_7] ])
        (mem:SF (reg:DI 95 [ ivtmp.28 ]) [2 MEM[(float *)_7]+0 S4 A32])) "testcase.c":392:21 75 {*movsf_aarch64}
     (nil))
(insn 19 18 20 4 (set (reg:SF 102)
        (mult:SF (reg:SF 103 [ MEM[(float *)_7] ])
            (reg/v:SF 100 [ factor ]))) "testcase.c":392:21 1077 {mulsf3}
     (expr_list:REG_DEAD (reg:SF 103 [ MEM[(float *)_7] ])
        (nil)))
(insn 20 19 23 4 (set (mem:SF (post_inc:DI (reg:DI 95 [ ivtmp.28 ])) [2 MEM[(float *)_7]+0 S4 A32])
        (reg:SF 102)) "testcase.c":392:14 75 {*movsf_aarch64}
     (expr_list:REG_DEAD (reg:SF 102)
        (expr_list:REG_INC (reg:DI 95 [ ivtmp.28 ])
            (nil))))
(insn 23 20 24 4 (set (reg:CC 66 cc)
        (compare:CC (reg:DI 95 [ ivtmp.28 ])
            (reg:DI 97 [ _24 ]))) "testcase.c":391:23 discrim 1 459 {cmpdi}
     (nil))
(jump_insn 24 23 27 4 (set (pc)
        (if_then_else (ne (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 22)
            (pc))) "testcase.c":391:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 22)
;;  succ:       4 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              5 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 97 100

;; basic block 5, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 4, next block 1, flags: (RTL)
;;  pred:       4 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;;              2 [11.0% (guessed)]  count:12992276 (estimated locally)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	
;; live  kill	
(code_label 27 24 28 5 7 (nil) [1 uses])
(note 28 27 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [always]  count:118111600 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]


;; Function find_max (find_max, funcdef_no=2, decl_uid=4758, cgraph_uid=3, symbol_order=2)

scanning new insn with uid = 47.
rescanning insn with uid = 2.
scanning new insn with uid = 48.
rescanning insn with uid = 3.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 10 count 8 (    1)


find_max

Dataflow summary:
def_info->table_size = 39, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 66 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,7u} r30={1d} r31={1d,7u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,7u} r65={1d,6u} r66={4d,4u} r68={1d} r69={1d} r70={1d} r71={1d} r93={2d,3u} r95={3d,3u} r96={1d,2u} r97={1d,3u} r98={1d,2u} r100={1d,1u} r101={1d,1u} 
;;    total ref usage 91{41d,50u,0e} in 19{19 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(4){ }d6(5){ }d7(6){ }d8(7){ }d9(8){ }d10(29){ }d11(30){ }d12(31){ }d13(32){ }d14(33){ }d15(34){ }d16(35){ }d17(36){ }d18(37){ }d19(38){ }d20(39){ }d21(64){ }d22(65){ }d27(68){ }d28(69){ }d29(70){ }d30(71){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  in  	
;; live  gen 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  kill	
;; lr  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 96 97 100 101
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 96 97
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96 97

( 2 )->[3]->( 4 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96 97
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96 97
;; lr  def 	 66 [cc] 95
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96 97
;; live  gen 	 66 [cc] 95
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 96 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 96 97

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 96 97
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 93
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 96 97
;; live  gen 	 93
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97

( 5 4 )->[5]->( 5 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97
;; lr  def 	 66 [cc] 93 95 98
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97
;; live  gen 	 66 [cc] 93 95 98
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 95
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 95
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95

( 6 3 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95
;; lr  def 	 0 [x0]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95
;; live  gen 	 0 [x0]
;; live  kill	
;; lr  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(29){ }u-1(31){ }u-1(64){ }}
;; lr  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; lr  use 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; lr  def 	
;; live  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 16 to worklist
  Adding insn 24 to worklist
  Adding insn 31 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
  Adding insn 30 to worklist
processing block 6 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95
  Adding insn 6 to worklist
processing block 5 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
processing block 4 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97
  Adding insn 5 to worklist
processing block 3 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 96 97
  Adding insn 15 to worklist
  Adding insn 14 to worklist
processing block 2 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96 97
  Adding insn 11 to worklist
  Adding insn 3 to worklist
  Adding insn 48 to worklist
  Adding insn 2 to worklist
  Adding insn 47 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 10 count 9 (  1.1)
insn_cost 4 for    47: r100:DI=x0:DI
      REG_DEAD x0:DI
insn_cost 4 for     2: r96:DI=r100:DI
      REG_DEAD r100:DI
insn_cost 4 for    48: r101:SI=x1:SI
      REG_DEAD x1:SI
insn_cost 4 for     3: r97:SI=r101:SI
      REG_DEAD r101:SI
insn_cost 4 for    11: cc:CC=cmp(r97:SI,0)
insn_cost 4 for    12: pc={(cc:CC<=0)?L37:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 7838316
insn_cost 16 for    14: r95:SI=[r96:DI]
insn_cost 4 for    15: cc:CC=cmp(r97:SI,0x1)
insn_cost 4 for    16: pc={(cc:CC==0)?L29:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
insn_cost 4 for     5: r93:DI=0x1
insn_cost 16 for    18: r98:SI=[r93:DI*0x4+r96:DI]
insn_cost 4 for    19: cc:CC=cmp(r95:SI,r98:SI)
insn_cost 4 for    20: r95:SI={(cc:CC>=0)?r95:SI:r98:SI}
      REG_DEAD r98:SI
      REG_DEAD cc:CC
insn_cost 4 for    21: r93:DI=r93:DI+0x1
insn_cost 4 for    23: cc:CC=cmp(r97:SI,r93:DI#0)
insn_cost 4 for    24: pc={(cc:CC>0)?L22:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 4 for     6: r95:SI=0xffffffffffffffff
insn_cost 4 for    30: x0:SI=r95:SI
      REG_DEAD r95:SI
insn_cost 0 for    31: use x0:SI

Trying 3 -> 11:
    3: r97:SI=r101:SI
      REG_DEAD r101:SI
   11: cc:CC=cmp(r97:SI,0)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 101)
                (const_int 0 [0])))
        (set (reg/v:SI 97 [ n ])
            (reg:SI 101))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 101)
                (const_int 0 [0])))
        (set (reg/v:SI 97 [ n ])
            (reg:SI 101))
    ])

Trying 11 -> 12:
   11: cc:CC=cmp(r97:SI,0)
   12: pc={(cc:CC<=0)?L37:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 7838316
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 97 [ n ])
            (const_int 0 [0]))
        (label_ref:DI 37)
        (pc)))

Trying 3, 11 -> 12:
    3: r97:SI=r101:SI
      REG_DEAD r101:SI
   11: cc:CC=cmp(r97:SI,0)
   12: pc={(cc:CC<=0)?L37:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 7838316
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 101)
                    (const_int 0 [0]))
                (label_ref:DI 37)
                (pc)))
        (set (reg/v:SI 97 [ n ])
            (reg:SI 101))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 101)
                    (const_int 0 [0]))
                (label_ref:DI 37)
                (pc)))
        (set (reg/v:SI 97 [ n ])
            (reg:SI 101))
    ])
Successfully matched this instruction:
(set (reg/v:SI 97 [ n ])
    (reg:SI 101))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 101)
            (const_int 0 [0]))
        (label_ref:DI 37)
        (pc)))

Trying 15 -> 16:
   15: cc:CC=cmp(r97:SI,0x1)
   16: pc={(cc:CC==0)?L29:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 97 [ n ])
            (const_int 1 [0x1]))
        (label_ref:DI 29)
        (pc)))

Trying 18 -> 19:
   18: r98:SI=[r93:DI*0x4+r96:DI]
   19: cc:CC=cmp(r95:SI,r98:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg/v:SI 95 [ <retval> ])
                (mem:SI (plus:DI (mult:DI (reg:DI 93 [ ivtmp.37 ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 96 [ a ])) [1 MEM[(const int *)a_11(D) + ivtmp.37_14 * 4]+0 S4 A32])))
        (set (reg:SI 98 [ MEM[(const int *)a_11(D) + ivtmp.37_14 * 4] ])
            (mem:SI (plus:DI (mult:DI (reg:DI 93 [ ivtmp.37 ])
                        (const_int 4 [0x4]))
                    (reg/v/f:DI 96 [ a ])) [1 MEM[(const int *)a_11(D) + ivtmp.37_14 * 4]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg/v:SI 95 [ <retval> ])
                (mem:SI (plus:DI (mult:DI (reg:DI 93 [ ivtmp.37 ])
                            (const_int 4 [0x4]))
                        (reg/v/f:DI 96 [ a ])) [1 MEM[(const int *)a_11(D) + ivtmp.37_14 * 4]+0 S4 A32])))
        (set (reg:SI 98 [ MEM[(const int *)a_11(D) + ivtmp.37_14 * 4] ])
            (mem:SI (plus:DI (mult:DI (reg:DI 93 [ ivtmp.37 ])
                        (const_int 4 [0x4]))
                    (reg/v/f:DI 96 [ a ])) [1 MEM[(const int *)a_11(D) + ivtmp.37_14 * 4]+0 S4 A32]))
    ])

Trying 19 -> 20:
   19: cc:CC=cmp(r95:SI,r98:SI)
   20: r95:SI={(cc:CC>=0)?r95:SI:r98:SI}
      REG_DEAD r98:SI
      REG_DEAD cc:CC
Failed to match this instruction:
(set (reg/v:SI 95 [ <retval> ])
    (smax:SI (reg/v:SI 95 [ <retval> ])
        (reg:SI 98 [ MEM[(const int *)a_11(D) + ivtmp.37_14 * 4] ])))

Trying 18, 19 -> 20:
   18: r98:SI=[r93:DI*0x4+r96:DI]
   19: cc:CC=cmp(r95:SI,r98:SI)
   20: r95:SI={(cc:CC>=0)?r95:SI:r98:SI}
      REG_DEAD r98:SI
      REG_DEAD cc:CC
Failed to match this instruction:
(set (reg/v:SI 95 [ <retval> ])
    (smax:SI (reg/v:SI 95 [ <retval> ])
        (mem:SI (plus:DI (mult:DI (reg:DI 93 [ ivtmp.37 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 96 [ a ])) [1 MEM[(const int *)a_11(D) + ivtmp.37_14 * 4]+0 S4 A32])))

Trying 21 -> 23:
   21: r93:DI=r93:DI+0x1
   23: cc:CC=cmp(r97:SI,r93:DI#0)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:SI (subreg:SI (reg:DI 93 [ ivtmp.37 ]) 0)
                    (const_int 1 [0x1]))
                (reg/v:SI 97 [ n ])))
        (set (reg:DI 93 [ ivtmp.37 ])
            (plus:DI (reg:DI 93 [ ivtmp.37 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:SI (subreg:SI (reg:DI 93 [ ivtmp.37 ]) 0)
                    (const_int 1 [0x1]))
                (reg/v:SI 97 [ n ])))
        (set (reg:DI 93 [ ivtmp.37 ])
            (plus:DI (reg:DI 93 [ ivtmp.37 ])
                (const_int 1 [0x1])))
    ])

Trying 23 -> 24:
   23: cc:CC=cmp(r97:SI,r93:DI#0)
   24: pc={(cc:CC>0)?L22:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 97 [ n ])
            (subreg:SI (reg:DI 93 [ ivtmp.37 ]) 0))
        (label_ref:DI 22)
        (pc)))

Trying 21, 23 -> 24:
   21: r93:DI=r93:DI+0x1
   23: cc:CC=cmp(r97:SI,r93:DI#0)
   24: pc={(cc:CC>0)?L22:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (subreg:SI (reg:DI 93 [ ivtmp.37 ]) 0)
                        (const_int 1 [0x1]))
                    (reg/v:SI 97 [ n ]))
                (label_ref:DI 22)
                (pc)))
        (set (reg:DI 93 [ ivtmp.37 ])
            (plus:DI (reg:DI 93 [ ivtmp.37 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (subreg:SI (reg:DI 93 [ ivtmp.37 ]) 0)
                        (const_int 1 [0x1]))
                    (reg/v:SI 97 [ n ]))
                (label_ref:DI 22)
                (pc)))
        (set (reg:DI 93 [ ivtmp.37 ])
            (plus:DI (reg:DI 93 [ ivtmp.37 ])
                (const_int 1 [0x1])))
    ])

Trying 30 -> 31:
   30: x0:SI=r95:SI
      REG_DEAD r95:SI
   31: use x0:SI
Failed to match this instruction:
(parallel [
        (use (reg/v:SI 95 [ <retval> ]))
        (set (reg/i:SI 0 x0)
            (reg/v:SI 95 [ <retval> ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg/v:SI 95 [ <retval> ]))
        (set (reg/i:SI 0 x0)
            (reg/v:SI 95 [ <retval> ]))
    ])
starting the processing of deferred insns
ending the processing of deferred insns


find_max

Dataflow summary:
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 66 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,7u} r30={1d} r31={1d,7u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,7u} r65={1d,6u} r66={4d,4u} r68={1d} r69={1d} r70={1d} r71={1d} r93={2d,3u} r95={3d,3u} r96={1d,2u} r97={1d,3u} r98={1d,2u} r100={1d,1u} r101={1d,1u} 
;;    total ref usage 91{41d,50u,0e} in 19{19 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 118980155 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [always]  count:118980155 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 96 97 100 101
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 96 97 100 101
;; live  kill	
(note 7 0 47 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 47 7 2 2 (set (reg:DI 100)
        (reg:DI 0 x0 [ a ])) "testcase.c":397:1 -1
     (expr_list:REG_DEAD (reg:DI 0 x0 [ a ])
        (nil)))
(insn 2 47 48 2 (set (reg/v/f:DI 96 [ a ])
        (reg:DI 100)) "testcase.c":397:1 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 100)
        (nil)))
(insn 48 2 3 2 (set (reg:SI 101)
        (reg:SI 1 x1 [ n ])) "testcase.c":397:1 -1
     (expr_list:REG_DEAD (reg:SI 1 x1 [ n ])
        (nil)))
(insn 3 48 4 2 (set (reg/v:SI 97 [ n ])
        (reg:SI 101)) "testcase.c":397:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 101)
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 4 12 2 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 97 [ n ])
            (const_int 0 [0]))) "testcase.c":398:8 458 {cmpsi}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (le (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 37)
            (pc))) "testcase.c":398:8 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 7838316 (nil)))
 -> 37)
;;  succ:       6 [0.7% (guessed)]  count:868555 (estimated locally)
;;              3 [99.3% (guessed)]  count:118111600 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96 97

;; basic block 3, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [99.3% (guessed)]  count:118111600 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96 97
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96 97
;; lr  def 	 66 [cc] 95
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96 97
;; live  gen 	 66 [cc] 95
;; live  kill	
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg/v:SI 95 [ <retval> ])
        (mem:SI (reg/v/f:DI 96 [ a ]) [1 *a_11(D)+0 S4 A32])) "testcase.c":399:9 65 {*movsi_aarch64}
     (nil))
(insn 15 14 16 3 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 97 [ n ])
            (const_int 1 [0x1]))) "testcase.c":400:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 16 15 38 3 (set (pc)
        (if_then_else (eq (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 29)
            (pc))) "testcase.c":400:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 29)
;;  succ:       4 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;;              7 [11.0% (guessed)]  count:12992276 (estimated locally)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 96 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 96 97

;; basic block 4, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       3 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 96 97
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 93
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95 96 97
;; live  gen 	 93
;; live  kill	
(note 38 16 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 38 22 4 (set (reg:DI 93 [ ivtmp.37 ])
        (const_int 1 [0x1])) "testcase.c":400:23 discrim 1 66 {*movdi_aarch64}
     (nil))
;;  succ:       5 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97

;; basic block 5, loop depth 0, count 955630224 (estimated locally), maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       5 [89.0% (guessed)]  count:850510900 (estimated locally) (DFS_BACK)
;;              4 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97
;; lr  def 	 66 [cc] 93 95 98
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97
;; live  gen 	 66 [cc] 93 95 98
;; live  kill	
(code_label 22 5 17 5 13 (nil) [1 uses])
(note 17 22 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (set (reg:SI 98 [ MEM[(const int *)a_11(D) + ivtmp.37_14 * 4] ])
        (mem:SI (plus:DI (mult:DI (reg:DI 93 [ ivtmp.37 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 96 [ a ])) [1 MEM[(const int *)a_11(D) + ivtmp.37_14 * 4]+0 S4 A32])) "testcase.c":401:12 65 {*movsi_aarch64}
     (nil))
(insn 19 18 20 5 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 95 [ <retval> ])
            (reg:SI 98 [ MEM[(const int *)a_11(D) + ivtmp.37_14 * 4] ]))) "testcase.c":401:12 458 {cmpsi}
     (nil))
(insn 20 19 21 5 (set (reg/v:SI 95 [ <retval> ])
        (if_then_else:SI (ge (reg:CC 66 cc)
                (const_int 0 [0]))
            (reg/v:SI 95 [ <retval> ])
            (reg:SI 98 [ MEM[(const int *)a_11(D) + ivtmp.37_14 * 4] ]))) "testcase.c":401:12 510 {*cmovsi_insn}
     (expr_list:REG_DEAD (reg:SI 98 [ MEM[(const int *)a_11(D) + ivtmp.37_14 * 4] ])
        (expr_list:REG_DEAD (reg:CC 66 cc)
            (nil))))
(insn 21 20 23 5 (set (reg:DI 93 [ ivtmp.37 ])
        (plus:DI (reg:DI 93 [ ivtmp.37 ])
            (const_int 1 [0x1]))) "testcase.c":400:23 discrim 1 174 {*adddi3_aarch64}
     (nil))
(insn 23 21 24 5 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 97 [ n ])
            (subreg:SI (reg:DI 93 [ ivtmp.37 ]) 0))) "testcase.c":400:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 24 23 37 5 (set (pc)
        (if_then_else (gt (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 22)
            (pc))) "testcase.c":400:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 22)
;;  succ:       5 [89.0% (guessed)]  count:850510900 (estimated locally) (DFS_BACK)
;;              7 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 95 96 97

;; basic block 6, loop depth 0, count 868555 (estimated locally), maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       2 [0.7% (guessed)]  count:868555 (estimated locally)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 95
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 95
;; live  kill	
(code_label 37 24 36 6 14 (nil) [1 uses])
(note 36 37 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 36 29 6 (set (reg/v:SI 95 [ <retval> ])
        (const_int -1 [0xffffffffffffffff])) "testcase.c":398:24 discrim 1 65 {*movsi_aarch64}
     (nil))
;;  succ:       7 [always]  count:868555 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95

;; basic block 7, loop depth 0, count 118980155 (estimated locally), maybe hot
;;  prev block 6, next block 1, flags: (RTL)
;;  pred:       6 [always]  count:868555 (estimated locally) (FALLTHRU)
;;              3 [11.0% (guessed)]  count:12992276 (estimated locally)
;;              5 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95
;; lr  def 	 0 [x0]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 95
;; live  gen 	 0 [x0]
;; live  kill	
(code_label 29 6 32 7 11 (nil) [1 uses])
(note 32 29 30 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 30 32 31 7 (set (reg/i:SI 0 x0)
        (reg/v:SI 95 [ <retval> ])) "testcase.c":405:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg/v:SI 95 [ <retval> ])
        (nil)))
(insn 31 30 0 7 (use (reg/i:SI 0 x0)) "testcase.c":405:1 -1
     (nil))
;;  succ:       EXIT [always]  count:118980155 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]


;; Function reverse_chars (reverse_chars, funcdef_no=3, decl_uid=4767, cgraph_uid=4, symbol_order=3)

scanning new insn with uid = 51.
rescanning insn with uid = 2.
scanning new insn with uid = 52.
rescanning insn with uid = 9.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


reverse_chars

Dataflow summary:
def_info->table_size = 107, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 16 [x16] 17 [x17] 30 [x30] 31 [sp] 66 [cc]
;;  ref usage 	r0={2d,3u} r1={2d} r2={2d} r3={2d} r4={2d} r5={2d} r6={2d} r7={2d} r8={2d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={2d} r17={2d} r18={1d} r29={1d,5u} r30={2d} r31={1d,6u} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d,5u} r65={1d,4u} r66={3d,2u} r67={1d} r68={2d} r69={2d} r70={2d} r71={2d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r94={1d,1u} r97={1d,1u} r98={2d,2u} r99={1d,1u} r100={2d,4u} r104={1d,3u} r105={1d,4u} r106={1d,1u} r107={1d,1u} r109={1d,1u} r110={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 156{109d,47u,0e} in 21{20 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(3){ }d9(4){ }d11(5){ }d13(6){ }d15(7){ }d17(8){ }d30(29){ }d32(30){ }d33(31){ }d35(32){ }d37(33){ }d39(34){ }d41(35){ }d43(36){ }d45(37){ }d47(38){ }d49(39){ }d66(64){ }d67(65){ }d73(68){ }d75(69){ }d77(70){ }d79(71){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  in  	
;; live  gen 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  kill	
;; lr  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt] 99 104 105 106 107 113 114
;; live  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 0 [x0] 66 [cc] 99 104 105 106 107
;; live  kill	 16 [x16] 17 [x17] 30 [x30]
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 104 105
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 104 105

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 104 105
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105
;; lr  def 	 98 100 109 110
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 104 105
;; live  gen 	 98 100 109 110
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104

( 4 3 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104
;; lr  def 	 66 [cc] 94 97 98 100
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104
;; live  gen 	 66 [cc] 94 97 98 100
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104

( 2 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 8 to worklist
  Adding insn 42 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
Finished finding needed instructions:
processing block 5 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap]
processing block 4 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
processing block 3 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104
  Adding insn 4 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 2 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 104 105
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 9 to worklist
  Adding insn 52 to worklist
  Adding insn 2 to worklist
  Adding insn 51 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 7 (  1.2)
insn_cost 4 for    51: r113:DI=x0:DI
insn_cost 4 for     2: r104:DI=r113:DI
      REG_DEAD r113:DI
insn_cost 4 for     8: x0:DI=call [`strlen'] argc:0
      REG_CALL_DECL `strlen'
      REG_EH_REGION 0
insn_cost 4 for    52: r114:DI=x0:DI
      REG_DEAD x0:DI
insn_cost 4 for     9: r105:DI=r114:DI
      REG_DEAD r114:DI
insn_cost 4 for    14: r106:SI=r105:DI#0 0>>0x1f
insn_cost 4 for    15: r107:SI=r106:SI+r105:DI#0
      REG_DEAD r106:SI
insn_cost 4 for    16: r99:SI=r107:SI>>0x1
      REG_DEAD r107:SI
insn_cost 4 for    20: cc:CC=cmp(r105:DI#0,0x1)
insn_cost 4 for    21: pc={(cc:CC>0)?L25:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 4 for    27: r109:SI=r105:DI#0-0x1
      REG_DEAD r105:DI
insn_cost 4 for    28: r110:DI=sign_extend(r109:SI)
      REG_DEAD r109:SI
insn_cost 4 for    29: r98:DI=r104:DI+r110:DI
      REG_DEAD r110:DI
insn_cost 4 for     4: r100:DI=0
insn_cost 16 for    31: r97:SI=sign_extend([r104:DI+r100:DI])
insn_cost 16 for    33: r94:SI=sign_extend([r98:DI])
insn_cost 4 for    35: [r104:DI+r100:DI]=r94:SI#0
      REG_DEAD r94:SI
insn_cost 4 for    37: [r98:DI--]=r97:SI#0
      REG_DEAD r97:SI
      REG_INC r98:DI
insn_cost 4 for    38: r100:DI=r100:DI+0x1
insn_cost 4 for    41: cc:CC=cmp(r99:SI,r100:DI#0)
insn_cost 4 for    42: pc={(cc:CC>0)?L40:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228

Trying 9 -> 14:
    9: r105:DI=r114:DI
      REG_DEAD r114:DI
   14: r106:SI=r105:DI#0 0>>0x1f
Failed to match this instruction:
(parallel [
        (set (reg:SI 106)
            (lshiftrt:SI (subreg:SI (reg:DI 114) 0)
                (const_int 31 [0x1f])))
        (set (reg:DI 105)
            (reg:DI 114))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 106)
            (lshiftrt:SI (subreg:SI (reg:DI 114) 0)
                (const_int 31 [0x1f])))
        (set (reg:DI 105)
            (reg:DI 114))
    ])

Trying 14 -> 15:
   14: r106:SI=r105:DI#0 0>>0x1f
   15: r107:SI=r106:SI+r105:DI#0
      REG_DEAD r106:SI
Successfully matched this instruction:
(set (reg:SI 107)
    (plus:SI (lshiftrt:SI (subreg:SI (reg:DI 105) 0)
            (const_int 31 [0x1f]))
        (subreg:SI (reg:DI 105) 0)))
allowing combination of insns 14 and 15
original costs 4 + 4 = 8
replacement cost 8
deferring deletion of insn with uid = 14.
modifying insn i3    15: r107:SI=r105:DI#0 0>>0x1f+r105:DI#0
deferring rescan insn with uid = 15.

Trying 9 -> 15:
    9: r105:DI=r114:DI
      REG_DEAD r114:DI
   15: r107:SI=r105:DI#0 0>>0x1f+r105:DI#0
Failed to match this instruction:
(parallel [
        (set (reg:SI 107)
            (plus:SI (lshiftrt:SI (subreg:SI (reg:DI 114) 0)
                    (const_int 31 [0x1f]))
                (subreg:SI (reg:DI 114) 0)))
        (set (reg:DI 105)
            (reg:DI 114))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 107)
            (plus:SI (lshiftrt:SI (subreg:SI (reg:DI 114) 0)
                    (const_int 31 [0x1f]))
                (subreg:SI (reg:DI 114) 0)))
        (set (reg:DI 105)
            (reg:DI 114))
    ])

Trying 15 -> 16:
   15: r107:SI=r105:DI#0 0>>0x1f+r105:DI#0
   16: r99:SI=r107:SI>>0x1
      REG_DEAD r107:SI
Failed to match this instruction:
(set (reg:SI 99 [ _21 ])
    (ashiftrt:SI (plus:SI (lshiftrt:SI (subreg:SI (reg:DI 105) 0)
                (const_int 31 [0x1f]))
            (subreg:SI (reg:DI 105) 0))
        (const_int 1 [0x1])))

Trying 9, 15 -> 16:
    9: r105:DI=r114:DI
      REG_DEAD r114:DI
   15: r107:SI=r105:DI#0 0>>0x1f+r105:DI#0
   16: r99:SI=r107:SI>>0x1
      REG_DEAD r107:SI
Failed to match this instruction:
(parallel [
        (set (reg:SI 99 [ _21 ])
            (ashiftrt:SI (plus:SI (lshiftrt:SI (subreg:SI (reg:DI 114) 0)
                        (const_int 31 [0x1f]))
                    (subreg:SI (reg:DI 114) 0))
                (const_int 1 [0x1])))
        (set (reg:DI 105)
            (reg:DI 114))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 99 [ _21 ])
            (ashiftrt:SI (plus:SI (lshiftrt:SI (subreg:SI (reg:DI 114) 0)
                        (const_int 31 [0x1f]))
                    (subreg:SI (reg:DI 114) 0))
                (const_int 1 [0x1])))
        (set (reg:DI 105)
            (reg:DI 114))
    ])
Successfully matched this instruction:
(set (reg:DI 105)
    (reg:DI 114))
Failed to match this instruction:
(set (reg:SI 99 [ _21 ])
    (ashiftrt:SI (plus:SI (lshiftrt:SI (subreg:SI (reg:DI 114) 0)
                (const_int 31 [0x1f]))
            (subreg:SI (reg:DI 114) 0))
        (const_int 1 [0x1])))

Trying 20 -> 21:
   20: cc:CC=cmp(r105:DI#0,0x1)
   21: pc={(cc:CC>0)?L25:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (subreg:SI (reg:DI 105) 0)
            (const_int 1 [0x1]))
        (label_ref 25)
        (pc)))

Trying 27 -> 28:
   27: r109:SI=r105:DI#0-0x1
      REG_DEAD r105:DI
   28: r110:DI=sign_extend(r109:SI)
      REG_DEAD r109:SI
Failed to match this instruction:
(set (reg:DI 110)
    (sign_extend:DI (plus:SI (subreg:SI (reg:DI 105) 0)
            (const_int -1 [0xffffffffffffffff]))))

Trying 28 -> 29:
   28: r110:DI=sign_extend(r109:SI)
      REG_DEAD r109:SI
   29: r98:DI=r104:DI+r110:DI
      REG_DEAD r110:DI
Successfully matched this instruction:
(set (reg:DI 98 [ ivtmp.50 ])
    (plus:DI (sign_extend:DI (reg:SI 109))
        (reg/v/f:DI 104 [ s ])))
allowing combination of insns 28 and 29
original costs 4 + 4 = 8
replacement cost 8
deferring deletion of insn with uid = 28.
modifying insn i3    29: r98:DI=sign_extend(r109:SI)+r104:DI
      REG_DEAD r109:SI
deferring rescan insn with uid = 29.

Trying 27 -> 29:
   27: r109:SI=r105:DI#0-0x1
      REG_DEAD r105:DI
   29: r98:DI=sign_extend(r109:SI)+r104:DI
      REG_DEAD r109:SI
Failed to match this instruction:
(set (reg:DI 98 [ ivtmp.50 ])
    (plus:DI (sign_extend:DI (plus:SI (subreg:SI (reg:DI 105) 0)
                (const_int -1 [0xffffffffffffffff])))
        (reg/v/f:DI 104 [ s ])))

Trying 33 -> 35:
   33: r94:SI=sign_extend([r98:DI])
   35: [r104:DI+r100:DI]=r94:SI#0
      REG_DEAD r94:SI
Failed to match this instruction:
(set (mem:QI (plus:DI (reg/v/f:DI 104 [ s ])
            (reg:DI 100 [ ivtmp.47 ])) [0 MEM[(char *)s_13(D) + ivtmp.47_27 * 1]+0 S1 A8])
    (mem:QI (reg:DI 98 [ ivtmp.50 ]) [0 MEM[(char *)_30]+0 S1 A8]))

Trying 31 -> 37:
   31: r97:SI=sign_extend([r104:DI+r100:DI])
   37: [r98:DI--]=r97:SI#0
      REG_DEAD r97:SI
      REG_INC r98:DI
Can't combine i2 into i3

Trying 38 -> 41:
   38: r100:DI=r100:DI+0x1
   41: cc:CC=cmp(r99:SI,r100:DI#0)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:SI (subreg:SI (reg:DI 100 [ ivtmp.47 ]) 0)
                    (const_int 1 [0x1]))
                (reg:SI 99 [ _21 ])))
        (set (reg:DI 100 [ ivtmp.47 ])
            (plus:DI (reg:DI 100 [ ivtmp.47 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:SI (subreg:SI (reg:DI 100 [ ivtmp.47 ]) 0)
                    (const_int 1 [0x1]))
                (reg:SI 99 [ _21 ])))
        (set (reg:DI 100 [ ivtmp.47 ])
            (plus:DI (reg:DI 100 [ ivtmp.47 ])
                (const_int 1 [0x1])))
    ])

Trying 41 -> 42:
   41: cc:CC=cmp(r99:SI,r100:DI#0)
   42: pc={(cc:CC>0)?L40:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:SI 99 [ _21 ])
            (subreg:SI (reg:DI 100 [ ivtmp.47 ]) 0))
        (label_ref:DI 40)
        (pc)))

Trying 38, 41 -> 42:
   38: r100:DI=r100:DI+0x1
   41: cc:CC=cmp(r99:SI,r100:DI#0)
   42: pc={(cc:CC>0)?L40:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (subreg:SI (reg:DI 100 [ ivtmp.47 ]) 0)
                        (const_int 1 [0x1]))
                    (reg:SI 99 [ _21 ]))
                (label_ref:DI 40)
                (pc)))
        (set (reg:DI 100 [ ivtmp.47 ])
            (plus:DI (reg:DI 100 [ ivtmp.47 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (plus:SI (subreg:SI (reg:DI 100 [ ivtmp.47 ]) 0)
                        (const_int 1 [0x1]))
                    (reg:SI 99 [ _21 ]))
                (label_ref:DI 40)
                (pc)))
        (set (reg:DI 100 [ ivtmp.47 ])
            (plus:DI (reg:DI 100 [ ivtmp.47 ])
                (const_int 1 [0x1])))
    ])
starting the processing of deferred insns
rescanning insn with uid = 15.
rescanning insn with uid = 29.
ending the processing of deferred insns


reverse_chars

Dataflow summary:
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 16 [x16] 17 [x17] 30 [x30] 31 [sp] 66 [cc]
;;  ref usage 	r0={2d,3u} r1={2d} r2={2d} r3={2d} r4={2d} r5={2d} r6={2d} r7={2d} r8={2d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={2d} r17={2d} r18={1d} r29={1d,5u} r30={2d} r31={1d,6u} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d,5u} r65={1d,4u} r66={3d,2u} r67={1d} r68={2d} r69={2d} r70={2d} r71={2d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r94={1d,1u} r97={1d,1u} r98={2d,2u} r99={1d,1u} r100={2d,4u} r104={1d,3u} r105={1d,4u} r107={1d,1u} r109={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 152{107d,45u,0e} in 19{18 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:118111600 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt] 99 104 105 106 107 113 114
;; live  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 0 [x0] 66 [cc] 99 104 105 106 107 113 114
;; live  kill	 16 [x16] 17 [x17] 30 [x30]
(note 5 0 51 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 51 5 2 2 (set (reg:DI 113)
        (reg:DI 0 x0 [ s ])) "testcase.c":408:1 -1
     (nil))
(insn 2 51 3 2 (set (reg/v/f:DI 104 [ s ])
        (reg:DI 113)) "testcase.c":408:1 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 113)
        (nil)))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(call_insn/i 8 3 52 2 (parallel [
            (set (reg:DI 0 x0)
                (call (mem:DI (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x10390ba00 strlen>) [0 __builtin_strlen S8 A8])
                    (const_int 0 [0])))
            (unspec:DI [
                    (const_int 0 [0])
                ] UNSPEC_CALLEE_ABI)
            (clobber (reg:DI 30 x30))
        ]) "testcase.c":409:13 60 {*call_value_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x10390ba00 strlen>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:DI 17 x17))
        (expr_list (clobber (reg:DI 16 x16))
            (expr_list:DI (use (reg:DI 0 x0))
                (nil)))))
(insn 52 8 9 2 (set (reg:DI 114)
        (reg:DI 0 x0)) "testcase.c":409:13 -1
     (expr_list:REG_DEAD (reg:DI 0 x0)
        (nil)))
(insn 9 52 14 2 (set (reg:DI 105)
        (reg:DI 114)) "testcase.c":409:13 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 114)
        (nil)))
(note 14 9 15 2 NOTE_INSN_DELETED)
(insn 15 14 16 2 (set (reg:SI 107)
        (plus:SI (lshiftrt:SI (subreg:SI (reg:DI 105) 0)
                (const_int 31 [0x1f]))
            (subreg:SI (reg:DI 105) 0))) "testcase.c":410:26 discrim 1 261 {*add_lsr_si}
     (nil))
(insn 16 15 20 2 (set (reg:SI 99 [ _21 ])
        (ashiftrt:SI (reg:SI 107)
            (const_int 1 [0x1]))) "testcase.c":410:26 discrim 1 805 {*aarch64_ashr_sisd_or_int_si3}
     (expr_list:REG_DEAD (reg:SI 107)
        (nil)))
(insn 20 16 21 2 (set (reg:CC 66 cc)
        (compare:CC (subreg:SI (reg:DI 105) 0)
            (const_int 1 [0x1]))) "testcase.c":410:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 21 20 25 2 (set (pc)
        (if_then_else (gt (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) "testcase.c":410:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 25)
;;  succ:       3 [89.0% (guessed)]  count:105119324 (estimated locally)
;;              5 [11.0% (guessed)]  count:12992276 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 104 105
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 104 105

;; basic block 3, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2 [89.0% (guessed)]  count:105119324 (estimated locally)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 104 105
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105
;; lr  def 	 98 100 109 110
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 104 105
;; live  gen 	 98 100 109 110
;; live  kill	
(code_label 25 21 26 3 20 (nil) [1 uses])
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg:SI 109)
        (plus:SI (subreg:SI (reg:DI 105) 0)
            (const_int -1 [0xffffffffffffffff]))) "testcase.c":412:20 173 {*addsi3_aarch64}
     (expr_list:REG_DEAD (reg:DI 105)
        (nil)))
(note 28 27 29 3 NOTE_INSN_DELETED)
(insn 29 28 4 3 (set (reg:DI 98 [ ivtmp.50 ])
        (plus:DI (sign_extend:DI (reg:SI 109))
            (reg/v/f:DI 104 [ s ]))) 278 {*add_extendsi_di}
     (expr_list:REG_DEAD (reg:SI 109)
        (nil)))
(insn 4 29 40 3 (set (reg:DI 100 [ ivtmp.47 ])
        (const_int 0 [0])) "testcase.c":412:20 66 {*movdi_aarch64}
     (nil))
;;  succ:       4 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104

;; basic block 4, loop depth 0, count 955630225 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       4 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              3 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104
;; lr  def 	 66 [cc] 94 97 98 100
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104
;; live  gen 	 66 [cc] 94 97 98 100
;; live  kill	
(code_label 40 4 30 4 21 (nil) [1 uses])
(note 30 40 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 33 4 (set (reg/v:SI 97 [ tmp ])
        (sign_extend:SI (mem:QI (plus:DI (reg/v/f:DI 104 [ s ])
                    (reg:DI 100 [ ivtmp.47 ])) [0 MEM[(char *)s_13(D) + ivtmp.47_27 * 1]+0 S1 A8]))) "testcase.c":411:14 163 {*extendqisi2_aarch64}
     (nil))
(insn 33 31 35 4 (set (reg:SI 94 [ _8 ])
        (sign_extend:SI (mem:QI (reg:DI 98 [ ivtmp.50 ]) [0 MEM[(char *)_30]+0 S1 A8]))) "testcase.c":412:17 163 {*extendqisi2_aarch64}
     (nil))
(insn 35 33 37 4 (set (mem:QI (plus:DI (reg/v/f:DI 104 [ s ])
                (reg:DI 100 [ ivtmp.47 ])) [0 MEM[(char *)s_13(D) + ivtmp.47_27 * 1]+0 S1 A8])
        (subreg/s/u:QI (reg:SI 94 [ _8 ]) 0)) "testcase.c":412:14 63 {*movqi_aarch64}
     (expr_list:REG_DEAD (reg:SI 94 [ _8 ])
        (nil)))
(insn 37 35 38 4 (set (mem:QI (post_dec:DI (reg:DI 98 [ ivtmp.50 ])) [0 MEM[(char *)_30]+0 S1 A8])
        (subreg/s/u:QI (reg/v:SI 97 [ tmp ]) 0)) "testcase.c":413:22 63 {*movqi_aarch64}
     (expr_list:REG_DEAD (reg/v:SI 97 [ tmp ])
        (expr_list:REG_INC (reg:DI 98 [ ivtmp.50 ])
            (nil))))
(insn 38 37 41 4 (set (reg:DI 100 [ ivtmp.47 ])
        (plus:DI (reg:DI 100 [ ivtmp.47 ])
            (const_int 1 [0x1]))) "testcase.c":410:23 discrim 1 174 {*adddi3_aarch64}
     (nil))
(insn 41 38 42 4 (set (reg:CC 66 cc)
        (compare:CC (reg:SI 99 [ _21 ])
            (subreg:SI (reg:DI 100 [ ivtmp.47 ]) 0))) "testcase.c":410:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 42 41 47 4 (set (pc)
        (if_then_else (gt (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 40)
            (pc))) "testcase.c":410:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 40)
;;  succ:       4 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              5 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 100 104

;; basic block 5, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 4, next block 1, flags: (RTL)
;;  pred:       2 [11.0% (guessed)]  count:12992276 (estimated locally) (FALLTHRU)
;;              4 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	
;; live  kill	
(code_label 47 42 48 5 19 (nil) [0 uses])
(note 48 47 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [always]  count:118111600 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]


;; Function update_records (update_records, funcdef_no=4, decl_uid=4778, cgraph_uid=5, symbol_order=4)

scanning new insn with uid = 76.
rescanning insn with uid = 2.
scanning new insn with uid = 77.
rescanning insn with uid = 3.
scanning new insn with uid = 78.
rescanning insn with uid = 32.
scanning new insn with uid = 79.
rescanning insn with uid = 49.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 13 (  1.4)


update_records

Dataflow summary:
def_info->table_size = 187, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 16 [x16] 17 [x17] 30 [x30] 31 [sp] 66 [cc]
;;  ref usage 	r0={5d,5u} r1={3d,1u} r2={3d} r3={3d} r4={3d} r5={3d} r6={3d} r7={3d} r8={3d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={4d} r17={4d} r18={2d} r29={1d,8u} r30={3d} r31={1d,10u} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={1d,8u} r65={1d,7u} r66={5d,3u} r67={2d} r68={3d} r69={3d} r70={3d} r71={3d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r95={1d,2u} r97={1d,1u} r106={2d,12u,1e} r107={1d,1u} r108={1d,2u,1e} r110={1d,1u} r111={1d,2u,1e} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,2u} r126={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,2u} r135={1d,1u} r136={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 281{191d,87u,3e} in 43{41 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d7(1){ }d10(2){ }d13(3){ }d16(4){ }d19(5){ }d22(6){ }d25(7){ }d28(8){ }d53(29){ }d56(30){ }d57(31){ }d60(32){ }d63(33){ }d66(34){ }d69(35){ }d72(36){ }d75(37){ }d78(38){ }d81(39){ }d114(64){ }d115(65){ }d125(68){ }d128(69){ }d131(70){ }d134(71){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  in  	
;; live  gen 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  kill	
;; lr  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 107 108 137 138
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 107 108
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 107 108
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 107 108

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 107 108
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 107 108
;; lr  def 	 97 106 110 133 134 135 136
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 107 108
;; live  gen 	 97 106 110 133 134 135 136
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136

( 7 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 106
;; lr  def 	 66 [cc] 95 111 113 114 115 116
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  gen 	 66 [cc] 95 111 113 114 115 116
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 106 136
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt] 117 118 123 124 139
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  gen 	 0 [x0] 117 118 123 124
;; live  kill	 16 [x16] 17 [x17] 30 [x30]
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 106 134
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt] 125 126 131 132 140
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  gen 	 0 [x0] 125 126 131 132
;; live  kill	 16 [x16] 17 [x17] 30 [x30]
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136

( 5 6 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106
;; lr  def 	 66 [cc] 106
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  gen 	 66 [cc] 106
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136

( 7 2 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 31 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 48 to worklist
  Adding insn 65 to worklist
Finished finding needed instructions:
processing block 8 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap]
processing block 7 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
  Adding insn 64 to worklist
  Adding insn 62 to worklist
processing block 5 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 78 to worklist
  Adding insn 30 to worklist
processing block 6 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 79 to worklist
  Adding insn 47 to worklist
processing block 4 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 18 to worklist
processing block 3 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
processing block 2 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 107 108
  Adding insn 9 to worklist
  Adding insn 3 to worklist
  Adding insn 77 to worklist
  Adding insn 2 to worklist
  Adding insn 76 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 10 (  1.1)
insn_cost 4 for    76: r137:DI=x0:DI
      REG_DEAD x0:DI
insn_cost 4 for     2: r107:DI=r137:DI
      REG_DEAD r137:DI
insn_cost 4 for    77: r138:SI=x1:SI
      REG_DEAD x1:SI
insn_cost 4 for     3: r108:SI=r138:SI
      REG_DEAD r138:SI
insn_cost 4 for     9: cc:CC=cmp(r108:SI,0)
insn_cost 4 for    10: pc={(cc:CC<=0)?L68:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
insn_cost 4 for    12: r106:DI=r107:DI+0x8
      REG_DEAD r107:DI
insn_cost 4 for    14: r110:SI=0x28
insn_cost 12 for    15: r97:DI=sign_extend(r108:SI)*sign_extend(r110:SI)+r106:DI
      REG_DEAD r110:SI
      REG_DEAD r108:SI
      REG_EQUAL sign_extend(r108:SI)*0x28+r106:DI
insn_cost 4 for    52: r133:DI=high(`*lC3')
insn_cost 4 for    53: r134:DI=r133:DI+low(`*lC3')
      REG_DEAD r133:DI
      REG_EQUAL `*lC3'
insn_cost 4 for    35: r135:DI=high(`*lC2')
insn_cost 4 for    36: r136:DI=r135:DI+low(`*lC2')
      REG_DEAD r135:DI
      REG_EQUAL `*lC2'
insn_cost 16 for    18: r111:SI=[r106:DI-0x8]
insn_cost 4 for    20: r113:SI=r111:SI<<0x1
insn_cost 4 for    22: r114:SI=r113:SI+r111:SI
      REG_DEAD r113:SI
      REG_DEAD r111:SI
      REG_EQUAL r111:SI*0x3
insn_cost 16 for    23: r115:SI=[r106:DI-0x4]
insn_cost 4 for    24: r95:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
insn_cost 4 for    25: [r106:DI-0x4]=r95:SI
insn_cost 4 for    26: r116:SI=r95:SI&0x1
      REG_DEAD r95:SI
insn_cost 4 for    27: cc:CC=cmp(r116:SI,0)
      REG_DEAD r116:SI
insn_cost 4 for    28: pc={(cc:CC!=0)?L45:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 536870916
insn_cost 4 for    30: x0:DI=r106:DI
insn_cost 4 for    31: x0:DI=call [`strlen'] argc:0
      REG_CALL_DECL `strlen'
      REG_EH_REGION 0
insn_cost 4 for    78: r139:DI=x0:DI
      REG_DEAD x0:DI
insn_cost 4 for    32: r117:DI=r139:DI
      REG_DEAD r139:DI
insn_cost 4 for    34: r118:DI=r106:DI+r117:DI
insn_cost 16 for    39: r123:SI=[r136:DI]
insn_cost 4 for    40: [r106:DI+r117:DI]=r123:SI
      REG_DEAD r123:SI
      REG_DEAD r117:DI
insn_cost 16 for    41: r124:HI=[r136:DI+0x4]
insn_cost 4 for    42: [r118:DI+0x4]=r124:HI
      REG_DEAD r124:HI
      REG_DEAD r118:DI
insn_cost 4 for    47: x0:DI=r106:DI
insn_cost 4 for    48: x0:DI=call [`strlen'] argc:0
      REG_CALL_DECL `strlen'
      REG_EH_REGION 0
insn_cost 4 for    79: r140:DI=x0:DI
      REG_DEAD x0:DI
insn_cost 4 for    49: r125:DI=r140:DI
      REG_DEAD r140:DI
insn_cost 4 for    51: r126:DI=r106:DI+r125:DI
insn_cost 16 for    56: r131:SI=[r134:DI]
insn_cost 4 for    57: [r106:DI+r125:DI]=r131:SI
      REG_DEAD r131:SI
      REG_DEAD r125:DI
insn_cost 16 for    58: r132:QI=[r134:DI+0x4]
insn_cost 4 for    59: [r126:DI+0x4]=r132:QI
      REG_DEAD r132:QI
      REG_DEAD r126:DI
insn_cost 4 for    62: r106:DI=r106:DI+0x28
insn_cost 4 for    64: cc:CC=cmp(r97:DI,r106:DI)
insn_cost 4 for    65: pc={(cc:CC!=0)?L63:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228

Trying 3 -> 9:
    3: r108:SI=r138:SI
      REG_DEAD r138:SI
    9: cc:CC=cmp(r108:SI,0)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 138)
                (const_int 0 [0])))
        (set (reg/v:SI 108 [ count ])
            (reg:SI 138))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 138)
                (const_int 0 [0])))
        (set (reg/v:SI 108 [ count ])
            (reg:SI 138))
    ])

Trying 9 -> 10:
    9: cc:CC=cmp(r108:SI,0)
   10: pc={(cc:CC<=0)?L68:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 108 [ count ])
            (const_int 0 [0]))
        (label_ref:DI 68)
        (pc)))

Trying 3, 9 -> 10:
    3: r108:SI=r138:SI
      REG_DEAD r138:SI
    9: cc:CC=cmp(r108:SI,0)
   10: pc={(cc:CC<=0)?L68:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 138)
                    (const_int 0 [0]))
                (label_ref:DI 68)
                (pc)))
        (set (reg/v:SI 108 [ count ])
            (reg:SI 138))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 138)
                    (const_int 0 [0]))
                (label_ref:DI 68)
                (pc)))
        (set (reg/v:SI 108 [ count ])
            (reg:SI 138))
    ])
Successfully matched this instruction:
(set (reg/v:SI 108 [ count ])
    (reg:SI 138))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 138)
            (const_int 0 [0]))
        (label_ref:DI 68)
        (pc)))

Trying 12 -> 15:
   12: r106:DI=r107:DI+0x8
      REG_DEAD r107:DI
   15: r97:DI=sign_extend(r108:SI)*sign_extend(r110:SI)+r106:DI
      REG_DEAD r110:SI
      REG_DEAD r108:SI
      REG_EQUAL sign_extend(r108:SI)*0x28+r106:DI
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ _12 ])
            (plus:DI (mult:DI (zero_extend:DI (reg:SI 110))
                    (sign_extend:DI (reg/v:SI 108 [ count ])))
                (plus:DI (reg/v/f:DI 107 [ rec ])
                    (const_int 8 [0x8]))))
        (set (reg:DI 106 [ ivtmp.61 ])
            (plus:DI (reg/v/f:DI 107 [ rec ])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ _12 ])
            (plus:DI (mult:DI (zero_extend:DI (reg:SI 110))
                    (sign_extend:DI (reg/v:SI 108 [ count ])))
                (plus:DI (reg/v/f:DI 107 [ rec ])
                    (const_int 8 [0x8]))))
        (set (reg:DI 106 [ ivtmp.61 ])
            (plus:DI (reg/v/f:DI 107 [ rec ])
                (const_int 8 [0x8])))
    ])
Successfully matched this instruction:
(set (reg:DI 106 [ ivtmp.61 ])
    (plus:DI (reg/v/f:DI 107 [ rec ])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:DI 97 [ _12 ])
    (plus:DI (mult:DI (zero_extend:DI (reg:SI 110))
            (sign_extend:DI (reg/v:SI 108 [ count ])))
        (plus:DI (reg/v/f:DI 107 [ rec ])
            (const_int 8 [0x8]))))

Trying 14 -> 15:
   14: r110:SI=0x28
   15: r97:DI=sign_extend(r108:SI)*sign_extend(r110:SI)+r106:DI
      REG_DEAD r110:SI
      REG_DEAD r108:SI
      REG_EQUAL sign_extend(r108:SI)*0x28+r106:DI
Failed to match this instruction:
(set (reg:DI 97 [ _12 ])
    (plus:DI (mult:DI (sign_extend:DI (reg/v:SI 108 [ count ]))
            (const_int 40 [0x28]))
        (reg:DI 106 [ ivtmp.61 ])))

Trying 14, 12 -> 15:
   14: r110:SI=0x28
   12: r106:DI=r107:DI+0x8
      REG_DEAD r107:DI
   15: r97:DI=sign_extend(r108:SI)*sign_extend(r110:SI)+r106:DI
      REG_DEAD r110:SI
      REG_DEAD r108:SI
      REG_EQUAL sign_extend(r108:SI)*0x28+r106:DI
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ _12 ])
            (plus:DI (mult:DI (sign_extend:DI (reg/v:SI 108 [ count ]))
                    (const_int 40 [0x28]))
                (plus:DI (reg/v/f:DI 107 [ rec ])
                    (const_int 8 [0x8]))))
        (set (reg:DI 106 [ ivtmp.61 ])
            (plus:DI (reg/v/f:DI 107 [ rec ])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ _12 ])
            (plus:DI (mult:DI (sign_extend:DI (reg/v:SI 108 [ count ]))
                    (const_int 40 [0x28]))
                (plus:DI (reg/v/f:DI 107 [ rec ])
                    (const_int 8 [0x8]))))
        (set (reg:DI 106 [ ivtmp.61 ])
            (plus:DI (reg/v/f:DI 107 [ rec ])
                (const_int 8 [0x8])))
    ])
Successfully matched this instruction:
(set (reg:DI 106 [ ivtmp.61 ])
    (plus:DI (reg/v/f:DI 107 [ rec ])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:DI 97 [ _12 ])
    (plus:DI (mult:DI (sign_extend:DI (reg/v:SI 108 [ count ]))
            (const_int 40 [0x28]))
        (plus:DI (reg/v/f:DI 107 [ rec ])
            (const_int 8 [0x8]))))

Trying 52 -> 53:
   52: r133:DI=high(`*lC3')
   53: r134:DI=r133:DI+low(`*lC3')
      REG_DEAD r133:DI
      REG_EQUAL `*lC3'
Failed to match this instruction:
(set (reg/f:DI 134)
    (symbol_ref/f:DI ("*lC3") [flags 0x2]  <var_decl 0x103bb57a0 *lC3>))

Trying 35 -> 36:
   35: r135:DI=high(`*lC2')
   36: r136:DI=r135:DI+low(`*lC2')
      REG_DEAD r135:DI
      REG_EQUAL `*lC2'
Failed to match this instruction:
(set (reg/f:DI 136)
    (symbol_ref/f:DI ("*lC2") [flags 0x2]  <var_decl 0x103bb5710 *lC2>))

Trying 18 -> 20:
   18: r111:SI=[r106:DI-0x8]
   20: r113:SI=r111:SI<<0x1
Failed to match this instruction:
(parallel [
        (set (reg:SI 113)
            (ashift:SI (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                        (const_int -8 [0xfffffffffffffff8])) [1 MEM[(int *)_11 + -8B]+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
            (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int -8 [0xfffffffffffffff8])) [1 MEM[(int *)_11 + -8B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 113)
            (ashift:SI (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                        (const_int -8 [0xfffffffffffffff8])) [1 MEM[(int *)_11 + -8B]+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
            (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int -8 [0xfffffffffffffff8])) [1 MEM[(int *)_11 + -8B]+0 S4 A32]))
    ])

Trying 20 -> 22:
   20: r113:SI=r111:SI<<0x1
   22: r114:SI=r113:SI+r111:SI
      REG_DEAD r113:SI
      REG_DEAD r111:SI
      REG_EQUAL r111:SI*0x3
Successfully matched this instruction:
(set (reg:SI 114)
    (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
            (const_int 1 [0x1]))
        (reg:SI 111 [ MEM[(int *)_11 + -8B] ])))
allowing combination of insns 20 and 22
original costs 4 + 4 = 8
replacement cost 8
deferring deletion of insn with uid = 20.
modifying insn i3    22: r114:SI=r111:SI<<0x1+r111:SI
      REG_DEAD r111:SI
deferring rescan insn with uid = 22.

Trying 18 -> 22:
   18: r111:SI=[r106:DI-0x8]
   22: r114:SI=r111:SI<<0x1+r111:SI
      REG_DEAD r111:SI

Trying 22 -> 24:
   22: r114:SI=r111:SI<<0x1+r111:SI
      REG_DEAD r111:SI
   24: r95:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
Failed to match this instruction:
(set (reg:SI 95 [ _7 ])
    (plus:SI (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
                (const_int 1 [0x1]))
            (reg:SI 111 [ MEM[(int *)_11 + -8B] ]))
        (reg:SI 115 [ MEM[(int *)_11 + -4B] ])))

Trying 23 -> 24:
   23: r115:SI=[r106:DI-0x4]
   24: r95:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
Failed to match this instruction:
(set (reg:SI 95 [ _7 ])
    (plus:SI (reg:SI 114)
        (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])))

Trying 18, 22 -> 24:
   18: r111:SI=[r106:DI-0x8]
   22: r114:SI=r111:SI<<0x1+r111:SI
      REG_DEAD r111:SI
   24: r95:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
Failed to match this instruction:
(set (reg:SI 95 [ _7 ])
    (plus:SI (mult:SI (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int -8 [0xfffffffffffffff8])) [1 MEM[(int *)_11 + -8B]+0 S4 A32])
            (const_int 3 [0x3]))
        (reg:SI 115 [ MEM[(int *)_11 + -4B] ])))
Failed to match this instruction:
(set (reg:SI 114)
    (mult:SI (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (const_int -8 [0xfffffffffffffff8])) [1 MEM[(int *)_11 + -8B]+0 S4 A32])
        (const_int 3 [0x3])))

Trying 23, 22 -> 24:
   23: r115:SI=[r106:DI-0x4]
   22: r114:SI=r111:SI<<0x1+r111:SI
      REG_DEAD r111:SI
   24: r95:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
Failed to match this instruction:
(set (reg:SI 95 [ _7 ])
    (plus:SI (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
                (const_int 1 [0x1]))
            (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32]))
        (reg:SI 111 [ MEM[(int *)_11 + -8B] ])))
Failed to match this instruction:
(set (reg:SI 115 [ MEM[(int *)_11 + -4B] ])
    (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
            (const_int 1 [0x1]))
        (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])))

Trying 24 -> 25:
   24: r95:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
   25: [r106:DI-0x4]=r95:SI
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])
            (plus:SI (reg:SI 114)
                (reg:SI 115 [ MEM[(int *)_11 + -4B] ])))
        (set (reg:SI 95 [ _7 ])
            (plus:SI (reg:SI 114)
                (reg:SI 115 [ MEM[(int *)_11 + -4B] ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])
            (plus:SI (reg:SI 114)
                (reg:SI 115 [ MEM[(int *)_11 + -4B] ])))
        (set (reg:SI 95 [ _7 ])
            (plus:SI (reg:SI 114)
                (reg:SI 115 [ MEM[(int *)_11 + -4B] ])))
    ])

Trying 22, 24 -> 25:
   22: r114:SI=r111:SI<<0x1+r111:SI
      REG_DEAD r111:SI
   24: r95:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
   25: [r106:DI-0x4]=r95:SI
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])
            (plus:SI (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
                        (const_int 1 [0x1]))
                    (reg:SI 111 [ MEM[(int *)_11 + -8B] ]))
                (reg:SI 115 [ MEM[(int *)_11 + -4B] ])))
        (set (reg:SI 95 [ _7 ])
            (plus:SI (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
                        (const_int 1 [0x1]))
                    (reg:SI 111 [ MEM[(int *)_11 + -8B] ]))
                (reg:SI 115 [ MEM[(int *)_11 + -4B] ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])
            (plus:SI (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
                        (const_int 1 [0x1]))
                    (reg:SI 111 [ MEM[(int *)_11 + -8B] ]))
                (reg:SI 115 [ MEM[(int *)_11 + -4B] ])))
        (set (reg:SI 95 [ _7 ])
            (plus:SI (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
                        (const_int 1 [0x1]))
                    (reg:SI 111 [ MEM[(int *)_11 + -8B] ]))
                (reg:SI 115 [ MEM[(int *)_11 + -4B] ])))
    ])
Failed to match this instruction:
(set (reg:SI 95 [ _7 ])
    (plus:SI (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
                (const_int 1 [0x1]))
            (reg:SI 111 [ MEM[(int *)_11 + -8B] ]))
        (reg:SI 115 [ MEM[(int *)_11 + -4B] ])))

Trying 23, 24 -> 25:
   23: r115:SI=[r106:DI-0x4]
   24: r95:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
   25: [r106:DI-0x4]=r95:SI
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])
            (plus:SI (reg:SI 114)
                (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                        (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])))
        (set (reg:SI 95 [ _7 ])
            (plus:SI (reg:SI 114)
                (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                        (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])
            (plus:SI (reg:SI 114)
                (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                        (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])))
        (set (reg:SI 95 [ _7 ])
            (plus:SI (reg:SI 114)
                (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                        (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])))
    ])

Trying 23, 22, 24 -> 25:
   23: r115:SI=[r106:DI-0x4]
   22: r114:SI=r111:SI<<0x1+r111:SI
      REG_DEAD r111:SI
   24: r95:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
   25: [r106:DI-0x4]=r95:SI
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])
            (plus:SI (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
                        (const_int 1 [0x1]))
                    (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                            (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32]))
                (reg:SI 111 [ MEM[(int *)_11 + -8B] ])))
        (set (reg:SI 95 [ _7 ])
            (plus:SI (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
                        (const_int 1 [0x1]))
                    (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                            (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32]))
                (reg:SI 111 [ MEM[(int *)_11 + -8B] ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])
            (plus:SI (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
                        (const_int 1 [0x1]))
                    (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                            (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32]))
                (reg:SI 111 [ MEM[(int *)_11 + -8B] ])))
        (set (reg:SI 95 [ _7 ])
            (plus:SI (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
                        (const_int 1 [0x1]))
                    (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                            (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32]))
                (reg:SI 111 [ MEM[(int *)_11 + -8B] ])))
    ])

Trying 26 -> 27:
   26: r116:SI=r95:SI&0x1
      REG_DEAD r95:SI
   27: cc:CC=cmp(r116:SI,0)
      REG_DEAD r116:SI
Successfully matched this instruction:
(set (reg:CC_Z 66 cc)
    (compare:CC_Z (zero_extract:DI (subreg:DI (reg:SI 95 [ _7 ]) 0)
            (const_int 1 [0x1])
            (const_int 0 [0]))
        (const_int 0 [0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_Z 66 cc)
            (const_int 0 [0]))
        (label_ref 45)
        (pc)))
allowing combination of insns 26 and 27
original costs 4 + 4 = 12
replacement cost 12
deferring deletion of insn with uid = 26.
modifying other_insn    28: pc={(cc:CC_Z!=0)?L45:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 536870916
deferring rescan insn with uid = 28.
modifying insn i3    27: cc:CC_Z=cmp(zero_extract(r95:SI#0,0x1,0),0)
      REG_DEAD r95:SI
deferring rescan insn with uid = 27.

Trying 27 -> 28:
   27: cc:CC_Z=cmp(zero_extract(r95:SI#0,0x1,0),0)
      REG_DEAD r95:SI
   28: pc={(cc:CC_Z!=0)?L45:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 536870916
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:DI (subreg:DI (reg:SI 95 [ _7 ]) 0)
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))
        (label_ref 45)
        (pc)))
allowing combination of insns 27 and 28
original costs 8 + 4 = 12
replacement cost 4
deferring deletion of insn with uid = 27.
modifying insn i3    28: {pc={(zero_extract(r95:SI#0,0x1,0)!=0)?L45:pc};clobber cc:CC;}
      REG_UNUSED cc:CC
      REG_DEAD r95:SI
      REG_BR_PROB 536870916
deferring rescan insn with uid = 28.

Trying 30 -> 31:
   30: x0:DI=r106:DI
   31: x0:DI=call [`strlen'] argc:0
      REG_CALL_DECL `strlen'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 32 -> 34:
   32: r117:DI=r139:DI
      REG_DEAD r139:DI
   34: r118:DI=r106:DI+r117:DI
Failed to match this instruction:
(parallel [
        (set (reg:DI 118)
            (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (reg:DI 139)))
        (set (reg:DI 117)
            (reg:DI 139))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 118)
            (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (reg:DI 139)))
        (set (reg:DI 117)
            (reg:DI 139))
    ])

Trying 39 -> 40:
   39: r123:SI=[r136:DI]
   40: [r106:DI+r117:DI]=r123:SI
      REG_DEAD r123:SI
      REG_DEAD r117:DI
Failed to match this instruction:
(set (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
            (reg:DI 117)) [0 MEM <char[1:6]> [(void *)_24]+0 S4 A8])
    (mem/u/c:SI (reg/f:DI 136) [0 MEM <char[1:6]> [(void *)"_EVEN"]+0 S4 A64]))

Trying 34 -> 42:
   34: r118:DI=r106:DI+r117:DI
   42: [r118:DI+0x4]=r124:HI
      REG_DEAD r124:HI
      REG_DEAD r118:DI
Failed to match this instruction:
(set (mem:HI (plus:DI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (reg:DI 117))
            (const_int 4 [0x4])) [0 MEM <char[1:6]> [(void *)_24]+4 S2 A8])
    (reg:HI 124 [ MEM <char[1:6]> [(void *)"_EVEN"]+4 ]))

Trying 41 -> 42:
   41: r124:HI=[r136:DI+0x4]
   42: [r118:DI+0x4]=r124:HI
      REG_DEAD r124:HI
      REG_DEAD r118:DI
Failed to match this instruction:
(set (mem:HI (plus:DI (reg:DI 118)
            (const_int 4 [0x4])) [0 MEM <char[1:6]> [(void *)_24]+4 S2 A8])
    (mem/u/c:HI (plus:DI (reg/f:DI 136)
            (const_int 4 [0x4])) [0 MEM <char[1:6]> [(void *)"_EVEN"]+4 S2 A32]))

Trying 32, 34 -> 42:
   32: r117:DI=r139:DI
      REG_DEAD r139:DI
   34: r118:DI=r106:DI+r117:DI
   42: [r118:DI+0x4]=r124:HI
      REG_DEAD r124:HI
      REG_DEAD r118:DI
Can't combine i1 into i3

Trying 41, 34 -> 42:
   41: r124:HI=[r136:DI+0x4]
   34: r118:DI=r106:DI+r117:DI
   42: [r118:DI+0x4]=r124:HI
      REG_DEAD r124:HI
      REG_DEAD r118:DI
Failed to match this instruction:
(set (mem:HI (plus:DI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (reg:DI 117))
            (const_int 4 [0x4])) [0 MEM <char[1:6]> [(void *)_24]+4 S2 A8])
    (mem/u/c:HI (plus:DI (reg/f:DI 136)
            (const_int 4 [0x4])) [0 MEM <char[1:6]> [(void *)"_EVEN"]+4 S2 A32]))
Successfully matched this instruction:
(set (reg:DI 124 [ MEM <char[1:6]> [(void *)"_EVEN"]+4 ])
    (plus:DI (reg:DI 106 [ ivtmp.61 ])
        (reg:DI 117)))
Failed to match this instruction:
(set (mem:HI (plus:DI (reg:DI 124 [ MEM <char[1:6]> [(void *)"_EVEN"]+4 ])
            (const_int 4 [0x4])) [0 MEM <char[1:6]> [(void *)_24]+4 S2 A8])
    (mem/u/c:HI (plus:DI (reg/f:DI 136)
            (const_int 4 [0x4])) [0 MEM <char[1:6]> [(void *)"_EVEN"]+4 S2 A32]))

Trying 47 -> 48:
   47: x0:DI=r106:DI
   48: x0:DI=call [`strlen'] argc:0
      REG_CALL_DECL `strlen'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 49 -> 51:
   49: r125:DI=r140:DI
      REG_DEAD r140:DI
   51: r126:DI=r106:DI+r125:DI
Failed to match this instruction:
(parallel [
        (set (reg:DI 126)
            (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (reg:DI 140)))
        (set (reg:DI 125)
            (reg:DI 140))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 126)
            (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (reg:DI 140)))
        (set (reg:DI 125)
            (reg:DI 140))
    ])

Trying 56 -> 57:
   56: r131:SI=[r134:DI]
   57: [r106:DI+r125:DI]=r131:SI
      REG_DEAD r131:SI
      REG_DEAD r125:DI
Failed to match this instruction:
(set (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
            (reg:DI 125)) [0 MEM <char[1:5]> [(void *)_26]+0 S4 A8])
    (mem/u/c:SI (reg/f:DI 134) [0 MEM <char[1:5]> [(void *)"_ODD"]+0 S4 A64]))

Trying 51 -> 59:
   51: r126:DI=r106:DI+r125:DI
   59: [r126:DI+0x4]=r132:QI
      REG_DEAD r132:QI
      REG_DEAD r126:DI
Failed to match this instruction:
(set (mem:QI (plus:DI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (reg:DI 125))
            (const_int 4 [0x4])) [0 MEM <char[1:5]> [(void *)_26]+4 S1 A8])
    (reg:QI 132 [ MEM <char[1:5]> [(void *)"_ODD"]+4 ]))

Trying 58 -> 59:
   58: r132:QI=[r134:DI+0x4]
   59: [r126:DI+0x4]=r132:QI
      REG_DEAD r132:QI
      REG_DEAD r126:DI
Failed to match this instruction:
(set (mem:QI (plus:DI (reg:DI 126)
            (const_int 4 [0x4])) [0 MEM <char[1:5]> [(void *)_26]+4 S1 A8])
    (mem/u/c:QI (plus:DI (reg/f:DI 134)
            (const_int 4 [0x4])) [0 MEM <char[1:5]> [(void *)"_ODD"]+4 S1 A32]))

Trying 49, 51 -> 59:
   49: r125:DI=r140:DI
      REG_DEAD r140:DI
   51: r126:DI=r106:DI+r125:DI
   59: [r126:DI+0x4]=r132:QI
      REG_DEAD r132:QI
      REG_DEAD r126:DI
Can't combine i1 into i3

Trying 58, 51 -> 59:
   58: r132:QI=[r134:DI+0x4]
   51: r126:DI=r106:DI+r125:DI
   59: [r126:DI+0x4]=r132:QI
      REG_DEAD r132:QI
      REG_DEAD r126:DI
Failed to match this instruction:
(set (mem:QI (plus:DI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (reg:DI 125))
            (const_int 4 [0x4])) [0 MEM <char[1:5]> [(void *)_26]+4 S1 A8])
    (mem/u/c:QI (plus:DI (reg/f:DI 134)
            (const_int 4 [0x4])) [0 MEM <char[1:5]> [(void *)"_ODD"]+4 S1 A32]))
Successfully matched this instruction:
(set (reg:DI 132 [ MEM <char[1:5]> [(void *)"_ODD"]+4 ])
    (plus:DI (reg:DI 106 [ ivtmp.61 ])
        (reg:DI 125)))
Failed to match this instruction:
(set (mem:QI (plus:DI (reg:DI 132 [ MEM <char[1:5]> [(void *)"_ODD"]+4 ])
            (const_int 4 [0x4])) [0 MEM <char[1:5]> [(void *)_26]+4 S1 A8])
    (mem/u/c:QI (plus:DI (reg/f:DI 134)
            (const_int 4 [0x4])) [0 MEM <char[1:5]> [(void *)"_ODD"]+4 S1 A32]))

Trying 62 -> 64:
   62: r106:DI=r106:DI+0x28
   64: cc:CC=cmp(r97:DI,r106:DI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int 40 [0x28]))
                (reg:DI 97 [ _12 ])))
        (set (reg:DI 106 [ ivtmp.61 ])
            (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (const_int 40 [0x28])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:DI (reg:DI 106 [ ivtmp.61 ])
                    (const_int 40 [0x28]))
                (reg:DI 97 [ _12 ])))
        (set (reg:DI 106 [ ivtmp.61 ])
            (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (const_int 40 [0x28])))
    ])

Trying 64 -> 65:
   64: cc:CC=cmp(r97:DI,r106:DI)
   65: pc={(cc:CC!=0)?L63:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 97 [ _12 ])
            (reg:DI 106 [ ivtmp.61 ]))
        (label_ref:DI 63)
        (pc)))

Trying 62, 64 -> 65:
   62: r106:DI=r106:DI+0x28
   64: cc:CC=cmp(r97:DI,r106:DI)
   65: pc={(cc:CC!=0)?L63:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 106 [ ivtmp.61 ])
                        (const_int 40 [0x28]))
                    (reg:DI 97 [ _12 ]))
                (label_ref:DI 63)
                (pc)))
        (set (reg:DI 106 [ ivtmp.61 ])
            (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (const_int 40 [0x28])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 106 [ ivtmp.61 ])
                        (const_int 40 [0x28]))
                    (reg:DI 97 [ _12 ]))
                (label_ref:DI 63)
                (pc)))
        (set (reg:DI 106 [ ivtmp.61 ])
            (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (const_int 40 [0x28])))
    ])
starting the processing of deferred insns
rescanning insn with uid = 22.
rescanning insn with uid = 28.
ending the processing of deferred insns


update_records

Dataflow summary:
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 16 [x16] 17 [x17] 30 [x30] 31 [sp] 66 [cc]
;;  ref usage 	r0={5d,5u} r1={3d,1u} r2={3d} r3={3d} r4={3d} r5={3d} r6={3d} r7={3d} r8={3d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={4d} r17={4d} r18={2d} r29={1d,8u} r30={3d} r31={1d,10u} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={1d,8u} r65={1d,7u} r66={5d,2u} r67={2d} r68={3d} r69={3d} r70={3d} r71={3d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r95={1d,2u} r97={1d,1u} r106={2d,12u,1e} r107={1d,1u} r108={1d,2u,1e} r110={1d,1u} r111={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,2u} r126={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,2u} r135={1d,1u} r136={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 275{189d,84u,2e} in 40{38 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [always]  count:118111600 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 107 108 137 138
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 107 108 137 138
;; live  kill	
(note 5 0 76 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 76 5 2 2 (set (reg:DI 137)
        (reg:DI 0 x0 [ rec ])) "testcase.c":418:1 -1
     (expr_list:REG_DEAD (reg:DI 0 x0 [ rec ])
        (nil)))
(insn 2 76 77 2 (set (reg/v/f:DI 107 [ rec ])
        (reg:DI 137)) "testcase.c":418:1 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 137)
        (nil)))
(insn 77 2 3 2 (set (reg:SI 138)
        (reg:SI 1 x1 [ count ])) "testcase.c":418:1 -1
     (expr_list:REG_DEAD (reg:SI 1 x1 [ count ])
        (nil)))
(insn 3 77 4 2 (set (reg/v:SI 108 [ count ])
        (reg:SI 138)) "testcase.c":418:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 10 2 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 108 [ count ])
            (const_int 0 [0]))) "testcase.c":419:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (le (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 68)
            (pc))) "testcase.c":419:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 68)
;;  succ:       3 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;;              8 [11.0% (guessed)]  count:12992276 (estimated locally)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 107 108
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 107 108

;; basic block 3, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 107 108
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 107 108
;; lr  def 	 97 106 110 133 134 135 136
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 107 108
;; live  gen 	 97 106 110 133 134 135 136
;; live  kill	
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 12 11 14 3 (set (reg:DI 106 [ ivtmp.61 ])
        (plus:DI (reg/v/f:DI 107 [ rec ])
            (const_int 8 [0x8]))) 174 {*adddi3_aarch64}
     (expr_list:REG_DEAD (reg/v/f:DI 107 [ rec ])
        (nil)))
(insn 14 12 15 3 (set (reg:SI 110)
        (const_int 40 [0x28])) 65 {*movsi_aarch64}
     (nil))
(insn 15 14 52 3 (set (reg:DI 97 [ _12 ])
        (plus:DI (mult:DI (sign_extend:DI (reg/v:SI 108 [ count ]))
                (sign_extend:DI (reg:SI 110)))
            (reg:DI 106 [ ivtmp.61 ]))) 444 {maddsidi4}
     (expr_list:REG_DEAD (reg:SI 110)
        (expr_list:REG_DEAD (reg/v:SI 108 [ count ])
            (expr_list:REG_EQUAL (plus:DI (mult:DI (sign_extend:DI (reg/v:SI 108 [ count ]))
                        (const_int 40 [0x28]))
                    (reg:DI 106 [ ivtmp.61 ]))
                (nil)))))
(insn 52 15 53 3 (set (reg/f:DI 133)
        (high:DI (symbol_ref/f:DI ("*lC3") [flags 0x2]  <var_decl 0x103bb57a0 *lC3>))) "testcase.c":425:13 discrim 1 66 {*movdi_aarch64}
     (nil))
(insn 53 52 35 3 (set (reg/f:DI 134)
        (lo_sum:DI (reg/f:DI 133)
            (symbol_ref/f:DI ("*lC3") [flags 0x2]  <var_decl 0x103bb57a0 *lC3>))) "testcase.c":425:13 discrim 1 1133 {add_losym_di}
     (expr_list:REG_DEAD (reg/f:DI 133)
        (expr_list:REG_EQUAL (symbol_ref/f:DI ("*lC3") [flags 0x2]  <var_decl 0x103bb57a0 *lC3>)
            (nil))))
(insn 35 53 36 3 (set (reg/f:DI 135)
        (high:DI (symbol_ref/f:DI ("*lC2") [flags 0x2]  <var_decl 0x103bb5710 *lC2>))) "testcase.c":423:13 discrim 1 66 {*movdi_aarch64}
     (nil))
(insn 36 35 63 3 (set (reg/f:DI 136)
        (lo_sum:DI (reg/f:DI 135)
            (symbol_ref/f:DI ("*lC2") [flags 0x2]  <var_decl 0x103bb5710 *lC2>))) "testcase.c":423:13 discrim 1 1133 {add_losym_di}
     (expr_list:REG_DEAD (reg/f:DI 135)
        (expr_list:REG_EQUAL (symbol_ref/f:DI ("*lC2") [flags 0x2]  <var_decl 0x103bb5710 *lC2>)
            (nil))))
;;  succ:       4 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136

;; basic block 4, loop depth 0, count 955630225 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       7 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              3 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 106
;; lr  def 	 66 [cc] 95 111 113 114 115 116
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  gen 	 66 [cc] 95 111 113 114 115 116
;; live  kill	
(code_label 63 36 16 4 29 (nil) [1 uses])
(note 16 63 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 16 20 4 (set (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
        (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (const_int -8 [0xfffffffffffffff8])) [1 MEM[(int *)_11 + -8B]+0 S4 A32])) "testcase.c":420:35 65 {*movsi_aarch64}
     (nil))
(note 20 18 22 4 NOTE_INSN_DELETED)
(insn 22 20 23 4 (set (reg:SI 114)
        (plus:SI (ashift:SI (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
                (const_int 1 [0x1]))
            (reg:SI 111 [ MEM[(int *)_11 + -8B] ]))) "testcase.c":420:35 259 {*add_lsl_si}
     (expr_list:REG_DEAD (reg:SI 111 [ MEM[(int *)_11 + -8B] ])
        (nil)))
(insn 23 22 24 4 (set (reg:SI 115 [ MEM[(int *)_11 + -4B] ])
        (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])) "testcase.c":420:22 65 {*movsi_aarch64}
     (nil))
(insn 24 23 25 4 (set (reg:SI 95 [ _7 ])
        (plus:SI (reg:SI 114)
            (reg:SI 115 [ MEM[(int *)_11 + -4B] ]))) "testcase.c":420:22 173 {*addsi3_aarch64}
     (expr_list:REG_DEAD (reg:SI 115 [ MEM[(int *)_11 + -4B] ])
        (expr_list:REG_DEAD (reg:SI 114)
            (nil))))
(insn 25 24 26 4 (set (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)_11 + -4B]+0 S4 A32])
        (reg:SI 95 [ _7 ])) "testcase.c":420:22 65 {*movsi_aarch64}
     (nil))
(note 26 25 27 4 NOTE_INSN_DELETED)
(note 27 26 28 4 NOTE_INSN_DELETED)
(jump_insn 28 27 29 4 (parallel [
            (set (pc)
                (if_then_else (ne (zero_extract:DI (subreg:DI (reg:SI 95 [ _7 ]) 0)
                            (const_int 1 [0x1])
                            (const_int 0 [0]))
                        (const_int 0 [0]))
                    (label_ref 45)
                    (pc)))
            (clobber (reg:CC 66 cc))
        ]) "testcase.c":422:12 50 {*tbnedidi1}
     (expr_list:REG_UNUSED (reg:CC 66 cc)
        (expr_list:REG_DEAD (reg:SI 95 [ _7 ])
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 45)
;;  succ:       5 [50.0% (guessed)]  count:477815113 (estimated locally) (FALLTHRU)
;;              6 [50.0% (guessed)]  count:477815113 (estimated locally)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136

;; basic block 5, loop depth 0, count 477815112 (estimated locally), maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 [50.0% (guessed)]  count:477815113 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 106 136
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt] 117 118 123 124 139
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  gen 	 0 [x0] 117 118 123 124 139
;; live  kill	 16 [x16] 17 [x17] 30 [x30]
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 5 (set (reg:DI 0 x0)
        (reg:DI 106 [ ivtmp.61 ])) "testcase.c":423:13 discrim 1 66 {*movdi_aarch64}
     (nil))
(call_insn/i 31 30 78 5 (parallel [
            (set (reg:DI 0 x0)
                (call (mem:DI (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x10390b900 __builtin_strlen>) [0 __builtin_strlen S8 A8])
                    (const_int 0 [0])))
            (unspec:DI [
                    (const_int 0 [0])
                ] UNSPEC_CALLEE_ABI)
            (clobber (reg:DI 30 x30))
        ]) "testcase.c":423:13 discrim 1 60 {*call_value_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x10390b900 __builtin_strlen>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:DI 17 x17))
        (expr_list (clobber (reg:DI 16 x16))
            (expr_list:DI (use (reg:DI 0 x0))
                (nil)))))
(insn 78 31 32 5 (set (reg:DI 139)
        (reg:DI 0 x0)) "testcase.c":423:13 discrim 1 -1
     (expr_list:REG_DEAD (reg:DI 0 x0)
        (nil)))
(insn 32 78 34 5 (set (reg:DI 117)
        (reg:DI 139)) "testcase.c":423:13 discrim 1 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 139)
        (nil)))
(insn 34 32 39 5 (set (reg:DI 118)
        (plus:DI (reg:DI 106 [ ivtmp.61 ])
            (reg:DI 117))) "testcase.c":423:13 discrim 1 174 {*adddi3_aarch64}
     (nil))
(insn 39 34 40 5 (set (reg:SI 123 [ MEM <char[1:6]> [(void *)"_EVEN"] ])
        (mem/u/c:SI (reg/f:DI 136) [0 MEM <char[1:6]> [(void *)"_EVEN"]+0 S4 A64])) "testcase.c":423:13 discrim 1 65 {*movsi_aarch64}
     (nil))
(insn 40 39 41 5 (set (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (reg:DI 117)) [0 MEM <char[1:6]> [(void *)_24]+0 S4 A8])
        (reg:SI 123 [ MEM <char[1:6]> [(void *)"_EVEN"] ])) "testcase.c":423:13 discrim 1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 123 [ MEM <char[1:6]> [(void *)"_EVEN"] ])
        (expr_list:REG_DEAD (reg:DI 117)
            (nil))))
(insn 41 40 42 5 (set (reg:HI 124 [ MEM <char[1:6]> [(void *)"_EVEN"]+4 ])
        (mem/u/c:HI (plus:DI (reg/f:DI 136)
                (const_int 4 [0x4])) [0 MEM <char[1:6]> [(void *)"_EVEN"]+4 S2 A32])) "testcase.c":423:13 discrim 1 64 {*movhi_aarch64}
     (nil))
(insn 42 41 45 5 (set (mem:HI (plus:DI (reg:DI 118)
                (const_int 4 [0x4])) [0 MEM <char[1:6]> [(void *)_24]+4 S2 A8])
        (reg:HI 124 [ MEM <char[1:6]> [(void *)"_EVEN"]+4 ])) "testcase.c":423:13 discrim 1 64 {*movhi_aarch64}
     (expr_list:REG_DEAD (reg:HI 124 [ MEM <char[1:6]> [(void *)"_EVEN"]+4 ])
        (expr_list:REG_DEAD (reg:DI 118)
            (nil))))
;;  succ:       7 [always]  count:477815112 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136

;; basic block 6, loop depth 0, count 477815112 (estimated locally), maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       4 [50.0% (guessed)]  count:477815113 (estimated locally)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 106 134
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt] 125 126 131 132 140
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  gen 	 0 [x0] 125 126 131 132 140
;; live  kill	 16 [x16] 17 [x17] 30 [x30]
(code_label 45 42 46 6 27 (nil) [1 uses])
(note 46 45 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 6 (set (reg:DI 0 x0)
        (reg:DI 106 [ ivtmp.61 ])) "testcase.c":425:13 discrim 1 66 {*movdi_aarch64}
     (nil))
(call_insn/i 48 47 79 6 (parallel [
            (set (reg:DI 0 x0)
                (call (mem:DI (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x10390b900 __builtin_strlen>) [0 __builtin_strlen S8 A8])
                    (const_int 0 [0])))
            (unspec:DI [
                    (const_int 0 [0])
                ] UNSPEC_CALLEE_ABI)
            (clobber (reg:DI 30 x30))
        ]) "testcase.c":425:13 discrim 1 60 {*call_value_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x10390b900 __builtin_strlen>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:DI 17 x17))
        (expr_list (clobber (reg:DI 16 x16))
            (expr_list:DI (use (reg:DI 0 x0))
                (nil)))))
(insn 79 48 49 6 (set (reg:DI 140)
        (reg:DI 0 x0)) "testcase.c":425:13 discrim 1 -1
     (expr_list:REG_DEAD (reg:DI 0 x0)
        (nil)))
(insn 49 79 51 6 (set (reg:DI 125)
        (reg:DI 140)) "testcase.c":425:13 discrim 1 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 140)
        (nil)))
(insn 51 49 56 6 (set (reg:DI 126)
        (plus:DI (reg:DI 106 [ ivtmp.61 ])
            (reg:DI 125))) "testcase.c":425:13 discrim 1 174 {*adddi3_aarch64}
     (nil))
(insn 56 51 57 6 (set (reg:SI 131 [ MEM <char[1:5]> [(void *)"_ODD"] ])
        (mem/u/c:SI (reg/f:DI 134) [0 MEM <char[1:5]> [(void *)"_ODD"]+0 S4 A64])) "testcase.c":425:13 discrim 1 65 {*movsi_aarch64}
     (nil))
(insn 57 56 58 6 (set (mem:SI (plus:DI (reg:DI 106 [ ivtmp.61 ])
                (reg:DI 125)) [0 MEM <char[1:5]> [(void *)_26]+0 S4 A8])
        (reg:SI 131 [ MEM <char[1:5]> [(void *)"_ODD"] ])) "testcase.c":425:13 discrim 1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 131 [ MEM <char[1:5]> [(void *)"_ODD"] ])
        (expr_list:REG_DEAD (reg:DI 125)
            (nil))))
(insn 58 57 59 6 (set (reg:QI 132 [ MEM <char[1:5]> [(void *)"_ODD"]+4 ])
        (mem/u/c:QI (plus:DI (reg/f:DI 134)
                (const_int 4 [0x4])) [0 MEM <char[1:5]> [(void *)"_ODD"]+4 S1 A32])) "testcase.c":425:13 discrim 1 63 {*movqi_aarch64}
     (nil))
(insn 59 58 60 6 (set (mem:QI (plus:DI (reg:DI 126)
                (const_int 4 [0x4])) [0 MEM <char[1:5]> [(void *)_26]+4 S1 A8])
        (reg:QI 132 [ MEM <char[1:5]> [(void *)"_ODD"]+4 ])) "testcase.c":425:13 discrim 1 63 {*movqi_aarch64}
     (expr_list:REG_DEAD (reg:QI 132 [ MEM <char[1:5]> [(void *)"_ODD"]+4 ])
        (expr_list:REG_DEAD (reg:DI 126)
            (nil))))
;;  succ:       7 [always]  count:477815112 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136

;; basic block 7, loop depth 0, count 955630225 (estimated locally), maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       5 [always]  count:477815112 (estimated locally) (FALLTHRU)
;;              6 [always]  count:477815112 (estimated locally) (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106
;; lr  def 	 66 [cc] 106
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  gen 	 66 [cc] 106
;; live  kill	
(code_label 60 59 61 7 28 (nil) [0 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 64 7 (set (reg:DI 106 [ ivtmp.61 ])
        (plus:DI (reg:DI 106 [ ivtmp.61 ])
            (const_int 40 [0x28]))) "testcase.c":419:23 discrim 1 174 {*adddi3_aarch64}
     (nil))
(insn 64 62 65 7 (set (reg:CC 66 cc)
        (compare:CC (reg:DI 97 [ _12 ])
            (reg:DI 106 [ ivtmp.61 ]))) "testcase.c":419:23 discrim 1 459 {cmpdi}
     (nil))
(jump_insn 65 64 68 7 (set (pc)
        (if_then_else (ne (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 63)
            (pc))) "testcase.c":419:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 63)
;;  succ:       4 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              8 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 106 134 136

;; basic block 8, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 7, next block 1, flags: (RTL)
;;  pred:       7 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;;              2 [11.0% (guessed)]  count:12992276 (estimated locally)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	
;; live  kill	
(code_label 68 65 69 8 25 (nil) [1 uses])
(note 69 68 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [always]  count:118111600 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]


;; Function count_matches (count_matches, funcdef_no=5, decl_uid=4787, cgraph_uid=6, symbol_order=5)

scanning new insn with uid = 47.
rescanning insn with uid = 2.
scanning new insn with uid = 48.
rescanning insn with uid = 3.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)


count_matches

Dataflow summary:
def_info->table_size = 40, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 66 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,6u} r30={1d} r31={1d,6u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,6u} r65={1d,5u} r66={3d,3u} r68={1d} r69={1d} r70={1d} r71={1d} r92={2d,1u} r94={2d,3u} r96={3d,2u} r97={1d,2u} r98={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} 
;;    total ref usage 84{42d,42u,0e} in 18{18 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(4){ }d6(5){ }d7(6){ }d8(7){ }d9(8){ }d10(29){ }d11(30){ }d12(31){ }d13(32){ }d14(33){ }d15(34){ }d16(35){ }d17(36){ }d18(37){ }d19(38){ }d20(39){ }d21(64){ }d22(65){ }d26(68){ }d27(69){ }d28(70){ }d29(71){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  in  	
;; live  gen 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  kill	
;; lr  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 94 97 98 102 103
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 94 97 98
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 97 98
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 97 98

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 97 98
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; lr  def 	 92 96
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 97 98
;; live  gen 	 92 96
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98

( 3 4 )->[4]->( 4 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98
;; lr  def 	 66 [cc] 92 94 96 101
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98
;; live  gen 	 66 [cc] 92 94 96 101
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98

( 2 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 96
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 96
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96

( 5 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96
;; lr  def 	 0 [x0]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96
;; live  gen 	 0 [x0]
;; live  kill	
;; lr  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(29){ }u-1(31){ }u-1(64){ }}
;; lr  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; lr  use 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; lr  def 	
;; live  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 25 to worklist
  Adding insn 32 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
  Adding insn 31 to worklist
processing block 4 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
processing block 3 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98
  Adding insn 5 to worklist
  Adding insn 13 to worklist
processing block 5 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96
  Adding insn 6 to worklist
processing block 2 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 97 98
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 3 to worklist
  Adding insn 48 to worklist
  Adding insn 2 to worklist
  Adding insn 47 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 8 (  1.1)
insn_cost 4 for    47: r102:DI=x0:DI
      REG_DEAD x0:DI
insn_cost 4 for     2: r97:DI=r102:DI
      REG_DEAD r102:DI
insn_cost 4 for    48: r103:SI=x1:SI
      REG_DEAD x1:SI
insn_cost 4 for     3: r98:SI=r103:SI
      REG_DEAD r103:SI
insn_cost 16 for     9: r94:SI=sign_extend([r97:DI])
insn_cost 4 for    10: cc:CC=cmp(r94:SI,0)
insn_cost 4 for    11: pc={(cc:CC==0)?L38:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
insn_cost 4 for    13: r92:DI=r97:DI+0x1
      REG_DEAD r97:DI
insn_cost 4 for     5: r96:SI=0
insn_cost 4 for    41: cc:CC=cmp(r98:SI,r94:SI)
      REG_DEAD r94:SI
insn_cost 4 for    42: r101:SI=cc:CC==0
      REG_DEAD cc:CC
insn_cost 4 for    43: r96:SI=r96:SI+r101:SI
      REG_DEAD r101:SI
insn_cost 16 for    22: r94:SI=sign_extend([r92:DI++])
      REG_INC r92:DI
insn_cost 4 for    24: cc:CC=cmp(r94:SI,0)
insn_cost 4 for    25: pc={(cc:CC!=0)?L23:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 4 for     6: r96:SI=0
insn_cost 4 for    31: x0:SI=r96:SI
      REG_DEAD r96:SI
insn_cost 0 for    32: use x0:SI

Trying 2 -> 9:
    2: r97:DI=r102:DI
      REG_DEAD r102:DI
    9: r94:SI=sign_extend([r97:DI])
Failed to match this instruction:
(parallel [
        (set (reg:SI 94 [ _14 ])
            (sign_extend:SI (mem:QI (reg:DI 102) [0 *s_8(D)+0 S1 A8])))
        (set (reg/v/f:DI 97 [ s ])
            (reg:DI 102))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 94 [ _14 ])
            (sign_extend:SI (mem:QI (reg:DI 102) [0 *s_8(D)+0 S1 A8])))
        (set (reg/v/f:DI 97 [ s ])
            (reg:DI 102))
    ])

Trying 9 -> 10:
    9: r94:SI=sign_extend([r97:DI])
   10: cc:CC=cmp(r94:SI,0)
Failed to match this instruction:
(parallel [
        (set (reg:CC_SWP 66 cc)
            (compare:CC_SWP (sign_extend:SI (mem:QI (reg/v/f:DI 97 [ s ]) [0 *s_8(D)+0 S1 A8]))
                (const_int 0 [0])))
        (set (reg:SI 94 [ _14 ])
            (sign_extend:SI (mem:QI (reg/v/f:DI 97 [ s ]) [0 *s_8(D)+0 S1 A8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_SWP 66 cc)
            (compare:CC_SWP (sign_extend:SI (mem:QI (reg/v/f:DI 97 [ s ]) [0 *s_8(D)+0 S1 A8]))
                (const_int 0 [0])))
        (set (reg:SI 94 [ _14 ])
            (sign_extend:SI (mem:QI (reg/v/f:DI 97 [ s ]) [0 *s_8(D)+0 S1 A8])))
    ])
Successfully matched this instruction:
(set (reg:SI 94 [ _14 ])
    (sign_extend:SI (mem:QI (reg/v/f:DI 97 [ s ]) [0 *s_8(D)+0 S1 A8])))
Failed to match this instruction:
(set (reg:CC_SWP 66 cc)
    (compare:CC_SWP (sign_extend:SI (mem:QI (reg/v/f:DI 97 [ s ]) [0 *s_8(D)+0 S1 A8]))
        (const_int 0 [0])))

Trying 2, 9 -> 10:
    2: r97:DI=r102:DI
      REG_DEAD r102:DI
    9: r94:SI=sign_extend([r97:DI])
   10: cc:CC=cmp(r94:SI,0)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (mem:QI (reg:DI 102) [0 *s_8(D)+0 S1 A8])
                (const_int 0 [0])))
        (set (reg:SI 94 [ _14 ])
            (sign_extend:SI (mem:QI (reg:DI 102) [0 *s_8(D)+0 S1 A8])))
        (set (reg/v/f:DI 97 [ s ])
            (reg:DI 102))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (mem:QI (reg:DI 102) [0 *s_8(D)+0 S1 A8])
                (const_int 0 [0])))
        (set (reg:SI 94 [ _14 ])
            (sign_extend:SI (mem:QI (reg:DI 102) [0 *s_8(D)+0 S1 A8])))
        (set (reg/v/f:DI 97 [ s ])
            (reg:DI 102))
    ])

Trying 10 -> 11:
   10: cc:CC=cmp(r94:SI,0)
   11: pc={(cc:CC==0)?L38:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 94 [ _14 ])
            (const_int 0 [0]))
        (label_ref:DI 38)
        (pc)))
allowing combination of insns 10 and 11
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 10.
modifying insn i3    11: pc={(r94:SI==0)?L38:pc}
      REG_BR_PROB 118111604
deferring rescan insn with uid = 11.

Trying 9 -> 11:
    9: r94:SI=sign_extend([r97:DI])
   11: pc={(r94:SI==0)?L38:pc}
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:QI (reg/v/f:DI 97 [ s ]) [0 *s_8(D)+0 S1 A8])
                    (const_int 0 [0]))
                (label_ref:DI 38)
                (pc)))
        (set (reg:SI 94 [ _14 ])
            (sign_extend:SI (mem:QI (reg/v/f:DI 97 [ s ]) [0 *s_8(D)+0 S1 A8])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:QI (reg/v/f:DI 97 [ s ]) [0 *s_8(D)+0 S1 A8])
                    (const_int 0 [0]))
                (label_ref:DI 38)
                (pc)))
        (set (reg:SI 94 [ _14 ])
            (sign_extend:SI (mem:QI (reg/v/f:DI 97 [ s ]) [0 *s_8(D)+0 S1 A8])))
    ])
Successfully matched this instruction:
(set (reg:SI 94 [ _14 ])
    (sign_extend:SI (mem:QI (reg/v/f:DI 97 [ s ]) [0 *s_8(D)+0 S1 A8])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem:QI (reg/v/f:DI 97 [ s ]) [0 *s_8(D)+0 S1 A8])
            (const_int 0 [0]))
        (label_ref:DI 38)
        (pc)))

Trying 2, 9 -> 11:
    2: r97:DI=r102:DI
      REG_DEAD r102:DI
    9: r94:SI=sign_extend([r97:DI])
   11: pc={(r94:SI==0)?L38:pc}
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:QI (reg:DI 102) [0 *s_8(D)+0 S1 A8])
                    (const_int 0 [0]))
                (label_ref:DI 38)
                (pc)))
        (set (reg:SI 94 [ _14 ])
            (sign_extend:SI (mem:QI (reg:DI 102) [0 *s_8(D)+0 S1 A8])))
        (set (reg/v/f:DI 97 [ s ])
            (reg:DI 102))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:QI (reg:DI 102) [0 *s_8(D)+0 S1 A8])
                    (const_int 0 [0]))
                (label_ref:DI 38)
                (pc)))
        (set (reg:SI 94 [ _14 ])
            (sign_extend:SI (mem:QI (reg:DI 102) [0 *s_8(D)+0 S1 A8])))
        (set (reg/v/f:DI 97 [ s ])
            (reg:DI 102))
    ])

Trying 41 -> 42:
   41: cc:CC=cmp(r98:SI,r94:SI)
      REG_DEAD r94:SI
   42: r101:SI=cc:CC==0
      REG_DEAD cc:CC
Failed to match this instruction:
(set (reg:SI 101)
    (eq:SI (reg/v:SI 98 [ c ])
        (reg:SI 94 [ _14 ])))

Trying 42 -> 43:
   42: r101:SI=cc:CC==0
      REG_DEAD cc:CC
   43: r96:SI=r96:SI+r101:SI
      REG_DEAD r101:SI
Successfully matched this instruction:
(set (reg/v:SI 96 [ <retval> ])
    (plus:SI (eq:SI (reg:CC 66 cc)
            (const_int 0 [0]))
        (reg/v:SI 96 [ <retval> ])))
allowing combination of insns 42 and 43
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 42.
modifying insn i3    43: r96:SI=cc:CC==0+r96:SI
      REG_DEAD cc:CC
deferring rescan insn with uid = 43.

Trying 41 -> 43:
   41: cc:CC=cmp(r98:SI,r94:SI)
      REG_DEAD r94:SI
   43: r96:SI=cc:CC==0+r96:SI
      REG_DEAD cc:CC
Failed to match this instruction:
(set (reg/v:SI 96 [ <retval> ])
    (plus:SI (eq:SI (reg/v:SI 98 [ c ])
            (reg:SI 94 [ _14 ]))
        (reg/v:SI 96 [ <retval> ])))

Trying 22 -> 24:
   22: r94:SI=sign_extend([r92:DI++])
      REG_INC r92:DI
   24: cc:CC=cmp(r94:SI,0)

Trying 24 -> 25:
   24: cc:CC=cmp(r94:SI,0)
   25: pc={(cc:CC!=0)?L23:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 94 [ _14 ])
            (const_int 0 [0]))
        (label_ref:DI 23)
        (pc)))
allowing combination of insns 24 and 25
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 24.
modifying insn i3    25: pc={(r94:SI!=0)?L23:pc}
      REG_BR_PROB 955630228
deferring rescan insn with uid = 25.

Trying 22 -> 25:
   22: r94:SI=sign_extend([r92:DI++])
      REG_INC r92:DI
   25: pc={(r94:SI!=0)?L23:pc}
      REG_BR_PROB 955630228
Can't combine i2 into i3

Trying 31 -> 32:
   31: x0:SI=r96:SI
      REG_DEAD r96:SI
   32: use x0:SI
Failed to match this instruction:
(parallel [
        (use (reg/v:SI 96 [ <retval> ]))
        (set (reg/i:SI 0 x0)
            (reg/v:SI 96 [ <retval> ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg/v:SI 96 [ <retval> ]))
        (set (reg/i:SI 0 x0)
            (reg/v:SI 96 [ <retval> ]))
    ])
starting the processing of deferred insns
rescanning insn with uid = 11.
rescanning insn with uid = 25.
rescanning insn with uid = 43.
ending the processing of deferred insns


count_matches

Dataflow summary:
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 66 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,6u} r30={1d} r31={1d,6u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,6u} r65={1d,5u} r66={1d,1u} r68={1d} r69={1d} r70={1d} r71={1d} r92={2d,1u} r94={2d,3u} r96={3d,2u} r97={1d,2u} r98={1d,1u} r102={1d,1u} r103={1d,1u} 
;;    total ref usage 78{39d,39u,0e} in 15{15 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:118111600 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 94 97 98 102 103
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 94 97 98 102 103
;; live  kill	
(note 7 0 47 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 47 7 2 2 (set (reg:DI 102)
        (reg:DI 0 x0 [ s ])) "testcase.c":431:1 -1
     (expr_list:REG_DEAD (reg:DI 0 x0 [ s ])
        (nil)))
(insn 2 47 48 2 (set (reg/v/f:DI 97 [ s ])
        (reg:DI 102)) "testcase.c":431:1 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 102)
        (nil)))
(insn 48 2 3 2 (set (reg:SI 103)
        (reg:SI 1 x1 [ c ])) "testcase.c":431:1 -1
     (expr_list:REG_DEAD (reg:SI 1 x1 [ c ])
        (nil)))
(insn 3 48 4 2 (set (reg/v:SI 98 [ c ])
        (reg:SI 103)) "testcase.c":431:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 103)
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 10 2 (set (reg:SI 94 [ _14 ])
        (sign_extend:SI (mem:QI (reg/v/f:DI 97 [ s ]) [0 *s_8(D)+0 S1 A8]))) "testcase.c":433:22 discrim 1 163 {*extendqisi2_aarch64}
     (nil))
(note 10 9 11 2 NOTE_INSN_DELETED)
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:SI 94 [ _14 ])
                (const_int 0 [0]))
            (label_ref:DI 38)
            (pc))) "testcase.c":433:21 discrim 1 31 {*cbeqsi1}
     (int_list:REG_BR_PROB 118111604 (nil))
 -> 38)
;;  succ:       3 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;;              5 [11.0% (guessed)]  count:12992276 (estimated locally)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 97 98
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 97 98

;; basic block 3, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 97 98
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; lr  def 	 92 96
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 97 98
;; live  gen 	 92 96
;; live  kill	
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 5 3 (set (reg:DI 92 [ ivtmp.73 ])
        (plus:DI (reg/v/f:DI 97 [ s ])
            (const_int 1 [0x1]))) 174 {*adddi3_aarch64}
     (expr_list:REG_DEAD (reg/v/f:DI 97 [ s ])
        (nil)))
(insn 5 13 23 3 (set (reg/v:SI 96 [ <retval> ])
        (const_int 0 [0])) "testcase.c":432:9 65 {*movsi_aarch64}
     (nil))
;;  succ:       4 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98

;; basic block 4, loop depth 0, count 955630225 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       3 [always]  count:105119324 (estimated locally) (FALLTHRU)
;;              4 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98
;; lr  def 	 66 [cc] 92 94 96 101
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98
;; live  gen 	 66 [cc] 92 94 96 101
;; live  kill	
(code_label 23 5 14 4 40 (nil) [1 uses])
(note 14 23 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 41 14 42 4 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 98 [ c ])
            (reg:SI 94 [ _14 ]))) "testcase.c":435:16 458 {cmpsi}
     (expr_list:REG_DEAD (reg:SI 94 [ _14 ])
        (nil)))
(note 42 41 43 4 NOTE_INSN_DELETED)
(insn 43 42 22 4 (set (reg/v:SI 96 [ <retval> ])
        (plus:SI (eq:SI (reg:CC 66 cc)
                (const_int 0 [0]))
            (reg/v:SI 96 [ <retval> ]))) "testcase.c":435:16 524 {*csinc2si_insn}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (nil)))
(insn 22 43 24 4 (set (reg:SI 94 [ _14 ])
        (sign_extend:SI (mem:QI (post_inc:DI (reg:DI 92 [ ivtmp.73 ])) [0 MEM[(const char *)_7 + -1B]+0 S1 A8]))) "testcase.c":433:22 discrim 1 163 {*extendqisi2_aarch64}
     (expr_list:REG_INC (reg:DI 92 [ ivtmp.73 ])
        (nil)))
(note 24 22 25 4 NOTE_INSN_DELETED)
(jump_insn 25 24 38 4 (set (pc)
        (if_then_else (ne (reg:SI 94 [ _14 ])
                (const_int 0 [0]))
            (label_ref:DI 23)
            (pc))) "testcase.c":433:21 discrim 1 32 {*cbnesi1}
     (int_list:REG_BR_PROB 955630228 (nil))
 -> 23)
;;  succ:       4 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              6 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 96 98

;; basic block 5, loop depth 0, count 12992276 (estimated locally), maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       2 [11.0% (guessed)]  count:12992276 (estimated locally)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 96
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 96
;; live  kill	
(code_label 38 25 37 5 41 (nil) [1 uses])
(note 37 38 6 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 6 37 30 5 (set (reg/v:SI 96 [ <retval> ])
        (const_int 0 [0])) "testcase.c":432:9 65 {*movsi_aarch64}
     (nil))
;;  succ:       6 [always]  count:12992276 (estimated locally) (FALLTHRU) testcase.c:437:12
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96

;; basic block 6, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 5, next block 1, flags: (RTL)
;;  pred:       5 [always]  count:12992276 (estimated locally) (FALLTHRU) testcase.c:437:12
;;              4 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96
;; lr  def 	 0 [x0]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 96
;; live  gen 	 0 [x0]
;; live  kill	
(code_label 30 6 33 6 37 (nil) [0 uses])
(note 33 30 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 33 32 6 (set (reg/i:SI 0 x0)
        (reg/v:SI 96 [ <retval> ])) "testcase.c":438:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg/v:SI 96 [ <retval> ])
        (nil)))
(insn 32 31 0 6 (use (reg/i:SI 0 x0)) "testcase.c":438:1 -1
     (nil))
;;  succ:       EXIT [always]  count:118111600 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]


;; Function compute_checksum (compute_checksum, funcdef_no=6, decl_uid=4797, cgraph_uid=7, symbol_order=6)

scanning new insn with uid = 43.
rescanning insn with uid = 2.
scanning new insn with uid = 44.
rescanning insn with uid = 3.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


compute_checksum

Dataflow summary:
def_info->table_size = 43, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 66 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,7u} r30={1d} r31={1d,7u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,7u} r65={1d,6u} r66={2d,2u} r68={1d} r69={1d} r70={1d} r71={1d} r94={1d,1u} r95={1d,1u} r96={1d,2u} r97={2d,2u} r98={1d,1u} r101={2d,3u} r103={2d,1u} r104={1d,1u} r105={1d,2u} r106={1d,1u} r107={1d,1u} r109={1d,1u} r110={1d,1u} 
;;    total ref usage 96{45d,51u,0e} in 21{21 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(4){ }d6(5){ }d7(6){ }d8(7){ }d9(8){ }d10(29){ }d11(30){ }d12(31){ }d13(32){ }d14(33){ }d15(34){ }d16(35){ }d17(36){ }d18(37){ }d19(38){ }d20(39){ }d21(64){ }d22(65){ }d25(68){ }d26(69){ }d27(70){ }d28(71){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  in  	
;; live  gen 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  kill	
;; lr  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 104 105 109 110
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 104 105
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105
;; lr  def 	 97 98 101 106
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105
;; live  gen 	 97 98 101 106
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101

( 4 3 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101
;; lr  def 	 66 [cc] 94 95 96 97 101 107
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101
;; live  gen 	 66 [cc] 94 95 96 97 101 107
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; lr  def 	 103
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; live  gen 	 103
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 103
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 103
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103

( 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103
;; lr  def 	 0 [x0]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103
;; live  gen 	 0 [x0]
;; live  kill	
;; lr  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(29){ }u-1(31){ }u-1(64){ }}
;; lr  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; lr  use 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; lr  def 	
;; live  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 26 to worklist
  Adding insn 35 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
  Adding insn 34 to worklist
processing block 5 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103
  Adding insn 28 to worklist
processing block 4 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
processing block 3 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101
  Adding insn 5 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
processing block 6 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103
  Adding insn 6 to worklist
processing block 2 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105
  Adding insn 11 to worklist
  Adding insn 3 to worklist
  Adding insn 44 to worklist
  Adding insn 2 to worklist
  Adding insn 43 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 9 (  1.1)
insn_cost 4 for    43: r109:DI=x0:DI
      REG_DEAD x0:DI
insn_cost 4 for     2: r104:DI=r109:DI
      REG_DEAD r109:DI
insn_cost 4 for    44: r110:SI=x1:SI
      REG_DEAD x1:SI
insn_cost 4 for     3: r105:SI=r110:SI
      REG_DEAD r110:SI
insn_cost 4 for    11: cc:CC=cmp(r105:SI,0)
insn_cost 4 for    12: pc={(cc:CC<=0)?L40:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
insn_cost 4 for    14: r101:DI=r104:DI
      REG_DEAD r104:DI
insn_cost 4 for    15: r106:DI=sign_extend(r105:SI)
      REG_DEAD r105:SI
insn_cost 4 for    16: r98:DI=r101:DI+r106:DI
      REG_DEAD r106:DI
insn_cost 4 for     5: r97:SI=0
insn_cost 16 for    18: r107:SI=zero_extend([r101:DI++])
      REG_INC r101:DI
insn_cost 4 for    19: r96:SI=r107:SI+r97:SI
      REG_DEAD r107:SI
      REG_DEAD r97:SI
insn_cost 4 for    20: r94:SI=r96:SI&0xffff
insn_cost 4 for    21: r95:SI=r96:SI 0>>0x10
      REG_DEAD r96:SI
insn_cost 4 for    22: r97:SI=r94:SI+r95:SI
      REG_DEAD r95:SI
      REG_DEAD r94:SI
insn_cost 4 for    25: cc:CC=cmp(r98:DI,r101:DI)
insn_cost 4 for    26: pc={(cc:CC!=0)?L24:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 4 for    28: r103:SI=r97:SI&0xffff
      REG_DEAD r97:SI
insn_cost 4 for     6: r103:SI=0
insn_cost 4 for    34: x0:SI=r103:SI
      REG_DEAD r103:SI
insn_cost 0 for    35: use x0:SI

Trying 3 -> 11:
    3: r105:SI=r110:SI
      REG_DEAD r110:SI
   11: cc:CC=cmp(r105:SI,0)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 110)
                (const_int 0 [0])))
        (set (reg/v:SI 105 [ n ])
            (reg:SI 110))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 110)
                (const_int 0 [0])))
        (set (reg/v:SI 105 [ n ])
            (reg:SI 110))
    ])

Trying 11 -> 12:
   11: cc:CC=cmp(r105:SI,0)
   12: pc={(cc:CC<=0)?L40:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 105 [ n ])
            (const_int 0 [0]))
        (label_ref:DI 40)
        (pc)))

Trying 3, 11 -> 12:
    3: r105:SI=r110:SI
      REG_DEAD r110:SI
   11: cc:CC=cmp(r105:SI,0)
   12: pc={(cc:CC<=0)?L40:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 110)
                    (const_int 0 [0]))
                (label_ref:DI 40)
                (pc)))
        (set (reg/v:SI 105 [ n ])
            (reg:SI 110))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 110)
                    (const_int 0 [0]))
                (label_ref:DI 40)
                (pc)))
        (set (reg/v:SI 105 [ n ])
            (reg:SI 110))
    ])
Successfully matched this instruction:
(set (reg/v:SI 105 [ n ])
    (reg:SI 110))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 110)
            (const_int 0 [0]))
        (label_ref:DI 40)
        (pc)))

Trying 14 -> 16:
   14: r101:DI=r104:DI
      REG_DEAD r104:DI
   16: r98:DI=r101:DI+r106:DI
      REG_DEAD r106:DI
Failed to match this instruction:
(parallel [
        (set (reg:DI 98 [ _27 ])
            (plus:DI (reg/v/f:DI 104 [ b ])
                (reg:DI 106 [ n ])))
        (set (reg:DI 101 [ ivtmp.82 ])
            (reg/v/f:DI 104 [ b ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 98 [ _27 ])
            (plus:DI (reg/v/f:DI 104 [ b ])
                (reg:DI 106 [ n ])))
        (set (reg:DI 101 [ ivtmp.82 ])
            (reg/v/f:DI 104 [ b ]))
    ])

Trying 15 -> 16:
   15: r106:DI=sign_extend(r105:SI)
      REG_DEAD r105:SI
   16: r98:DI=r101:DI+r106:DI
      REG_DEAD r106:DI
Successfully matched this instruction:
(set (reg:DI 98 [ _27 ])
    (plus:DI (sign_extend:DI (reg/v:SI 105 [ n ]))
        (reg:DI 101 [ ivtmp.82 ])))
allowing combination of insns 15 and 16
original costs 4 + 4 = 8
replacement cost 8
deferring deletion of insn with uid = 15.
modifying insn i3    16: r98:DI=sign_extend(r105:SI)+r101:DI
      REG_DEAD r105:SI
deferring rescan insn with uid = 16.

Trying 14 -> 16:
   14: r101:DI=r104:DI
      REG_DEAD r104:DI
   16: r98:DI=sign_extend(r105:SI)+r101:DI
      REG_DEAD r105:SI
Failed to match this instruction:
(parallel [
        (set (reg:DI 98 [ _27 ])
            (plus:DI (sign_extend:DI (reg/v:SI 105 [ n ]))
                (reg/v/f:DI 104 [ b ])))
        (set (reg:DI 101 [ ivtmp.82 ])
            (reg/v/f:DI 104 [ b ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 98 [ _27 ])
            (plus:DI (sign_extend:DI (reg/v:SI 105 [ n ]))
                (reg/v/f:DI 104 [ b ])))
        (set (reg:DI 101 [ ivtmp.82 ])
            (reg/v/f:DI 104 [ b ]))
    ])

Trying 18 -> 19:
   18: r107:SI=zero_extend([r101:DI++])
      REG_INC r101:DI
   19: r96:SI=r107:SI+r97:SI
      REG_DEAD r107:SI
      REG_DEAD r97:SI
Failed to match this instruction:
(set (reg/v:SI 96 [ sum ])
    (plus:SI (zero_extend:SI (mem:QI (post_inc:DI (reg:DI 101 [ ivtmp.82 ])) [0 MEM[(const uint8_t *)_30]+0 S1 A8]))
        (reg/v:SI 97 [ sum ])))

Trying 19 -> 20:
   19: r96:SI=r107:SI+r97:SI
      REG_DEAD r107:SI
      REG_DEAD r97:SI
   20: r94:SI=r96:SI&0xffff
Failed to match this instruction:
(parallel [
        (set (reg:SI 94 [ _5 ])
            (zero_extend:SI (plus:HI (subreg:HI (reg:SI 107 [ MEM[(const uint8_t *)_30] ]) 0)
                    (subreg:HI (reg/v:SI 97 [ sum ]) 0))))
        (set (reg/v:SI 96 [ sum ])
            (plus:SI (reg:SI 107 [ MEM[(const uint8_t *)_30] ])
                (reg/v:SI 97 [ sum ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 94 [ _5 ])
            (zero_extend:SI (plus:HI (subreg:HI (reg:SI 107 [ MEM[(const uint8_t *)_30] ]) 0)
                    (subreg:HI (reg/v:SI 97 [ sum ]) 0))))
        (set (reg/v:SI 96 [ sum ])
            (plus:SI (reg:SI 107 [ MEM[(const uint8_t *)_30] ])
                (reg/v:SI 97 [ sum ])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 96 [ sum ])
    (plus:SI (reg:SI 107 [ MEM[(const uint8_t *)_30] ])
        (reg/v:SI 97 [ sum ])))
Failed to match this instruction:
(set (reg:SI 94 [ _5 ])
    (zero_extend:SI (plus:HI (subreg:HI (reg:SI 107 [ MEM[(const uint8_t *)_30] ]) 0)
            (subreg:HI (reg/v:SI 97 [ sum ]) 0))))

Trying 18, 19 -> 20:
   18: r107:SI=zero_extend([r101:DI++])
      REG_INC r101:DI
   19: r96:SI=r107:SI+r97:SI
      REG_DEAD r107:SI
      REG_DEAD r97:SI
   20: r94:SI=r96:SI&0xffff

Trying 20 -> 22:
   20: r94:SI=r96:SI&0xffff
   22: r97:SI=r94:SI+r95:SI
      REG_DEAD r95:SI
      REG_DEAD r94:SI
Successfully matched this instruction:
(set (reg/v:SI 97 [ sum ])
    (plus:SI (zero_extend:SI (subreg:HI (reg/v:SI 96 [ sum ]) 0))
        (reg:SI 95 [ _6 ])))
allowing combination of insns 20 and 22
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 20.
modifying insn i3    22: r97:SI=zero_extend(r96:SI#0)+r95:SI
      REG_DEAD r96:SI
      REG_DEAD r95:SI
deferring rescan insn with uid = 22.

Trying 19 -> 21:
   19: r96:SI=r107:SI+r97:SI
      REG_DEAD r107:SI
      REG_DEAD r97:SI
   21: r95:SI=r96:SI 0>>0x10
Failed to match this instruction:
(parallel [
        (set (reg:SI 95 [ _6 ])
            (lshiftrt:SI (plus:SI (reg:SI 107 [ MEM[(const uint8_t *)_30] ])
                    (reg/v:SI 97 [ sum ]))
                (const_int 16 [0x10])))
        (set (reg/v:SI 96 [ sum ])
            (plus:SI (reg:SI 107 [ MEM[(const uint8_t *)_30] ])
                (reg/v:SI 97 [ sum ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 95 [ _6 ])
            (lshiftrt:SI (plus:SI (reg:SI 107 [ MEM[(const uint8_t *)_30] ])
                    (reg/v:SI 97 [ sum ]))
                (const_int 16 [0x10])))
        (set (reg/v:SI 96 [ sum ])
            (plus:SI (reg:SI 107 [ MEM[(const uint8_t *)_30] ])
                (reg/v:SI 97 [ sum ])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 96 [ sum ])
    (plus:SI (reg:SI 107 [ MEM[(const uint8_t *)_30] ])
        (reg/v:SI 97 [ sum ])))
Failed to match this instruction:
(set (reg:SI 95 [ _6 ])
    (lshiftrt:SI (plus:SI (reg:SI 107 [ MEM[(const uint8_t *)_30] ])
            (reg/v:SI 97 [ sum ]))
        (const_int 16 [0x10])))

Trying 18, 19 -> 21:
   18: r107:SI=zero_extend([r101:DI++])
      REG_INC r101:DI
   19: r96:SI=r107:SI+r97:SI
      REG_DEAD r107:SI
      REG_DEAD r97:SI
   21: r95:SI=r96:SI 0>>0x10

Trying 21 -> 22:
   21: r95:SI=r96:SI 0>>0x10
   22: r97:SI=zero_extend(r96:SI#0)+r95:SI
      REG_DEAD r96:SI
      REG_DEAD r95:SI
Failed to match this instruction:
(set (reg/v:SI 97 [ sum ])
    (plus:SI (lshiftrt:SI (reg/v:SI 96 [ sum ])
            (const_int 16 [0x10]))
        (zero_extend:SI (subreg:HI (reg/v:SI 96 [ sum ]) 0))))
Failed to match this instruction:
(set (reg/v:SI 97 [ sum ])
    (plus:SI (and:SI (reg/v:SI 96 [ sum ])
            (const_int 65535 [0xffff]))
        (lshiftrt:SI (reg/v:SI 96 [ sum ])
            (const_int 16 [0x10]))))

Trying 19, 21 -> 22:
   19: r96:SI=r107:SI+r97:SI
      REG_DEAD r107:SI
      REG_DEAD r97:SI
   21: r95:SI=r96:SI 0>>0x10
   22: r97:SI=zero_extend(r96:SI#0)+r95:SI
      REG_DEAD r96:SI
      REG_DEAD r95:SI
Failed to match this instruction:
(set (reg/v:SI 97 [ sum ])
    (plus:SI (lshiftrt:SI (plus:SI (reg:SI 107 [ MEM[(const uint8_t *)_30] ])
                (reg/v:SI 97 [ sum ]))
            (const_int 16 [0x10]))
        (zero_extend:SI (plus:HI (subreg:HI (reg:SI 107 [ MEM[(const uint8_t *)_30] ]) 0)
                (subreg:HI (reg/v:SI 97 [ sum ]) 0)))))
Failed to match this instruction:
(set (reg:HI 95 [ _6 ])
    (plus:HI (subreg:HI (reg:SI 107 [ MEM[(const uint8_t *)_30] ]) 0)
        (subreg:HI (reg/v:SI 97 [ sum ]) 0)))

Trying 25 -> 26:
   25: cc:CC=cmp(r98:DI,r101:DI)
   26: pc={(cc:CC!=0)?L24:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 98 [ _27 ])
            (reg:DI 101 [ ivtmp.82 ]))
        (label_ref:DI 24)
        (pc)))

Trying 34 -> 35:
   34: x0:SI=r103:SI
      REG_DEAD r103:SI
   35: use x0:SI
Failed to match this instruction:
(parallel [
        (use (reg:SI 103 [ <retval> ]))
        (set (reg/i:SI 0 x0)
            (reg:SI 103 [ <retval> ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg:SI 103 [ <retval> ]))
        (set (reg/i:SI 0 x0)
            (reg:SI 103 [ <retval> ]))
    ])
starting the processing of deferred insns
rescanning insn with uid = 16.
rescanning insn with uid = 22.
ending the processing of deferred insns


compute_checksum

Dataflow summary:
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 66 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,7u} r30={1d} r31={1d,7u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,7u} r65={1d,6u} r66={2d,2u} r68={1d} r69={1d} r70={1d} r71={1d} r95={1d,1u} r96={1d,2u} r97={2d,2u} r98={1d,1u} r101={2d,3u} r103={2d,1u} r104={1d,1u} r105={1d,2u} r107={1d,1u} r109={1d,1u} r110={1d,1u} 
;;    total ref usage 92{43d,49u,0e} in 19{19 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [always]  count:118111600 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 104 105 109 110
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 104 105 109 110
;; live  kill	
(note 7 0 43 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 43 7 2 2 (set (reg:DI 109)
        (reg:DI 0 x0 [ b ])) "testcase.c":441:1 -1
     (expr_list:REG_DEAD (reg:DI 0 x0 [ b ])
        (nil)))
(insn 2 43 44 2 (set (reg/v/f:DI 104 [ b ])
        (reg:DI 109)) "testcase.c":441:1 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 109)
        (nil)))
(insn 44 2 3 2 (set (reg:SI 110)
        (reg:SI 1 x1 [ n ])) "testcase.c":441:1 -1
     (expr_list:REG_DEAD (reg:SI 1 x1 [ n ])
        (nil)))
(insn 3 44 4 2 (set (reg/v:SI 105 [ n ])
        (reg:SI 110)) "testcase.c":441:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 110)
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 4 12 2 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 105 [ n ])
            (const_int 0 [0]))) "testcase.c":443:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (le (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 40)
            (pc))) "testcase.c":443:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 40)
;;  succ:       3 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;;              6 [11.0% (guessed)]  count:12992276 (estimated locally)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105

;; basic block 3, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105
;; lr  def 	 97 98 101 106
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105
;; live  gen 	 97 98 101 106
;; live  kill	
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg:DI 101 [ ivtmp.82 ])
        (reg/v/f:DI 104 [ b ])) 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg/v/f:DI 104 [ b ])
        (nil)))
(note 15 14 16 3 NOTE_INSN_DELETED)
(insn 16 15 5 3 (set (reg:DI 98 [ _27 ])
        (plus:DI (sign_extend:DI (reg/v:SI 105 [ n ]))
            (reg:DI 101 [ ivtmp.82 ]))) 278 {*add_extendsi_di}
     (expr_list:REG_DEAD (reg/v:SI 105 [ n ])
        (nil)))
(insn 5 16 24 3 (set (reg/v:SI 97 [ sum ])
        (const_int 0 [0])) "testcase.c":442:14 65 {*movsi_aarch64}
     (nil))
;;  succ:       4 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101

;; basic block 4, loop depth 0, count 955630225 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       4 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              3 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101
;; lr  def 	 66 [cc] 94 95 96 97 101 107
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101
;; live  gen 	 66 [cc] 94 95 96 97 101 107
;; live  kill	
(code_label 24 5 17 4 45 (nil) [1 uses])
(note 17 24 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg:SI 107 [ MEM[(const uint8_t *)_30] ])
        (zero_extend:SI (mem:QI (post_inc:DI (reg:DI 101 [ ivtmp.82 ])) [0 MEM[(const uint8_t *)_30]+0 S1 A8]))) "testcase.c":444:17 167 {*zero_extendqisi2_aarch64}
     (expr_list:REG_INC (reg:DI 101 [ ivtmp.82 ])
        (nil)))
(insn 19 18 20 4 (set (reg/v:SI 96 [ sum ])
        (plus:SI (reg:SI 107 [ MEM[(const uint8_t *)_30] ])
            (reg/v:SI 97 [ sum ]))) "testcase.c":444:13 173 {*addsi3_aarch64}
     (expr_list:REG_DEAD (reg:SI 107 [ MEM[(const uint8_t *)_30] ])
        (expr_list:REG_DEAD (reg/v:SI 97 [ sum ])
            (nil))))
(note 20 19 21 4 NOTE_INSN_DELETED)
(insn 21 20 22 4 (set (reg:SI 95 [ _6 ])
        (lshiftrt:SI (reg/v:SI 96 [ sum ])
            (const_int 16 [0x10]))) "testcase.c":445:37 803 {*aarch64_lshr_sisd_or_int_si3}
     (nil))
(insn 22 21 25 4 (set (reg/v:SI 97 [ sum ])
        (plus:SI (zero_extend:SI (subreg:HI (reg/v:SI 96 [ sum ]) 0))
            (reg:SI 95 [ _6 ]))) "testcase.c":445:13 273 {*add_zero_extendhi_si}
     (expr_list:REG_DEAD (reg/v:SI 96 [ sum ])
        (expr_list:REG_DEAD (reg:SI 95 [ _6 ])
            (nil))))
(insn 25 22 26 4 (set (reg:CC 66 cc)
        (compare:CC (reg:DI 98 [ _27 ])
            (reg:DI 101 [ ivtmp.82 ]))) "testcase.c":443:23 discrim 1 459 {cmpdi}
     (nil))
(jump_insn 26 25 27 4 (set (pc)
        (if_then_else (ne (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 24)
            (pc))) "testcase.c":443:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 24)
;;  succ:       4 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              5 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 101

;; basic block 5, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; lr  def 	 103
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97
;; live  gen 	 103
;; live  kill	
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 40 5 (set (reg:SI 103 [ <retval> ])
        (and:SI (reg/v:SI 97 [ sum ])
            (const_int 65535 [0xffff]))) "testcase.c":447:16 554 {andsi3}
     (expr_list:REG_DEAD (reg/v:SI 97 [ sum ])
        (nil)))
;;  succ:       7 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103

;; basic block 6, loop depth 0, count 12992276 (estimated locally), maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       2 [11.0% (guessed)]  count:12992276 (estimated locally)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 103
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 103
;; live  kill	
(code_label 40 28 39 6 46 (nil) [1 uses])
(note 39 40 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 39 33 6 (set (reg:SI 103 [ <retval> ])
        (const_int 0 [0])) "testcase.c":443:23 discrim 1 65 {*movsi_aarch64}
     (nil))
;;  succ:       7 [always]  count:12992276 (estimated locally) (FALLTHRU) testcase.c:447:16
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103

;; basic block 7, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 6, next block 1, flags: (RTL)
;;  pred:       6 [always]  count:12992276 (estimated locally) (FALLTHRU) testcase.c:447:16
;;              5 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103
;; lr  def 	 0 [x0]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 103
;; live  gen 	 0 [x0]
;; live  kill	
(code_label 33 6 36 7 43 (nil) [0 uses])
(note 36 33 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 36 35 7 (set (reg/i:SI 0 x0)
        (reg:SI 103 [ <retval> ])) "testcase.c":448:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 103 [ <retval> ])
        (nil)))
(insn 35 34 0 7 (use (reg/i:SI 0 x0)) "testcase.c":448:1 -1
     (nil))
;;  succ:       EXIT [always]  count:118111600 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]


;; Function matrix_add (matrix_add, funcdef_no=7, decl_uid=4810, cgraph_uid=8, symbol_order=7)

scanning new insn with uid = 74.
rescanning insn with uid = 2.
scanning new insn with uid = 75.
rescanning insn with uid = 3.
scanning new insn with uid = 76.
rescanning insn with uid = 4.
scanning new insn with uid = 77.
rescanning insn with uid = 5.
scanning new insn with uid = 78.
rescanning insn with uid = 6.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 15 (  1.4)


matrix_add

Dataflow summary:
def_info->table_size = 51, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 66 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,10u} r30={1d} r31={1d,10u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,10u} r65={1d,9u} r66={5d,5u} r68={1d} r69={1d} r70={1d} r71={1d} r93={3d,3u} r94={3d,4u} r99={1d,1u} r103={2d,5u} r104={1d,3u} r105={1d,4u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,2u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 140{56d,84u,0e} in 36{36 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(8){ }d9(29){ }d10(30){ }d11(31){ }d12(32){ }d13(33){ }d14(34){ }d15(35){ }d16(36){ }d17(37){ }d18(38){ }d19(39){ }d20(64){ }d21(65){ }d27(68){ }d28(69){ }d29(70){ }d30(71){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  in  	
;; live  gen 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  kill	
;; lr  out 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 0 )->[2]->( 3 10 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 104 105 106 107 108 117 118 119 120 121
;; live  in  	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 104 105 106 107 108
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105 106 107 108
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105 106 107 108

( 2 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105 106 107 108
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 93 94
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105 106 107 108
;; live  gen 	 93 94
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108

( 9 6 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 116
;; lr  def 	 99 103 109 112
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
;; live  gen 	 99 103 109 112
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116

( 5 4 )->[5]->( 5 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 103 106 107 108
;; lr  def 	 66 [cc] 103 113 114 115
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116
;; live  gen 	 66 [cc] 103 113 114 115
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116

( 5 )->[6]->( 4 10 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105
;; lr  def 	 66 [cc] 93 94
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
;; live  gen 	 66 [cc] 93 94
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116

( 8 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105
;; lr  def 	 66 [cc] 93 94
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; live  gen 	 66 [cc] 93 94
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108

( 7 3 )->[8]->( 9 7 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 105
;; lr  def 	 66 [cc]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; live  gen 	 66 [cc]
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108

( 8 )->[9]->( 4 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 105
;; lr  def 	 116
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; live  gen 	 116
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116

( 7 2 6 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 36 to worklist
  Adding insn 32 to worklist
  Adding insn 42 to worklist
  Adding insn 50 to worklist
  Adding insn 56 to worklist
Finished finding needed instructions:
processing block 10 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap]
processing block 6 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 5 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
processing block 4 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
processing block 9 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
  Adding insn 66 to worklist
processing block 7 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
processing block 8 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
  Adding insn 55 to worklist
processing block 3 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
  Adding insn 9 to worklist
  Adding insn 8 to worklist
processing block 2 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105 106 107 108
  Adding insn 14 to worklist
  Adding insn 6 to worklist
  Adding insn 78 to worklist
  Adding insn 5 to worklist
  Adding insn 77 to worklist
  Adding insn 4 to worklist
  Adding insn 76 to worklist
  Adding insn 3 to worklist
  Adding insn 75 to worklist
  Adding insn 2 to worklist
  Adding insn 74 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 15 count 14 (  1.3)
insn_cost 4 for    74: r117:SI=x0:SI
      REG_DEAD x0:SI
insn_cost 4 for     2: r104:SI=r117:SI
      REG_DEAD r117:SI
insn_cost 4 for    75: r118:SI=x1:SI
      REG_DEAD x1:SI
insn_cost 4 for     3: r105:SI=r118:SI
      REG_DEAD r118:SI
insn_cost 4 for    76: r119:DI=x2:DI
      REG_DEAD x2:DI
insn_cost 4 for     4: r106:DI=r119:DI
      REG_DEAD r119:DI
insn_cost 4 for    77: r120:DI=x3:DI
      REG_DEAD x3:DI
insn_cost 4 for     5: r107:DI=r120:DI
      REG_DEAD r120:DI
insn_cost 4 for    78: r121:DI=x4:DI
      REG_DEAD x4:DI
insn_cost 4 for     6: r108:DI=r121:DI
      REG_DEAD r121:DI
insn_cost 4 for    14: cc:CC=cmp(r104:SI,0)
insn_cost 4 for    15: pc={(cc:CC<=0)?L63:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
insn_cost 4 for     8: r93:SI=0
insn_cost 4 for     9: r94:SI=0
insn_cost 4 for    22: r109:DI=sign_extend(r93:SI)
insn_cost 4 for    23: r103:DI=r109:DI<<0x2
insn_cost 4 for    26: r112:DI=r116:DI+r109:DI
      REG_DEAD r109:DI
insn_cost 4 for    27: r99:DI=r112:DI<<0x2
      REG_DEAD r112:DI
insn_cost 16 for    29: r114:SI=[r106:DI+r103:DI]
insn_cost 16 for    30: r115:SI=[r107:DI+r103:DI]
insn_cost 4 for    31: r113:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
insn_cost 4 for    32: [r108:DI+r103:DI]=r113:SI
      REG_DEAD r113:SI
insn_cost 4 for    33: r103:DI=r103:DI+0x4
insn_cost 4 for    35: cc:CC=cmp(r99:DI,r103:DI)
insn_cost 4 for    36: pc={(cc:CC!=0)?L34:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 4 for    38: r94:SI=r94:SI+0x1
insn_cost 4 for    39: r93:SI=r93:SI+r105:SI
insn_cost 4 for    41: cc:CC=cmp(r104:SI,r94:SI)
insn_cost 4 for    42: pc={(cc:CC!=0)?L40:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 4 for    47: r94:SI=r94:SI+0x1
insn_cost 4 for    48: r93:SI=r93:SI+r105:SI
insn_cost 4 for    49: cc:CC=cmp(r104:SI,r94:SI)
insn_cost 4 for    50: pc={(cc:CC==0)?L63:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
insn_cost 4 for    55: cc:CC=cmp(r105:SI,0)
insn_cost 4 for    56: pc={(cc:CC>0)?L68:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 718518964
insn_cost 4 for    66: r116:DI=sign_extend(r105:SI)

Trying 2 -> 14:
    2: r104:SI=r117:SI
      REG_DEAD r117:SI
   14: cc:CC=cmp(r104:SI,0)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 117)
                (const_int 0 [0])))
        (set (reg/v:SI 104 [ m ])
            (reg:SI 117))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 117)
                (const_int 0 [0])))
        (set (reg/v:SI 104 [ m ])
            (reg:SI 117))
    ])

Trying 14 -> 15:
   14: cc:CC=cmp(r104:SI,0)
   15: pc={(cc:CC<=0)?L63:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 104 [ m ])
            (const_int 0 [0]))
        (label_ref:DI 63)
        (pc)))

Trying 2, 14 -> 15:
    2: r104:SI=r117:SI
      REG_DEAD r117:SI
   14: cc:CC=cmp(r104:SI,0)
   15: pc={(cc:CC<=0)?L63:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 117)
                    (const_int 0 [0]))
                (label_ref:DI 63)
                (pc)))
        (set (reg/v:SI 104 [ m ])
            (reg:SI 117))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 117)
                    (const_int 0 [0]))
                (label_ref:DI 63)
                (pc)))
        (set (reg/v:SI 104 [ m ])
            (reg:SI 117))
    ])
Successfully matched this instruction:
(set (reg/v:SI 104 [ m ])
    (reg:SI 117))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 117)
            (const_int 0 [0]))
        (label_ref:DI 63)
        (pc)))

Trying 22 -> 23:
   22: r109:DI=sign_extend(r93:SI)
   23: r103:DI=r109:DI<<0x2
Failed to match this instruction:
(parallel [
        (set (reg:DI 103 [ ivtmp.97 ])
            (ashift:DI (sign_extend:DI (reg:SI 93 [ ivtmp.101 ]))
                (const_int 2 [0x2])))
        (set (reg:DI 109 [ _1 ])
            (sign_extend:DI (reg:SI 93 [ ivtmp.101 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 103 [ ivtmp.97 ])
            (ashift:DI (sign_extend:DI (reg:SI 93 [ ivtmp.101 ]))
                (const_int 2 [0x2])))
        (set (reg:DI 109 [ _1 ])
            (sign_extend:DI (reg:SI 93 [ ivtmp.101 ])))
    ])
Successfully matched this instruction:
(set (reg:DI 109 [ _1 ])
    (sign_extend:DI (reg:SI 93 [ ivtmp.101 ])))
Successfully matched this instruction:
(set (reg:DI 103 [ ivtmp.97 ])
    (ashift:DI (sign_extend:DI (reg:SI 93 [ ivtmp.101 ]))
        (const_int 2 [0x2])))
allowing combination of insns 22 and 23
original costs 4 + 4 = 8
replacement costs 4 + 4 = 8
modifying insn i2    22: r109:DI=sign_extend(r93:SI)
deferring rescan insn with uid = 22.
modifying insn i3    23: r103:DI=sign_extend(r93:SI)<<0x2
deferring rescan insn with uid = 23.

Trying 22 -> 26:
   22: r109:DI=sign_extend(r93:SI)
   26: r112:DI=r116:DI+r109:DI
      REG_DEAD r109:DI
Successfully matched this instruction:
(set (reg:DI 112)
    (plus:DI (sign_extend:DI (reg:SI 93 [ ivtmp.101 ]))
        (reg:DI 116 [ n ])))
allowing combination of insns 22 and 26
original costs 4 + 4 = 8
replacement cost 8
deferring deletion of insn with uid = 22.
modifying insn i3    26: r112:DI=sign_extend(r93:SI)+r116:DI
deferring rescan insn with uid = 26.

Trying 26 -> 27:
   26: r112:DI=sign_extend(r93:SI)+r116:DI
   27: r99:DI=r112:DI<<0x2
      REG_DEAD r112:DI
Failed to match this instruction:
(set (reg:DI 99 [ _25 ])
    (ashift:DI (plus:DI (sign_extend:DI (reg:SI 93 [ ivtmp.101 ]))
            (reg:DI 116 [ n ]))
        (const_int 2 [0x2])))

Trying 29 -> 31:
   29: r114:SI=[r106:DI+r103:DI]
   31: r113:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
Failed to match this instruction:
(set (reg:SI 113)
    (plus:SI (mem:SI (plus:DI (reg/v/f:DI 106 [ A ])
                (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(const int *)A_19(D) + ivtmp.97_36 * 1]+0 S4 A32])
        (reg:SI 115 [ MEM[(const int *)B_20(D) + ivtmp.97_36 * 1] ])))

Trying 30 -> 31:
   30: r115:SI=[r107:DI+r103:DI]
   31: r113:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
Failed to match this instruction:
(set (reg:SI 113)
    (plus:SI (reg:SI 114 [ MEM[(const int *)A_19(D) + ivtmp.97_36 * 1] ])
        (mem:SI (plus:DI (reg/v/f:DI 107 [ B ])
                (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(const int *)B_20(D) + ivtmp.97_36 * 1]+0 S4 A32])))

Trying 30, 29 -> 31:
   30: r115:SI=[r107:DI+r103:DI]
   29: r114:SI=[r106:DI+r103:DI]
   31: r113:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
Failed to match this instruction:
(set (reg:SI 113)
    (plus:SI (mem:SI (plus:DI (reg/v/f:DI 106 [ A ])
                (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(const int *)A_19(D) + ivtmp.97_36 * 1]+0 S4 A32])
        (mem:SI (plus:DI (reg/v/f:DI 107 [ B ])
                (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(const int *)B_20(D) + ivtmp.97_36 * 1]+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 115 [ MEM[(const int *)B_20(D) + ivtmp.97_36 * 1] ])
    (mem:SI (plus:DI (reg/v/f:DI 106 [ A ])
            (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(const int *)A_19(D) + ivtmp.97_36 * 1]+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 113)
    (plus:SI (reg:SI 115 [ MEM[(const int *)B_20(D) + ivtmp.97_36 * 1] ])
        (mem:SI (plus:DI (reg/v/f:DI 107 [ B ])
                (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(const int *)B_20(D) + ivtmp.97_36 * 1]+0 S4 A32])))

Trying 31 -> 32:
   31: r113:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
   32: [r108:DI+r103:DI]=r113:SI
      REG_DEAD r113:SI
Failed to match this instruction:
(set (mem:SI (plus:DI (reg/v/f:DI 108 [ C ])
            (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(int *)C_21(D) + ivtmp.97_36 * 1]+0 S4 A32])
    (plus:SI (reg:SI 114 [ MEM[(const int *)A_19(D) + ivtmp.97_36 * 1] ])
        (reg:SI 115 [ MEM[(const int *)B_20(D) + ivtmp.97_36 * 1] ])))

Trying 29, 31 -> 32:
   29: r114:SI=[r106:DI+r103:DI]
   31: r113:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
   32: [r108:DI+r103:DI]=r113:SI
      REG_DEAD r113:SI
Failed to match this instruction:
(set (mem:SI (plus:DI (reg/v/f:DI 108 [ C ])
            (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(int *)C_21(D) + ivtmp.97_36 * 1]+0 S4 A32])
    (plus:SI (mem:SI (plus:DI (reg/v/f:DI 106 [ A ])
                (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(const int *)A_19(D) + ivtmp.97_36 * 1]+0 S4 A32])
        (reg:SI 115 [ MEM[(const int *)B_20(D) + ivtmp.97_36 * 1] ])))
Successfully matched this instruction:
(set (reg:SI 113)
    (mem:SI (plus:DI (reg/v/f:DI 106 [ A ])
            (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(const int *)A_19(D) + ivtmp.97_36 * 1]+0 S4 A32]))
Failed to match this instruction:
(set (mem:SI (plus:DI (reg/v/f:DI 108 [ C ])
            (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(int *)C_21(D) + ivtmp.97_36 * 1]+0 S4 A32])
    (plus:SI (reg:SI 113)
        (reg:SI 115 [ MEM[(const int *)B_20(D) + ivtmp.97_36 * 1] ])))

Trying 30, 31 -> 32:
   30: r115:SI=[r107:DI+r103:DI]
   31: r113:SI=r114:SI+r115:SI
      REG_DEAD r115:SI
      REG_DEAD r114:SI
   32: [r108:DI+r103:DI]=r113:SI
      REG_DEAD r113:SI
Failed to match this instruction:
(set (mem:SI (plus:DI (reg/v/f:DI 108 [ C ])
            (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(int *)C_21(D) + ivtmp.97_36 * 1]+0 S4 A32])
    (plus:SI (reg:SI 114 [ MEM[(const int *)A_19(D) + ivtmp.97_36 * 1] ])
        (mem:SI (plus:DI (reg/v/f:DI 107 [ B ])
                (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(const int *)B_20(D) + ivtmp.97_36 * 1]+0 S4 A32])))

Trying 33 -> 35:
   33: r103:DI=r103:DI+0x4
   35: cc:CC=cmp(r99:DI,r103:DI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:DI (reg:DI 103 [ ivtmp.97 ])
                    (const_int 4 [0x4]))
                (reg:DI 99 [ _25 ])))
        (set (reg:DI 103 [ ivtmp.97 ])
            (plus:DI (reg:DI 103 [ ivtmp.97 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:DI (reg:DI 103 [ ivtmp.97 ])
                    (const_int 4 [0x4]))
                (reg:DI 99 [ _25 ])))
        (set (reg:DI 103 [ ivtmp.97 ])
            (plus:DI (reg:DI 103 [ ivtmp.97 ])
                (const_int 4 [0x4])))
    ])

Trying 35 -> 36:
   35: cc:CC=cmp(r99:DI,r103:DI)
   36: pc={(cc:CC!=0)?L34:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 99 [ _25 ])
            (reg:DI 103 [ ivtmp.97 ]))
        (label_ref:DI 34)
        (pc)))

Trying 33, 35 -> 36:
   33: r103:DI=r103:DI+0x4
   35: cc:CC=cmp(r99:DI,r103:DI)
   36: pc={(cc:CC!=0)?L34:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 103 [ ivtmp.97 ])
                        (const_int 4 [0x4]))
                    (reg:DI 99 [ _25 ]))
                (label_ref:DI 34)
                (pc)))
        (set (reg:DI 103 [ ivtmp.97 ])
            (plus:DI (reg:DI 103 [ ivtmp.97 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 103 [ ivtmp.97 ])
                        (const_int 4 [0x4]))
                    (reg:DI 99 [ _25 ]))
                (label_ref:DI 34)
                (pc)))
        (set (reg:DI 103 [ ivtmp.97 ])
            (plus:DI (reg:DI 103 [ ivtmp.97 ])
                (const_int 4 [0x4])))
    ])

Trying 38 -> 41:
   38: r94:SI=r94:SI+0x1
   41: cc:CC=cmp(r104:SI,r94:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 104 [ m ])))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 104 [ m ])))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 41 -> 42:
   41: cc:CC=cmp(r104:SI,r94:SI)
   42: pc={(cc:CC!=0)?L40:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 104 [ m ])
            (reg/v:SI 94 [ i ]))
        (label_ref:DI 40)
        (pc)))

Trying 38, 41 -> 42:
   38: r94:SI=r94:SI+0x1
   41: cc:CC=cmp(r104:SI,r94:SI)
   42: pc={(cc:CC!=0)?L40:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:SI (reg/v:SI 94 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 104 [ m ]))
                (label_ref:DI 40)
                (pc)))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:SI (reg/v:SI 94 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 104 [ m ]))
                (label_ref:DI 40)
                (pc)))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 47 -> 49:
   47: r94:SI=r94:SI+0x1
   49: cc:CC=cmp(r104:SI,r94:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 104 [ m ])))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 104 [ m ])))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 49 -> 50:
   49: cc:CC=cmp(r104:SI,r94:SI)
   50: pc={(cc:CC==0)?L63:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 104 [ m ])
            (reg/v:SI 94 [ i ]))
        (label_ref:DI 63)
        (pc)))

Trying 47, 49 -> 50:
   47: r94:SI=r94:SI+0x1
   49: cc:CC=cmp(r104:SI,r94:SI)
   50: pc={(cc:CC==0)?L63:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:SI (reg/v:SI 94 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 104 [ m ]))
                (label_ref:DI 63)
                (pc)))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:SI (reg/v:SI 94 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 104 [ m ]))
                (label_ref:DI 63)
                (pc)))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 55 -> 56:
   55: cc:CC=cmp(r105:SI,0)
   56: pc={(cc:CC>0)?L68:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 718518964
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:SI 105 [ n ])
            (const_int 0 [0]))
        (label_ref:DI 68)
        (pc)))
starting the processing of deferred insns
rescanning insn with uid = 23.
rescanning insn with uid = 26.
ending the processing of deferred insns


matrix_add

Dataflow summary:
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 66 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,10u} r30={1d} r31={1d,10u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,10u} r65={1d,9u} r66={5d,5u} r68={1d} r69={1d} r70={1d} r71={1d} r93={3d,4u} r94={3d,4u} r99={1d,1u} r103={2d,5u} r104={1d,3u} r105={1d,4u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 138{55d,83u,0e} in 35{35 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 14598063 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [always]  count:14598063 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 104 105 106 107 108 117 118 119 120 121
;; live  in  	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 104 105 106 107 108 117 118 119 120 121
;; live  kill	
(note 10 0 74 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 74 10 2 2 (set (reg:SI 117)
        (reg:SI 0 x0 [ m ])) "testcase.c":451:1 -1
     (expr_list:REG_DEAD (reg:SI 0 x0 [ m ])
        (nil)))
(insn 2 74 75 2 (set (reg/v:SI 104 [ m ])
        (reg:SI 117)) "testcase.c":451:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(insn 75 2 3 2 (set (reg:SI 118)
        (reg:SI 1 x1 [ n ])) "testcase.c":451:1 -1
     (expr_list:REG_DEAD (reg:SI 1 x1 [ n ])
        (nil)))
(insn 3 75 76 2 (set (reg/v:SI 105 [ n ])
        (reg:SI 118)) "testcase.c":451:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 76 3 4 2 (set (reg:DI 119)
        (reg:DI 2 x2 [ A ])) "testcase.c":451:1 -1
     (expr_list:REG_DEAD (reg:DI 2 x2 [ A ])
        (nil)))
(insn 4 76 77 2 (set (reg/v/f:DI 106 [ A ])
        (reg:DI 119)) "testcase.c":451:1 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 119)
        (nil)))
(insn 77 4 5 2 (set (reg:DI 120)
        (reg:DI 3 x3 [ B ])) "testcase.c":451:1 -1
     (expr_list:REG_DEAD (reg:DI 3 x3 [ B ])
        (nil)))
(insn 5 77 78 2 (set (reg/v/f:DI 107 [ B ])
        (reg:DI 120)) "testcase.c":451:1 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 120)
        (nil)))
(insn 78 5 6 2 (set (reg:DI 121)
        (reg:DI 4 x4 [ C ])) "testcase.c":451:1 -1
     (expr_list:REG_DEAD (reg:DI 4 x4 [ C ])
        (nil)))
(insn 6 78 7 2 (set (reg/v/f:DI 108 [ C ])
        (reg:DI 121)) "testcase.c":451:1 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 121)
        (nil)))
(note 7 6 14 2 NOTE_INSN_FUNCTION_BEG)
(insn 14 7 15 2 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 104 [ m ])
            (const_int 0 [0]))) "testcase.c":452:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (le (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 63)
            (pc))) "testcase.c":452:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 63)
;;  succ:       3 [89.0% (guessed)]  count:12992276 (estimated locally) (FALLTHRU)
;;              10 [11.0% (guessed)]  count:1605787 (estimated locally)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105 106 107 108
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105 106 107 108

;; basic block 3, loop depth 0, count 12992276 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [89.0% (guessed)]  count:12992276 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105 106 107 108
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 93 94
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 104 105 106 107 108
;; live  gen 	 93 94
;; live  kill	
(note 16 15 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 8 16 9 3 (set (reg:SI 93 [ ivtmp.101 ])
        (const_int 0 [0])) "testcase.c":452:23 discrim 1 65 {*movsi_aarch64}
     (nil))
(insn 9 8 40 3 (set (reg/v:SI 94 [ i ])
        (const_int 0 [0])) "testcase.c":452:14 65 {*movsi_aarch64}
     (nil))
;;  succ:       8 [always]  count:12992276 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108

;; basic block 4, loop depth 0, count 105119324 (estimated locally), maybe hot
;; Invalid sum of incoming counts 109988008 (estimated locally), should be 105119324 (estimated locally)
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       9 [always]  count:16431810 (estimated locally) (FALLTHRU)
;;              6 [89.0% (guessed)]  count:93556198 (estimated locally) (DFS_BACK)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 116
;; lr  def 	 99 103 109 112
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
;; live  gen 	 99 103 109 112
;; live  kill	
(code_label 40 9 20 4 52 (nil) [1 uses])
(note 20 40 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 22 20 23 4 NOTE_INSN_DELETED)
(insn 23 22 26 4 (set (reg:DI 103 [ ivtmp.97 ])
        (ashift:DI (sign_extend:DI (reg:SI 93 [ ivtmp.101 ]))
            (const_int 2 [0x2]))) 889 {*extendsi_shft_di}
     (nil))
(insn 26 23 27 4 (set (reg:DI 112)
        (plus:DI (sign_extend:DI (reg:SI 93 [ ivtmp.101 ]))
            (reg:DI 116 [ n ]))) 278 {*add_extendsi_di}
     (nil))
(insn 27 26 34 4 (set (reg:DI 99 [ _25 ])
        (ashift:DI (reg:DI 112)
            (const_int 2 [0x2]))) 802 {*aarch64_ashl_sisd_or_int_di3}
     (expr_list:REG_DEAD (reg:DI 112)
        (nil)))
;;  succ:       5 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116

;; basic block 5, loop depth 0, count 955630225 (estimated locally), maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       5 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              4 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 103 106 107 108
;; lr  def 	 66 [cc] 103 113 114 115
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116
;; live  gen 	 66 [cc] 103 113 114 115
;; live  kill	
(code_label 34 27 28 5 51 (nil) [1 uses])
(note 28 34 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 5 (set (reg:SI 114 [ MEM[(const int *)A_19(D) + ivtmp.97_36 * 1] ])
        (mem:SI (plus:DI (reg/v/f:DI 106 [ A ])
                (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(const int *)A_19(D) + ivtmp.97_36 * 1]+0 S4 A32])) "testcase.c":455:29 65 {*movsi_aarch64}
     (nil))
(insn 30 29 31 5 (set (reg:SI 115 [ MEM[(const int *)B_20(D) + ivtmp.97_36 * 1] ])
        (mem:SI (plus:DI (reg/v/f:DI 107 [ B ])
                (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(const int *)B_20(D) + ivtmp.97_36 * 1]+0 S4 A32])) "testcase.c":455:29 65 {*movsi_aarch64}
     (nil))
(insn 31 30 32 5 (set (reg:SI 113)
        (plus:SI (reg:SI 114 [ MEM[(const int *)A_19(D) + ivtmp.97_36 * 1] ])
            (reg:SI 115 [ MEM[(const int *)B_20(D) + ivtmp.97_36 * 1] ]))) "testcase.c":455:29 173 {*addsi3_aarch64}
     (expr_list:REG_DEAD (reg:SI 115 [ MEM[(const int *)B_20(D) + ivtmp.97_36 * 1] ])
        (expr_list:REG_DEAD (reg:SI 114 [ MEM[(const int *)A_19(D) + ivtmp.97_36 * 1] ])
            (nil))))
(insn 32 31 33 5 (set (mem:SI (plus:DI (reg/v/f:DI 108 [ C ])
                (reg:DI 103 [ ivtmp.97 ])) [1 MEM[(int *)C_21(D) + ivtmp.97_36 * 1]+0 S4 A32])
        (reg:SI 113)) "testcase.c":455:20 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 113)
        (nil)))
(insn 33 32 35 5 (set (reg:DI 103 [ ivtmp.97 ])
        (plus:DI (reg:DI 103 [ ivtmp.97 ])
            (const_int 4 [0x4]))) "testcase.c":453:27 discrim 1 174 {*adddi3_aarch64}
     (nil))
(insn 35 33 36 5 (set (reg:CC 66 cc)
        (compare:CC (reg:DI 99 [ _25 ])
            (reg:DI 103 [ ivtmp.97 ]))) "testcase.c":453:27 discrim 1 459 {cmpdi}
     (nil))
(jump_insn 36 35 37 5 (set (pc)
        (if_then_else (ne (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 34)
            (pc))) "testcase.c":453:27 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 34)
;;  succ:       5 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              6 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 99 103 104 105 106 107 108 116

;; basic block 6, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       5 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105
;; lr  def 	 66 [cc] 93 94
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
;; live  gen 	 66 [cc] 93 94
;; live  kill	
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 6 (set (reg/v:SI 94 [ i ])
        (plus:SI (reg/v:SI 94 [ i ])
            (const_int 1 [0x1]))) "testcase.c":452:29 discrim 2 173 {*addsi3_aarch64}
     (nil))
(insn 39 38 41 6 (set (reg:SI 93 [ ivtmp.101 ])
        (plus:SI (reg:SI 93 [ ivtmp.101 ])
            (reg/v:SI 105 [ n ]))) "testcase.c":452:23 discrim 1 173 {*addsi3_aarch64}
     (nil))
(insn 41 39 42 6 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 104 [ m ])
            (reg/v:SI 94 [ i ]))) "testcase.c":452:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 42 41 46 6 (set (pc)
        (if_then_else (ne (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 40)
            (pc))) "testcase.c":452:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 40)
;;  succ:       4 [89.0% (guessed)]  count:93556198 (estimated locally) (DFS_BACK)
;;              10 [11.0% (guessed)]  count:11563126 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116

;; basic block 7, loop depth 0, count 12992276 (estimated locally), maybe hot
;; Invalid sum of incoming counts 8123592 (estimated locally), should be 12992276 (estimated locally)
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       8 [33.1% (guessed)]  count:8123592 (estimated locally) (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105
;; lr  def 	 66 [cc] 93 94
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; live  gen 	 66 [cc] 93 94
;; live  kill	
(note 46 42 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 7 (set (reg/v:SI 94 [ i ])
        (plus:SI (reg/v:SI 94 [ i ])
            (const_int 1 [0x1]))) "testcase.c":452:29 discrim 2 173 {*addsi3_aarch64}
     (nil))
(insn 48 47 49 7 (set (reg:SI 93 [ ivtmp.101 ])
        (plus:SI (reg:SI 93 [ ivtmp.101 ])
            (reg/v:SI 105 [ n ]))) "testcase.c":452:23 discrim 1 173 {*addsi3_aarch64}
     (nil))
(insn 49 48 50 7 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 104 [ m ])
            (reg/v:SI 94 [ i ]))) "testcase.c":452:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 50 49 51 7 (set (pc)
        (if_then_else (eq (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 63)
            (pc))) "testcase.c":452:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 63)
;;  succ:       8 [89.0% (guessed)]  count:11563126 (estimated locally) (FALLTHRU,DFS_BACK)
;;              10 [11.0% (guessed)]  count:1429150 (estimated locally) (LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108

;; basic block 8, loop depth 0, count 24555402 (estimated locally), maybe hot
;;  prev block 7, next block 9, flags: (RTL)
;;  pred:       7 [89.0% (guessed)]  count:11563126 (estimated locally) (FALLTHRU,DFS_BACK)
;;              3 [always]  count:12992276 (estimated locally) (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 105
;; lr  def 	 66 [cc]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; live  gen 	 66 [cc]
;; live  kill	
(code_label 51 50 52 8 50 (nil) [0 uses])
(note 52 51 55 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 55 52 56 8 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 105 [ n ])
            (const_int 0 [0]))) "testcase.c":453:27 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 56 55 68 8 (set (pc)
        (if_then_else (gt (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 68)
            (pc))) "testcase.c":453:27 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 718518964 (nil)))
 -> 68)
;;  succ:       9 [66.9% (guessed)]  count:16431810 (estimated locally) (LOOP_EXIT)
;;              7 [33.1% (guessed)]  count:8123592 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108

;; basic block 9, loop depth 0, count 16431810 (estimated locally), maybe hot
;;  prev block 8, next block 10, flags: (RTL)
;;  pred:       8 [66.9% (guessed)]  count:16431810 (estimated locally) (LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 105
;; lr  def 	 116
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108
;; live  gen 	 116
;; live  kill	
(code_label 68 56 67 9 54 (nil) [1 uses])
(note 67 68 66 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 66 67 63 9 (set (reg:DI 116 [ n ])
        (sign_extend:DI (reg/v:SI 105 [ n ]))) 159 {*extendsidi2_aarch64}
     (nil))
;;  succ:       4 [always]  count:16431810 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 93 94 104 105 106 107 108 116

;; basic block 10, loop depth 0, count 14598063 (estimated locally), maybe hot
;;  prev block 9, next block 1, flags: (RTL)
;;  pred:       7 [11.0% (guessed)]  count:1429150 (estimated locally) (LOOP_EXIT)
;;              2 [11.0% (guessed)]  count:1605787 (estimated locally)
;;              6 [11.0% (guessed)]  count:11563126 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	
;; live  kill	
(code_label 63 66 64 10 48 (nil) [2 uses])
(note 64 63 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [always]  count:14598063 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]


;; Function bubble_sort (bubble_sort, funcdef_no=8, decl_uid=4825, cgraph_uid=9, symbol_order=8)

scanning new insn with uid = 76.
rescanning insn with uid = 2.
scanning new insn with uid = 77.
rescanning insn with uid = 3.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 16 count 20 (  1.7)


bubble_sort

Dataflow summary:
def_info->table_size = 43, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 66 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,11u} r30={1d} r31={1d,11u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,11u} r65={1d,10u} r66={5d,5u} r68={1d} r69={1d} r70={1d} r71={1d} r92={1d,2u} r93={1d,2u} r94={2d,6u} r98={1d,1u} r99={3d,5u} r101={1d,2u} r102={1d,2u} r103={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} 
;;    total ref usage 119{45d,74u,0e} in 26{26 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(8){ }d9(29){ }d10(30){ }d11(31){ }d12(32){ }d13(33){ }d14(34){ }d15(35){ }d16(36){ }d17(37){ }d18(38){ }d19(39){ }d20(64){ }d21(65){ }d27(68){ }d28(69){ }d29(70){ }d30(71){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  in  	
;; live  gen 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  kill	
;; lr  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 0 )->[2]->( 3 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 101 102 107 108
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 101 102
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 102
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 102

( 2 )->[3]->( 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 102
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 102
;; lr  def 	 99 106
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 102
;; live  gen 	 99 106
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106

( 9 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; lr  def 	 94 98 103
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  gen 	 94 98 103
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106

( 7 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94
;; lr  def 	 66 [cc] 92 93
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; live  gen 	 66 [cc] 92 93
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 93 94 98 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 93 94 98 99 101 106

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 93 94 98 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 93 94
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 93 94 98 99 101 106
;; live  gen 	
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106

( 5 6 )->[7]->( 5 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98
;; lr  def 	 66 [cc] 94
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; live  gen 	 66 [cc] 94
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106

( 9 )->[8]->( 9 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  def 	 66 [cc] 99
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  gen 	 66 [cc] 99
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106

( 10 3 8 )->[9]->( 4 8 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  def 	 66 [cc]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  gen 	 66 [cc]
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106

( 7 )->[10]->( 9 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  def 	 99
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  gen 	 99
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106

( 8 2 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 26 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 35 to worklist
  Adding insn 42 to worklist
  Adding insn 50 to worklist
Finished finding needed instructions:
processing block 10 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
  Adding insn 61 to worklist
processing block 7 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
  Adding insn 34 to worklist
  Adding insn 32 to worklist
processing block 6 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
processing block 5 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 93 94 98 99 101 106
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
processing block 4 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
processing block 11 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap]
processing block 8 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
  Adding insn 41 to worklist
  Adding insn 40 to worklist
processing block 9 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
  Adding insn 49 to worklist
processing block 3 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
  Adding insn 18 to worklist
  Adding insn 12 to worklist
processing block 2 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 102
  Adding insn 9 to worklist
  Adding insn 3 to worklist
  Adding insn 77 to worklist
  Adding insn 2 to worklist
  Adding insn 76 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 16 count 19 (  1.6)
insn_cost 4 for    76: r107:DI=x0:DI
      REG_DEAD x0:DI
insn_cost 4 for     2: r101:DI=r107:DI
      REG_DEAD r107:DI
insn_cost 4 for    77: r108:SI=x1:SI
      REG_DEAD x1:SI
insn_cost 4 for     3: r102:SI=r108:SI
      REG_DEAD r108:SI
insn_cost 4 for     9: cc:CC=cmp(r102:SI,0)
insn_cost 4 for    10: pc={(cc:CC<=0)?L65:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
insn_cost 4 for    12: r99:SI=r102:SI
      REG_DEAD r102:SI
insn_cost 4 for    18: r106:DI=r101:DI+0x4
insn_cost 4 for    16: r94:DI=r101:DI
insn_cost 4 for    17: r103:SI=r99:SI-0x2
insn_cost 8 for    20: r98:DI=zero_extend(r103:SI)<<0x2+r106:DI
      REG_DEAD r103:SI
insn_cost 16 for    23: r92:SI=[r94:DI]
insn_cost 16 for    24: r93:SI=[r94:DI+0x4]
insn_cost 4 for    25: cc:CC=cmp(r92:SI,r93:SI)
insn_cost 4 for    26: pc={(cc:CC<=0)?L30:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 536870916
insn_cost 4 for    28: [r94:DI]=r93:SI
      REG_DEAD r93:SI
insn_cost 4 for    29: [r94:DI+0x4]=r92:SI
      REG_DEAD r92:SI
insn_cost 4 for    32: r94:DI=r94:DI+0x4
insn_cost 4 for    34: cc:CC=cmp(r94:DI,r98:DI)
insn_cost 4 for    35: pc={(cc:CC!=0)?L33:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 4 for    40: r99:SI=r99:SI-0x1
insn_cost 4 for    41: cc:CC=cmp(r99:SI,0)
insn_cost 4 for    42: pc={(cc:CC==0)?L65:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 1073741828
insn_cost 4 for    49: cc:CC=cmp(r99:SI,0x1)
insn_cost 4 for    50: pc={(cc:CC>0)?L46:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 4 for    61: r99:SI=r99:SI-0x1

Trying 3 -> 9:
    3: r102:SI=r108:SI
      REG_DEAD r108:SI
    9: cc:CC=cmp(r102:SI,0)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 108)
                (const_int 0 [0])))
        (set (reg/v:SI 102 [ n ])
            (reg:SI 108))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 108)
                (const_int 0 [0])))
        (set (reg/v:SI 102 [ n ])
            (reg:SI 108))
    ])

Trying 9 -> 10:
    9: cc:CC=cmp(r102:SI,0)
   10: pc={(cc:CC<=0)?L65:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 102 [ n ])
            (const_int 0 [0]))
        (label_ref:DI 65)
        (pc)))

Trying 3, 9 -> 10:
    3: r102:SI=r108:SI
      REG_DEAD r108:SI
    9: cc:CC=cmp(r102:SI,0)
   10: pc={(cc:CC<=0)?L65:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 108)
                    (const_int 0 [0]))
                (label_ref:DI 65)
                (pc)))
        (set (reg/v:SI 102 [ n ])
            (reg:SI 108))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 108)
                    (const_int 0 [0]))
                (label_ref:DI 65)
                (pc)))
        (set (reg/v:SI 102 [ n ])
            (reg:SI 108))
    ])
Successfully matched this instruction:
(set (reg/v:SI 102 [ n ])
    (reg:SI 108))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 108)
            (const_int 0 [0]))
        (label_ref:DI 65)
        (pc)))

Trying 17 -> 20:
   17: r103:SI=r99:SI-0x2
   20: r98:DI=zero_extend(r103:SI)<<0x2+r106:DI
      REG_DEAD r103:SI
Failed to match this instruction:
(set (reg:DI 98 [ _38 ])
    (plus:DI (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 99 [ ivtmp.117 ])
                        (const_int -2 [0xfffffffffffffffe])) 0)
                (const_int 2 [0x2]))
            (const_int 17179869180 [0x3fffffffc]))
        (reg/f:DI 106)))

Trying 23 -> 25:
   23: r92:SI=[r94:DI]
   25: cc:CC=cmp(r92:SI,r93:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32])
                (reg:SI 93 [ _8 ])))
        (set (reg:SI 92 [ _4 ])
            (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32])
                (reg:SI 93 [ _8 ])))
        (set (reg:SI 92 [ _4 ])
            (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32]))
    ])

Trying 24 -> 25:
   24: r93:SI=[r94:DI+0x4]
   25: cc:CC=cmp(r92:SI,r93:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 92 [ _4 ])
                (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                        (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32])))
        (set (reg:SI 93 [ _8 ])
            (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                    (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 92 [ _4 ])
                (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                        (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32])))
        (set (reg:SI 93 [ _8 ])
            (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                    (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32]))
    ])

Trying 24, 23 -> 25:
   24: r93:SI=[r94:DI+0x4]
   23: r92:SI=[r94:DI]
   25: cc:CC=cmp(r92:SI,r93:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32])
                (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                        (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32])))
        (set (reg:SI 93 [ _8 ])
            (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                    (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32]))
        (set (reg:SI 92 [ _4 ])
            (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32])
                (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                        (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32])))
        (set (reg:SI 93 [ _8 ])
            (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                    (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32]))
        (set (reg:SI 92 [ _4 ])
            (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32]))
    ])

Trying 25 -> 26:
   25: cc:CC=cmp(r92:SI,r93:SI)
   26: pc={(cc:CC<=0)?L30:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 536870916
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 92 [ _4 ])
            (reg:SI 93 [ _8 ]))
        (label_ref 30)
        (pc)))

Trying 23, 25 -> 26:
   23: r92:SI=[r94:DI]
   25: cc:CC=cmp(r92:SI,r93:SI)
   26: pc={(cc:CC<=0)?L30:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 536870916
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32])
                    (reg:SI 93 [ _8 ]))
                (label_ref 30)
                (pc)))
        (set (reg:SI 92 [ _4 ])
            (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32])
                    (reg:SI 93 [ _8 ]))
                (label_ref 30)
                (pc)))
        (set (reg:SI 92 [ _4 ])
            (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 92 [ _4 ])
    (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32])
            (reg:SI 93 [ _8 ]))
        (label_ref 30)
        (pc)))

Trying 24, 25 -> 26:
   24: r93:SI=[r94:DI+0x4]
   25: cc:CC=cmp(r92:SI,r93:SI)
   26: pc={(cc:CC<=0)?L30:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 536870916
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 92 [ _4 ])
                    (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                            (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32]))
                (label_ref 30)
                (pc)))
        (set (reg:SI 93 [ _8 ])
            (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                    (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 92 [ _4 ])
                    (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                            (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32]))
                (label_ref 30)
                (pc)))
        (set (reg:SI 93 [ _8 ])
            (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                    (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 93 [ _8 ])
    (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
            (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 92 [ _4 ])
            (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                    (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32]))
        (label_ref 30)
        (pc)))

Trying 32 -> 34:
   32: r94:DI=r94:DI+0x4
   34: cc:CC=cmp(r94:DI,r98:DI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:DI (reg:DI 94 [ ivtmp.110 ])
                    (const_int 4 [0x4]))
                (reg:DI 98 [ _38 ])))
        (set (reg:DI 94 [ ivtmp.110 ])
            (plus:DI (reg:DI 94 [ ivtmp.110 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:DI (reg:DI 94 [ ivtmp.110 ])
                    (const_int 4 [0x4]))
                (reg:DI 98 [ _38 ])))
        (set (reg:DI 94 [ ivtmp.110 ])
            (plus:DI (reg:DI 94 [ ivtmp.110 ])
                (const_int 4 [0x4])))
    ])

Trying 34 -> 35:
   34: cc:CC=cmp(r94:DI,r98:DI)
   35: pc={(cc:CC!=0)?L33:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 94 [ ivtmp.110 ])
            (reg:DI 98 [ _38 ]))
        (label_ref:DI 33)
        (pc)))

Trying 32, 34 -> 35:
   32: r94:DI=r94:DI+0x4
   34: cc:CC=cmp(r94:DI,r98:DI)
   35: pc={(cc:CC!=0)?L33:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 94 [ ivtmp.110 ])
                        (const_int 4 [0x4]))
                    (reg:DI 98 [ _38 ]))
                (label_ref:DI 33)
                (pc)))
        (set (reg:DI 94 [ ivtmp.110 ])
            (plus:DI (reg:DI 94 [ ivtmp.110 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:DI (reg:DI 94 [ ivtmp.110 ])
                        (const_int 4 [0x4]))
                    (reg:DI 98 [ _38 ]))
                (label_ref:DI 33)
                (pc)))
        (set (reg:DI 94 [ ivtmp.110 ])
            (plus:DI (reg:DI 94 [ ivtmp.110 ])
                (const_int 4 [0x4])))
    ])

Trying 40 -> 41:
   40: r99:SI=r99:SI-0x1
   41: cc:CC=cmp(r99:SI,0)
Successfully matched this instruction:
(parallel [
        (set (reg:CC_NZ 66 cc)
            (compare:CC_NZ (plus:SI (reg:SI 99 [ ivtmp.117 ])
                    (const_int -1 [0xffffffffffffffff]))
                (const_int 0 [0])))
        (set (reg:SI 99 [ ivtmp.117 ])
            (plus:SI (reg:SI 99 [ ivtmp.117 ])
                (const_int -1 [0xffffffffffffffff])))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NZ 66 cc)
            (const_int 0 [0]))
        (label_ref:DI 65)
        (pc)))
allowing combination of insns 40 and 41
original costs 4 + 4 = 12
replacement cost 8
deferring deletion of insn with uid = 40.
modifying other_insn    42: pc={(cc:CC_NZ==0)?L65:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 1073741828
deferring rescan insn with uid = 42.
modifying insn i3    41: {cc:CC_NZ=cmp(r99:SI-0x1,0);r99:SI=r99:SI-0x1;}
deferring rescan insn with uid = 41.

Trying 41 -> 42:
   41: {cc:CC_NZ=cmp(r99:SI-0x1,0);r99:SI=r99:SI-0x1;}
   42: pc={(cc:CC_NZ==0)?L65:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 1073741828
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 99 [ ivtmp.117 ])
                    (const_int 1 [0x1]))
                (label_ref:DI 65)
                (pc)))
        (set (reg:SI 99 [ ivtmp.117 ])
            (plus:SI (reg:SI 99 [ ivtmp.117 ])
                (const_int -1 [0xffffffffffffffff])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 99 [ ivtmp.117 ])
                    (const_int 1 [0x1]))
                (label_ref:DI 65)
                (pc)))
        (set (reg:SI 99 [ ivtmp.117 ])
            (plus:SI (reg:SI 99 [ ivtmp.117 ])
                (const_int -1 [0xffffffffffffffff])))
    ])

Trying 49 -> 50:
   49: cc:CC=cmp(r99:SI,0x1)
   50: pc={(cc:CC>0)?L46:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:SI 99 [ ivtmp.117 ])
            (const_int 1 [0x1]))
        (label_ref 46)
        (pc)))
starting the processing of deferred insns
rescanning insn with uid = 41.
verify found no changes in insn with uid = 42.
ending the processing of deferred insns


bubble_sort

Dataflow summary:
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 66 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,11u} r30={1d} r31={1d,11u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,11u} r65={1d,10u} r66={5d,5u} r68={1d} r69={1d} r70={1d} r71={1d} r92={1d,2u} r93={1d,2u} r94={2d,6u} r98={1d,1u} r99={3d,5u} r101={1d,2u} r102={1d,2u} r103={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} 
;;    total ref usage 119{45d,74u,0e} in 25{25 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 14598063 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [always]  count:14598063 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 101 102 107 108
;; live  in  	 0 [x0] 1 [x1] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 101 102 107 108
;; live  kill	
(note 5 0 76 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 76 5 2 2 (set (reg:DI 107)
        (reg:DI 0 x0 [ a ])) "testcase.c":461:1 -1
     (expr_list:REG_DEAD (reg:DI 0 x0 [ a ])
        (nil)))
(insn 2 76 77 2 (set (reg/v/f:DI 101 [ a ])
        (reg:DI 107)) "testcase.c":461:1 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 107)
        (nil)))
(insn 77 2 3 2 (set (reg:SI 108)
        (reg:SI 1 x1 [ n ])) "testcase.c":461:1 -1
     (expr_list:REG_DEAD (reg:SI 1 x1 [ n ])
        (nil)))
(insn 3 77 4 2 (set (reg/v:SI 102 [ n ])
        (reg:SI 108)) "testcase.c":461:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 108)
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 10 2 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 102 [ n ])
            (const_int 0 [0]))) "testcase.c":462:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (le (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 65)
            (pc))) "testcase.c":462:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 65)
;;  succ:       3 [89.0% (guessed)]  count:12992276 (estimated locally) (FALLTHRU)
;;              11 [11.0% (guessed)]  count:1605787 (estimated locally)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 102
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 102

;; basic block 3, loop depth 0, count 12992276 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [89.0% (guessed)]  count:12992276 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 102
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 102
;; lr  def 	 99 106
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 102
;; live  gen 	 99 106
;; live  kill	
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 12 11 18 3 (set (reg:SI 99 [ ivtmp.117 ])
        (reg/v:SI 102 [ n ])) 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg/v:SI 102 [ n ])
        (nil)))
(insn 18 12 46 3 (set (reg/f:DI 106)
        (plus:DI (reg/v/f:DI 101 [ a ])
            (const_int 4 [0x4]))) 174 {*adddi3_aarch64}
     (nil))
;;  succ:       9 [always]  count:12992276 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106

;; basic block 4, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       9 [89.0% (guessed)]  count:105119324 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; lr  def 	 94 98 103
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  gen 	 94 98 103
;; live  kill	
(code_label 46 18 15 4 65 (nil) [1 uses])
(note 15 46 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg:DI 94 [ ivtmp.110 ])
        (reg/v/f:DI 101 [ a ])) 66 {*movdi_aarch64}
     (nil))
(insn 17 16 20 4 (set (reg:SI 103)
        (plus:SI (reg:SI 99 [ ivtmp.117 ])
            (const_int -2 [0xfffffffffffffffe]))) 173 {*addsi3_aarch64}
     (nil))
(insn 20 17 33 4 (set (reg:DI 98 [ _38 ])
        (plus:DI (ashift:DI (zero_extend:DI (reg:SI 103))
                (const_int 2 [0x2]))
            (reg/f:DI 106))) 299 {*add_zero_extendsi_shft_di}
     (expr_list:REG_DEAD (reg:SI 103)
        (nil)))
;;  succ:       5 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106

;; basic block 5, loop depth 0, count 955630225 (estimated locally), maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       7 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              4 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94
;; lr  def 	 66 [cc] 92 93
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; live  gen 	 66 [cc] 92 93
;; live  kill	
(code_label 33 20 21 5 63 (nil) [1 uses])
(note 21 33 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 23 21 24 5 (set (reg:SI 92 [ _4 ])
        (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32])) "testcase.c":464:18 65 {*movsi_aarch64}
     (nil))
(insn 24 23 25 5 (set (reg:SI 93 [ _8 ])
        (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32])) "testcase.c":464:25 65 {*movsi_aarch64}
     (nil))
(insn 25 24 26 5 (set (reg:CC 66 cc)
        (compare:CC (reg:SI 92 [ _4 ])
            (reg:SI 93 [ _8 ]))) "testcase.c":464:16 458 {cmpsi}
     (nil))
(jump_insn 26 25 27 5 (set (pc)
        (if_then_else (le (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "testcase.c":464:16 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 30)
;;  succ:       6 [50.0% (guessed)]  count:477815113 (estimated locally) (FALLTHRU)
;;              7 [50.0% (guessed)]  count:477815113 (estimated locally)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 93 94 98 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 93 94 98 99 101 106

;; basic block 6, loop depth 0, count 477815112 (estimated locally), maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       5 [50.0% (guessed)]  count:477815113 (estimated locally) (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 93 94 98 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 93 94
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 93 94 98 99 101 106
;; live  gen 	
;; live  kill	
(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 6 (set (mem:SI (reg:DI 94 [ ivtmp.110 ]) [1 MEM[(int *)_14]+0 S4 A32])
        (reg:SI 93 [ _8 ])) "testcase.c":466:22 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 93 [ _8 ])
        (nil)))
(insn 29 28 30 6 (set (mem:SI (plus:DI (reg:DI 94 [ ivtmp.110 ])
                (const_int 4 [0x4])) [1 MEM[(int *)_14 + 4B]+0 S4 A32])
        (reg:SI 92 [ _4 ])) "testcase.c":467:24 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 92 [ _4 ])
        (nil)))
;;  succ:       7 [always]  count:477815112 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106

;; basic block 7, loop depth 0, count 955630225 (estimated locally), maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       5 [50.0% (guessed)]  count:477815113 (estimated locally)
;;              6 [always]  count:477815112 (estimated locally) (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98
;; lr  def 	 66 [cc] 94
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; live  gen 	 66 [cc] 94
;; live  kill	
(code_label 30 29 31 7 62 (nil) [1 uses])
(note 31 30 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 34 7 (set (reg:DI 94 [ ivtmp.110 ])
        (plus:DI (reg:DI 94 [ ivtmp.110 ])
            (const_int 4 [0x4]))) "testcase.c":463:27 discrim 1 174 {*adddi3_aarch64}
     (nil))
(insn 34 32 35 7 (set (reg:CC 66 cc)
        (compare:CC (reg:DI 94 [ ivtmp.110 ])
            (reg:DI 98 [ _38 ]))) "testcase.c":463:27 discrim 1 459 {cmpdi}
     (nil))
(jump_insn 35 34 39 7 (set (pc)
        (if_then_else (ne (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 33)
            (pc))) "testcase.c":463:27 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 33)
;;  succ:       5 [89.0% (guessed)]  count:850510901 (estimated locally) (DFS_BACK)
;;              10 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 94 98 99 101 106

;; basic block 8, loop depth 0, count 12992276 (estimated locally), maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       9 [11.0% (guessed)]  count:12992276 (estimated locally) (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  def 	 66 [cc] 99
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  gen 	 66 [cc] 99
;; live  kill	
(note 39 35 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 40 39 41 8 NOTE_INSN_DELETED)
(insn 41 40 42 8 (parallel [
            (set (reg:CC_NZ 66 cc)
                (compare:CC_NZ (plus:SI (reg:SI 99 [ ivtmp.117 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 99 [ ivtmp.117 ])
                (plus:SI (reg:SI 99 [ ivtmp.117 ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "testcase.c":462:23 discrim 1 178 {addsi3_compare0}
     (nil))
(jump_insn 42 41 44 8 (set (pc)
        (if_then_else (eq (reg:CC_NZ 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 65)
            (pc))) "testcase.c":462:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 65)
;;  succ:       9 [never (guessed)]  count:0 (estimated locally) (FALLTHRU,DFS_BACK)
;;              11 [always (guessed)]  count:12992276 (estimated locally) (LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106

;; basic block 9, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 8, next block 10, flags: (RTL)
;;  pred:       10 [always]  count:105119324 (estimated locally) (FALLTHRU,DFS_BACK)
;;              3 [always]  count:12992276 (estimated locally) (FALLTHRU)
;;              8 [never (guessed)]  count:0 (estimated locally) (FALLTHRU,DFS_BACK)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  def 	 66 [cc]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  gen 	 66 [cc]
;; live  kill	
(code_label 44 42 45 9 61 (nil) [0 uses])
(note 45 44 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 49 45 50 9 (set (reg:CC 66 cc)
        (compare:CC (reg:SI 99 [ ivtmp.117 ])
            (const_int 1 [0x1]))) "testcase.c":463:27 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 50 49 60 9 (set (pc)
        (if_then_else (gt (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) "testcase.c":463:27 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 46)
;;  succ:       4 [89.0% (guessed)]  count:105119324 (estimated locally)
;;              8 [11.0% (guessed)]  count:12992276 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106

;; basic block 10, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 9, next block 11, flags: (RTL)
;;  pred:       7 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  def 	 99
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  gen 	 99
;; live  kill	
(note 60 50 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 65 10 (set (reg:SI 99 [ ivtmp.117 ])
        (plus:SI (reg:SI 99 [ ivtmp.117 ])
            (const_int -1 [0xffffffffffffffff]))) "testcase.c":462:23 discrim 1 173 {*addsi3_aarch64}
     (nil))
;;  succ:       9 [always]  count:105119324 (estimated locally) (FALLTHRU,DFS_BACK)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99 101 106

;; basic block 11, loop depth 0, count 14598063 (estimated locally), maybe hot
;;  prev block 10, next block 1, flags: (RTL)
;;  pred:       8 [always (guessed)]  count:12992276 (estimated locally) (LOOP_EXIT)
;;              2 [11.0% (guessed)]  count:1605787 (estimated locally)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	
;; live  kill	
(code_label 65 61 66 11 59 (nil) [2 uses])
(note 66 65 0 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [always]  count:14598063 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]


;; Function fibonacci (fibonacci, funcdef_no=9, decl_uid=4839, cgraph_uid=10, symbol_order=9)

scanning new insn with uid = 39.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)


fibonacci

Dataflow summary:
def_info->table_size = 39, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 66 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,6u} r30={1d} r31={1d,6u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,6u} r65={1d,5u} r66={2d,2u} r68={1d} r69={1d} r70={1d} r71={1d} r92={1d,1u} r93={1d,1u} r94={2d,2u} r97={2d,1u} r98={3d,3u} r99={1d,3u} r101={1d,1u} 
;;    total ref usage 80{40d,40u,0e} in 17{17 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(4){ }d6(5){ }d7(6){ }d8(7){ }d9(8){ }d10(29){ }d11(30){ }d12(31){ }d13(32){ }d14(33){ }d15(34){ }d16(35){ }d17(36){ }d18(37){ }d19(38){ }d20(39){ }d21(64){ }d22(65){ }d25(68){ }d26(69){ }d27(70){ }d28(71){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  in  	
;; live  gen 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;; live  kill	
;; lr  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 99 101
;; live  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 99
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  def 	 92 94 97 98
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; live  gen 	 92 94 97 98
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98

( 4 3 )->[4]->( 4 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98
;; lr  def 	 66 [cc] 93 94 97 98
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98
;; live  gen 	 66 [cc] 93 94 97 98
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98

( 2 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  def 	 98
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; live  gen 	 98
;; live  kill	
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98

( 5 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98
;; lr  def 	 0 [x0]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98
;; live  gen 	 0 [x0]
;; live  kill	
;; lr  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(29){ }u-1(31){ }u-1(64){ }}
;; lr  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; lr  use 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; lr  def 	
;; live  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 23 to worklist
  Adding insn 30 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
  Adding insn 29 to worklist
processing block 5 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98
  Adding insn 7 to worklist
processing block 4 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 3 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 15 to worklist
processing block 2 lr out =  29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
  Adding insn 12 to worklist
  Adding insn 2 to worklist
  Adding insn 39 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 8 (  1.1)
insn_cost 4 for    39: r101:SI=x0:SI
      REG_DEAD x0:SI
insn_cost 4 for     2: r99:SI=r101:SI
      REG_DEAD r101:SI
insn_cost 4 for    12: cc:CC=cmp(r99:SI,0x1)
insn_cost 4 for    13: pc={(cc:CC<=0)?L36:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 283038348
insn_cost 4 for    15: r92:SI=r99:SI+0x1
      REG_DEAD r99:SI
insn_cost 4 for     4: r94:SI=0x2
insn_cost 4 for     5: r98:SI=0x1
insn_cost 4 for     6: r97:SI=0
insn_cost 4 for    17: r93:SI=r98:SI
insn_cost 4 for    18: r98:SI=r98:SI+r97:SI
      REG_DEAD r97:SI
insn_cost 4 for    19: r94:SI=r94:SI+0x1
insn_cost 4 for    20: r97:SI=r93:SI
      REG_DEAD r93:SI
insn_cost 4 for    22: cc:CC=cmp(r92:SI,r94:SI)
insn_cost 4 for    23: pc={(cc:CC!=0)?L21:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 4 for     7: r98:SI=r99:SI
      REG_DEAD r99:SI
insn_cost 4 for    29: x0:SI=r98:SI
      REG_DEAD r98:SI
insn_cost 0 for    30: use x0:SI

Trying 2 -> 12:
    2: r99:SI=r101:SI
      REG_DEAD r101:SI
   12: cc:CC=cmp(r99:SI,0x1)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 101)
                (const_int 1 [0x1])))
        (set (reg/v:SI 99 [ n ])
            (reg:SI 101))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg:SI 101)
                (const_int 1 [0x1])))
        (set (reg/v:SI 99 [ n ])
            (reg:SI 101))
    ])

Trying 12 -> 13:
   12: cc:CC=cmp(r99:SI,0x1)
   13: pc={(cc:CC<=0)?L36:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 283038348
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg/v:SI 99 [ n ])
            (const_int 1 [0x1]))
        (label_ref:DI 36)
        (pc)))

Trying 2, 12 -> 13:
    2: r99:SI=r101:SI
      REG_DEAD r101:SI
   12: cc:CC=cmp(r99:SI,0x1)
   13: pc={(cc:CC<=0)?L36:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 283038348
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 101)
                    (const_int 1 [0x1]))
                (label_ref:DI 36)
                (pc)))
        (set (reg/v:SI 99 [ n ])
            (reg:SI 101))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 101)
                    (const_int 1 [0x1]))
                (label_ref:DI 36)
                (pc)))
        (set (reg/v:SI 99 [ n ])
            (reg:SI 101))
    ])
Successfully matched this instruction:
(set (reg/v:SI 99 [ n ])
    (reg:SI 101))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 101)
            (const_int 1 [0x1]))
        (label_ref:DI 36)
        (pc)))

Trying 17 -> 20:
   17: r93:SI=r98:SI
   20: r97:SI=r93:SI
      REG_DEAD r93:SI
Can't combine i2 into i3

Trying 19 -> 22:
   19: r94:SI=r94:SI+0x1
   22: cc:CC=cmp(r92:SI,r94:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 92 [ _1 ])))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 92 [ _1 ])))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 22 -> 23:
   22: cc:CC=cmp(r92:SI,r94:SI)
   23: pc={(cc:CC!=0)?L21:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 92 [ _1 ])
            (reg/v:SI 94 [ i ]))
        (label_ref:DI 21)
        (pc)))

Trying 19, 22 -> 23:
   19: r94:SI=r94:SI+0x1
   22: cc:CC=cmp(r92:SI,r94:SI)
   23: pc={(cc:CC!=0)?L21:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:SI (reg/v:SI 94 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 92 [ _1 ]))
                (label_ref:DI 21)
                (pc)))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:SI (reg/v:SI 94 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 92 [ _1 ]))
                (label_ref:DI 21)
                (pc)))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 29 -> 30:
   29: x0:SI=r98:SI
      REG_DEAD r98:SI
   30: use x0:SI
Failed to match this instruction:
(parallel [
        (use (reg/v:SI 98 [ <retval> ]))
        (set (reg/i:SI 0 x0)
            (reg/v:SI 98 [ <retval> ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg/v:SI 98 [ <retval> ]))
        (set (reg/i:SI 0 x0)
            (reg/v:SI 98 [ <retval> ]))
    ])
starting the processing of deferred insns
ending the processing of deferred insns


fibonacci

Dataflow summary:
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 66 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r29={1d,6u} r30={1d} r31={1d,6u} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r64={1d,6u} r65={1d,5u} r66={2d,2u} r68={1d} r69={1d} r70={1d} r71={1d} r92={1d,1u} r93={1d,1u} r94={2d,2u} r97={2d,1u} r98={3d,3u} r99={1d,3u} r101={1d,1u} 
;;    total ref usage 80{40d,40u,0e} in 17{17 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 160390549 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [always]  count:160390549 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 66 [cc] 99 101
;; live  in  	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 66 [cc] 99 101
;; live  kill	
(note 8 0 39 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 39 8 2 2 (set (reg:SI 101)
        (reg:SI 0 x0 [ n ])) "testcase.c":474:1 -1
     (expr_list:REG_DEAD (reg:SI 0 x0 [ n ])
        (nil)))
(insn 2 39 3 2 (set (reg/v:SI 99 [ n ])
        (reg:SI 101)) "testcase.c":474:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 101)
        (nil)))
(note 3 2 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 3 13 2 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 99 [ n ])
            (const_int 1 [0x1]))) "testcase.c":475:8 458 {cmpsi}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (le (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 36)
            (pc))) "testcase.c":475:8 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 36)
;;  succ:       5 [26.4% (guessed)]  count:42278949 (estimated locally)
;;              3 [73.6% (guessed)]  count:118111600 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99

;; basic block 3, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [73.6% (guessed)]  count:118111600 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  def 	 92 94 97 98
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; live  gen 	 92 94 97 98
;; live  kill	
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 4 3 (set (reg:SI 92 [ _1 ])
        (plus:SI (reg/v:SI 99 [ n ])
            (const_int 1 [0x1]))) 173 {*addsi3_aarch64}
     (expr_list:REG_DEAD (reg/v:SI 99 [ n ])
        (nil)))
(insn 4 15 5 3 (set (reg/v:SI 94 [ i ])
        (const_int 2 [0x2])) "testcase.c":477:14 65 {*movsi_aarch64}
     (nil))
(insn 5 4 6 3 (set (reg/v:SI 98 [ <retval> ])
        (const_int 1 [0x1])) "testcase.c":476:17 65 {*movsi_aarch64}
     (nil))
(insn 6 5 21 3 (set (reg/v:SI 97 [ f0 ])
        (const_int 0 [0])) "testcase.c":476:9 65 {*movsi_aarch64}
     (nil))
;;  succ:       4 [always]  count:118111600 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98

;; basic block 4, loop depth 0, count 955630226 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       4 [89.0% (guessed)]  count:850510902 (estimated locally) (DFS_BACK)
;;              3 [always]  count:118111600 (estimated locally) (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98
;; lr  def 	 66 [cc] 93 94 97 98
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98
;; live  gen 	 66 [cc] 93 94 97 98
;; live  kill	
(code_label 21 6 16 4 77 (nil) [1 uses])
(note 16 21 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/v:SI 93 [ f1 ])
        (reg/v:SI 98 [ <retval> ])) 65 {*movsi_aarch64}
     (nil))
(insn 18 17 19 4 (set (reg/v:SI 98 [ <retval> ])
        (plus:SI (reg/v:SI 98 [ <retval> ])
            (reg/v:SI 97 [ f0 ]))) "testcase.c":478:13 173 {*addsi3_aarch64}
     (expr_list:REG_DEAD (reg/v:SI 97 [ f0 ])
        (nil)))
(insn 19 18 20 4 (set (reg/v:SI 94 [ i ])
        (plus:SI (reg/v:SI 94 [ i ])
            (const_int 1 [0x1]))) "testcase.c":477:30 discrim 3 173 {*addsi3_aarch64}
     (nil))
(insn 20 19 22 4 (set (reg/v:SI 97 [ f0 ])
        (reg/v:SI 93 [ f1 ])) 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg/v:SI 93 [ f1 ])
        (nil)))
(insn 22 20 23 4 (set (reg:CC 66 cc)
        (compare:CC (reg:SI 92 [ _1 ])
            (reg/v:SI 94 [ i ]))) "testcase.c":477:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 23 22 36 4 (set (pc)
        (if_then_else (ne (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 21)
            (pc))) "testcase.c":477:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 21)
;;  succ:       4 [89.0% (guessed)]  count:850510902 (estimated locally) (DFS_BACK)
;;              6 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 92 94 97 98

;; basic block 5, loop depth 0, count 42278949 (estimated locally), maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       2 [26.4% (guessed)]  count:42278949 (estimated locally)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; lr  def 	 98
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 99
;; live  gen 	 98
;; live  kill	
(code_label 36 23 35 5 78 (nil) [1 uses])
(note 35 36 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 7 35 28 5 (set (reg/v:SI 98 [ <retval> ])
        (reg/v:SI 99 [ n ])) "testcase.c":475:24 discrim 1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg/v:SI 99 [ n ])
        (nil)))
;;  succ:       6 [always]  count:42278949 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98

;; basic block 6, loop depth 0, count 160390549 (estimated locally), maybe hot
;; Invalid sum of incoming counts 147398273 (estimated locally), should be 160390549 (estimated locally)
;;  prev block 5, next block 1, flags: (RTL)
;;  pred:       5 [always]  count:42278949 (estimated locally) (FALLTHRU)
;;              4 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98
;; lr  def 	 0 [x0]
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98
;; live  gen 	 0 [x0]
;; live  kill	
(code_label 28 7 31 6 75 (nil) [0 uses])
(note 31 28 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 31 30 6 (set (reg/i:SI 0 x0)
        (reg/v:SI 98 [ <retval> ])) "testcase.c":483:1 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg/v:SI 98 [ <retval> ])
        (nil)))
(insn 30 29 0 6 (use (reg/i:SI 0 x0)) "testcase.c":483:1 -1
     (nil))
;;  succ:       EXIT [always]  count:160390549 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]


;; Function main (main, funcdef_no=10, decl_uid=4850, cgraph_uid=11, symbol_order=10) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 4 for     9: r98:DI=sfp:DI-0xe0
insn_cost 4 for     3: r97:DI=r98:DI
      REG_EQUAL sfp:DI-0xe0
insn_cost 4 for     4: r102:SI=0
insn_cost 4 for    12: r110:SF=1.25e+0
insn_cost 8 for    11: r108:SF=float(r102:SI)
insn_cost 8 for    13: r109:SF=r108:SF*r110:SF
      REG_DEAD r108:SF
      REG_EQUAL r108:SF*1.25e+0
insn_cost 4 for    14: [r97:DI++]=r109:SF
      REG_DEAD r109:SF
      REG_INC r97:DI
insn_cost 4 for    15: r102:SI=r102:SI+0x1
insn_cost 4 for    18: cc:CC=cmp(r102:SI,0xa)
insn_cost 4 for    19: pc={(cc:CC!=0)?L17:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 976138700
insn_cost 4 for    21: r99:DI=r98:DI+0x28
insn_cost 4 for    25: r113:SF=7.5e-1
insn_cost 20 for    24: r112:SF=[r98:DI]
insn_cost 8 for    26: r111:SF=r112:SF*r113:SF
      REG_DEAD r112:SF
      REG_EQUAL r112:SF*7.5e-1
insn_cost 4 for    27: [r98:DI++]=r111:SF
      REG_DEAD r111:SF
      REG_INC r98:DI
insn_cost 4 for    30: cc:CC=cmp(r99:DI,r98:DI)
insn_cost 4 for    31: pc={(cc:CC!=0)?L29:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 4 for    33: r115:DI=high(`*lC4')
insn_cost 4 for    34: r114:DI=r115:DI+low(`*lC4')
      REG_DEAD r115:DI
      REG_EQUAL `*lC4'
insn_cost 4 for    35: r116:DI=sfp:DI-0xb8
insn_cost 16 for    37: r118:TI=[r114:DI]
insn_cost 4 for    38: [sfp:DI-0xb8]=r118:TI
      REG_DEAD r118:TI
insn_cost 16 for    43: r123:DI=[r114:DI+0xe]
      REG_DEAD r114:DI
insn_cost 4 for    44: [sfp:DI-0xaa]=r123:DI
      REG_DEAD r123:DI
insn_cost 4 for    45: r124:DI=sfp:DI-0xa2
insn_cost 4 for    46: r125:V16QI=const_vector
insn_cost 0 for    47: {[r124:DI]=r125:V16QI;[r124:DI+0x10]=r125:V16QI;}
insn_cost 4 for    48: [r124:DI+0x1a]=r125:V16QI
      REG_DEAD r125:V16QI
      REG_DEAD r124:DI
insn_cost 4 for    50: x0:DI=r116:DI
      REG_DEAD r116:DI
      REG_EQUAL sfp:DI-0xb8
insn_cost 0 for    51: call [`reverse_chars'] argc:0
      REG_DEAD x0:DI
      REG_CALL_DECL `reverse_chars'
      REG_EH_REGION 0
insn_cost 4 for    52: r128:DI=high(`*lC0')
insn_cost 4 for    53: r127:DI=r128:DI+low(`*lC0')
      REG_DEAD r128:DI
      REG_EQUAL `*lC0'
insn_cost 4 for    54: r129:DI=sfp:DI-0x78
insn_cost 0 for    56: {r131:V4SI=[r127:DI];r132:V4SI=[r127:DI+0x10];}
insn_cost 0 for    57: {[r129:DI]=r131:V4SI;[r129:DI+0x10]=r132:V4SI;}
      REG_DEAD r132:V4SI
      REG_DEAD r131:V4SI
insn_cost 0 for    58: {r133:V4SI=[r127:DI+0x20];r134:V4SI=[r127:DI+0x30];}
insn_cost 0 for    59: {[r129:DI+0x20]=r133:V4SI;[r129:DI+0x30]=r134:V4SI;}
      REG_DEAD r134:V4SI
      REG_DEAD r133:V4SI
insn_cost 0 for    60: {r135:V4SI=[r127:DI+0x40];r136:V4SI=[r127:DI+0x50];}
insn_cost 0 for    61: {[r129:DI+0x40]=r135:V4SI;[r129:DI+0x50]=r136:V4SI;}
      REG_DEAD r136:V4SI
      REG_DEAD r135:V4SI
insn_cost 8 for    62: r137:V4SI=[r127:DI+0x60]
insn_cost 4 for    63: [r129:DI+0x60]=r137:V4SI
      REG_DEAD r137:V4SI
insn_cost 16 for    64: r138:DI=[r127:DI+0x70]
      REG_DEAD r127:DI
insn_cost 4 for    65: [r129:DI+0x70]=r138:DI
      REG_DEAD r138:DI
insn_cost 4 for    67: x1:SI=0x3
insn_cost 4 for    68: x0:DI=r129:DI
      REG_DEAD r129:DI
      REG_EQUAL sfp:DI-0x78
insn_cost 0 for    69: call [`update_records'] argc:0
      REG_DEAD x1:SI
      REG_DEAD x0:DI
      REG_CALL_DECL `update_records'
      REG_EH_REGION 0
insn_cost 4 for     5: r106:DI=0x1
insn_cost 4 for     6: r101:SI=0
insn_cost 4 for   114: r159:DI=sfp:DI-0x158
insn_cost 4 for   115: r158:DI=sfp:DI-0x130
insn_cost 4 for    72: r142:DI=r106:DI<<0x2
insn_cost 4 for    73: r141:DI=r159:DI+r142:DI
insn_cost 4 for    74: [r141:DI-0x4]=r101:SI
      REG_DEAD r141:DI
insn_cost 4 for    77: r144:DI=r158:DI+r142:DI
      REG_DEAD r142:DI
insn_cost 4 for    78: r146:SI=r101:SI<<0x1
insn_cost 4 for    79: [r144:DI-0x4]=r146:SI
      REG_DEAD r146:SI
      REG_DEAD r144:DI
insn_cost 4 for    80: r101:SI=r101:SI+0x1
insn_cost 4 for    81: r106:DI=r106:DI+0x1
insn_cost 4 for    83: cc:CC=cmp(r101:SI,0x9)
insn_cost 4 for    84: pc={(cc:CC!=0)?L82:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 966367644
insn_cost 4 for    86: r147:DI=sfp:DI-0x108
insn_cost 4 for    89: x4:DI=r147:DI
      REG_DEAD r147:DI
      REG_EQUAL sfp:DI-0x108
insn_cost 4 for    90: x3:DI=r158:DI
      REG_DEAD r158:DI
      REG_EQUAL sfp:DI-0x130
insn_cost 4 for    91: x2:DI=r159:DI
      REG_DEAD r159:DI
      REG_EQUAL sfp:DI-0x158
insn_cost 4 for    92: x1:SI=0x3
insn_cost 4 for    93: x0:SI=x1:SI
      REG_EQUAL 0x3
insn_cost 0 for    94: call [`matrix_add'] argc:0
      REG_DEAD x4:DI
      REG_DEAD x3:DI
      REG_DEAD x2:DI
      REG_DEAD x1:SI
      REG_DEAD x0:SI
      REG_CALL_DECL `matrix_add'
      REG_EH_REGION 0
insn_cost 4 for    95: r151:DI=high(`*lC1')
insn_cost 4 for    96: r150:DI=r151:DI+low(`*lC1')
      REG_DEAD r151:DI
      REG_EQUAL `*lC1'
insn_cost 4 for    97: r152:DI=sfp:DI-0x178
insn_cost 0 for    99: {r154:V4SI=[r150:DI];r155:V4SI=[r150:DI+0x10];}
      REG_DEAD r150:DI
insn_cost 0 for   100: {[r152:DI]=r154:V4SI;[r152:DI+0x10]=r155:V4SI;}
      REG_DEAD r155:V4SI
      REG_DEAD r154:V4SI
insn_cost 4 for   102: x1:SI=0x8
insn_cost 4 for   103: x0:DI=r152:DI
      REG_DEAD r152:DI
      REG_EQUAL sfp:DI-0x178
insn_cost 0 for   104: call [`bubble_sort'] argc:0
      REG_DEAD x1:SI
      REG_DEAD x0:DI
      REG_CALL_DECL `bubble_sort'
      REG_EH_REGION 0
insn_cost 4 for   109: x0:SI=0
insn_cost 0 for   110: use x0:SI

Trying 9 -> 3:
    9: r98:DI=sfp:DI-0xe0
    3: r97:DI=r98:DI
      REG_EQUAL sfp:DI-0xe0
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ ivtmp.158 ])
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -224 [0xffffffffffffff20])))
        (set (reg:DI 98 [ ivtmp.151 ])
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -224 [0xffffffffffffff20])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ ivtmp.158 ])
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -224 [0xffffffffffffff20])))
        (set (reg:DI 98 [ ivtmp.151 ])
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -224 [0xffffffffffffff20])))
    ])

Trying 11 -> 13:
   11: r108:SF=float(r102:SI)
   13: r109:SF=r108:SF*r110:SF
      REG_DEAD r108:SF
      REG_EQUAL r108:SF*1.25e+0
Failed to match this instruction:
(set (reg:SF 109)
    (mult:SF (float:SF (reg/v:SI 102 [ i ]))
        (reg:SF 110)))

Trying 13 -> 14:
   13: r109:SF=r108:SF*r110:SF
      REG_DEAD r108:SF
      REG_EQUAL r108:SF*1.25e+0
   14: [r97:DI++]=r109:SF
      REG_DEAD r109:SF
      REG_INC r97:DI
Failed to match this instruction:
(set (mem:SF (post_inc:DI (reg:DI 97 [ ivtmp.158 ])) [2 MEM[(float *)_5]+0 S4 A32])
    (mult:SF (reg:SF 108)
        (reg:SF 110)))

Trying 11, 13 -> 14:
   11: r108:SF=float(r102:SI)
   13: r109:SF=r108:SF*r110:SF
      REG_DEAD r108:SF
      REG_EQUAL r108:SF*1.25e+0
   14: [r97:DI++]=r109:SF
      REG_DEAD r109:SF
      REG_INC r97:DI
Failed to match this instruction:
(set (mem:SF (post_inc:DI (reg:DI 97 [ ivtmp.158 ])) [2 MEM[(float *)_5]+0 S4 A32])
    (mult:SF (float:SF (reg/v:SI 102 [ i ]))
        (reg:SF 110)))
Successfully matched this instruction:
(set (reg:SF 109)
    (float:SF (reg/v:SI 102 [ i ])))
Failed to match this instruction:
(set (mem:SF (post_inc:DI (reg:DI 97 [ ivtmp.158 ])) [2 MEM[(float *)_5]+0 S4 A32])
    (mult:SF (reg:SF 109)
        (reg:SF 110)))

Trying 13 -> 14:
   13: r109:SF=r108:SF*1.25e+0
      REG_DEAD r108:SF
      REG_EQUAL r108:SF*1.25e+0
   14: [r97:DI++]=r109:SF
      REG_DEAD r109:SF
      REG_INC r97:DI
Failed to match this instruction:
(set (mem:SF (post_inc:DI (reg:DI 97 [ ivtmp.158 ])) [2 MEM[(float *)_5]+0 S4 A32])
    (mult:SF (reg:SF 108)
        (const_double:SF 1.25e+0 [0x0.ap+1])))

Trying 15 -> 18:
   15: r102:SI=r102:SI+0x1
   18: cc:CC=cmp(r102:SI,0xa)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg/v:SI 102 [ i ])
                (const_int 9 [0x9])))
        (set (reg/v:SI 102 [ i ])
            (plus:SI (reg/v:SI 102 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg/v:SI 102 [ i ])
                (const_int 9 [0x9])))
        (set (reg/v:SI 102 [ i ])
            (plus:SI (reg/v:SI 102 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 18 -> 19:
   18: cc:CC=cmp(r102:SI,0xa)
   19: pc={(cc:CC!=0)?L17:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 976138700
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 102 [ i ])
            (const_int 10 [0xa]))
        (label_ref:DI 17)
        (pc)))

Trying 15, 18 -> 19:
   15: r102:SI=r102:SI+0x1
   18: cc:CC=cmp(r102:SI,0xa)
   19: pc={(cc:CC!=0)?L17:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 976138700
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 102 [ i ])
                    (const_int 9 [0x9]))
                (label_ref:DI 17)
                (pc)))
        (set (reg/v:SI 102 [ i ])
            (plus:SI (reg/v:SI 102 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 102 [ i ])
                    (const_int 9 [0x9]))
                (label_ref:DI 17)
                (pc)))
        (set (reg/v:SI 102 [ i ])
            (plus:SI (reg/v:SI 102 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 24 -> 26:
   24: r112:SF=[r98:DI]
   26: r111:SF=r112:SF*r113:SF
      REG_DEAD r112:SF
      REG_EQUAL r112:SF*7.5e-1
Failed to match this instruction:
(set (reg:SF 111)
    (mult:SF (mem:SF (reg:DI 98 [ ivtmp.151 ]) [2 MEM[(float *)_1]+0 S4 A32])
        (reg:SF 113)))

Trying 26 -> 27:
   26: r111:SF=r112:SF*r113:SF
      REG_DEAD r112:SF
      REG_EQUAL r112:SF*7.5e-1
   27: [r98:DI++]=r111:SF
      REG_DEAD r111:SF
      REG_INC r98:DI
Failed to match this instruction:
(set (mem:SF (post_inc:DI (reg:DI 98 [ ivtmp.151 ])) [2 MEM[(float *)_1]+0 S4 A32])
    (mult:SF (reg:SF 112 [ MEM[(float *)_1] ])
        (reg:SF 113)))

Trying 24, 26 -> 27:
   24: r112:SF=[r98:DI]
   26: r111:SF=r112:SF*r113:SF
      REG_DEAD r112:SF
      REG_EQUAL r112:SF*7.5e-1
   27: [r98:DI++]=r111:SF
      REG_DEAD r111:SF
      REG_INC r98:DI

Trying 26 -> 27:
   26: r111:SF=r112:SF*7.5e-1
      REG_DEAD r112:SF
      REG_EQUAL r112:SF*7.5e-1
   27: [r98:DI++]=r111:SF
      REG_DEAD r111:SF
      REG_INC r98:DI
Failed to match this instruction:
(set (mem:SF (post_inc:DI (reg:DI 98 [ ivtmp.151 ])) [2 MEM[(float *)_1]+0 S4 A32])
    (mult:SF (reg:SF 112 [ MEM[(float *)_1] ])
        (const_double:SF 7.5e-1 [0x0.cp+0])))

Trying 30 -> 31:
   30: cc:CC=cmp(r99:DI,r98:DI)
   31: pc={(cc:CC!=0)?L29:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 99 [ _13 ])
            (reg:DI 98 [ ivtmp.151 ]))
        (label_ref:DI 29)
        (pc)))

Trying 33 -> 34:
   33: r115:DI=high(`*lC4')
   34: r114:DI=r115:DI+low(`*lC4')
      REG_DEAD r115:DI
      REG_EQUAL `*lC4'
Failed to match this instruction:
(set (reg/f:DI 114)
    (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>))

Trying 34 -> 37:
   34: r114:DI=r115:DI+low(`*lC4')
      REG_DEAD r115:DI
      REG_EQUAL `*lC4'
   37: r118:TI=[r114:DI]
Failed to match this instruction:
(parallel [
        (set (reg:TI 118)
            (mem/u/c:TI (lo_sum:DI (reg/f:DI 115)
                    (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>)) [0  S16 A8]))
        (set (reg/f:DI 114)
            (lo_sum:DI (reg/f:DI 115)
                (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:TI 118)
            (mem/u/c:TI (lo_sum:DI (reg/f:DI 115)
                    (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>)) [0  S16 A8]))
        (set (reg/f:DI 114)
            (lo_sum:DI (reg/f:DI 115)
                (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>)))
    ])

Trying 33, 34 -> 37:
   33: r115:DI=high(`*lC4')
   34: r114:DI=r115:DI+low(`*lC4')
      REG_DEAD r115:DI
      REG_EQUAL `*lC4'
   37: r118:TI=[r114:DI]
Failed to match this instruction:
(parallel [
        (set (reg:TI 118)
            (mem/u/c:TI (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>) [0  S16 A8]))
        (set (reg/f:DI 114)
            (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:TI 118)
            (mem/u/c:TI (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>) [0  S16 A8]))
        (set (reg/f:DI 114)
            (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>))
    ])
Failed to match this instruction:
(set (reg/f:DI 114)
    (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>))

Trying 34 -> 37:
   34: r114:DI=`*lC4'
      REG_DEAD r115:DI
      REG_EQUAL `*lC4'
   37: r118:TI=[r114:DI]
Failed to match this instruction:
(parallel [
        (set (reg:TI 118)
            (mem/u/c:TI (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>) [0  S16 A8]))
        (set (reg/f:DI 114)
            (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:TI 118)
            (mem/u/c:TI (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>) [0  S16 A8]))
        (set (reg/f:DI 114)
            (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>))
    ])

Trying 37 -> 38:
   37: r118:TI=[r114:DI]
   38: [sfp:DI-0xb8]=r118:TI
      REG_DEAD r118:TI
Failed to match this instruction:
(set (mem/c:TI (plus:DI (reg/f:DI 64 sfp)
            (const_int -184 [0xffffffffffffff48])) [0 str+0 S16 A64])
    (mem/u/c:TI (reg/f:DI 114) [0  S16 A8]))

Trying 34, 37 -> 38:
   34: r114:DI=r115:DI+low(`*lC4')
      REG_DEAD r115:DI
      REG_EQUAL `*lC4'
   37: r118:TI=[r114:DI]
   38: [sfp:DI-0xb8]=r118:TI
      REG_DEAD r118:TI
Failed to match this instruction:
(parallel [
        (set (mem/c:TI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -184 [0xffffffffffffff48])) [0 str+0 S16 A64])
            (mem/u/c:TI (lo_sum:DI (reg/f:DI 115)
                    (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>)) [0  S16 A8]))
        (set (reg/f:DI 114)
            (lo_sum:DI (reg/f:DI 115)
                (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>)))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:TI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -184 [0xffffffffffffff48])) [0 str+0 S16 A64])
            (mem/u/c:TI (lo_sum:DI (reg/f:DI 115)
                    (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>)) [0  S16 A8]))
        (set (reg/f:DI 114)
            (lo_sum:DI (reg/f:DI 115)
                (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>)))
    ])
Successfully matched this instruction:
(set (reg/f:DI 114)
    (lo_sum:DI (reg/f:DI 115)
        (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>)))
Failed to match this instruction:
(set (mem/c:TI (plus:DI (reg/f:DI 64 sfp)
            (const_int -184 [0xffffffffffffff48])) [0 str+0 S16 A64])
    (mem/u/c:TI (lo_sum:DI (reg/f:DI 115)
            (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>)) [0  S16 A8]))

Trying 33, 34, 37 -> 38:
   33: r115:DI=high(`*lC4')
   34: r114:DI=r115:DI+low(`*lC4')
      REG_DEAD r115:DI
      REG_EQUAL `*lC4'
   37: r118:TI=[r114:DI]
   38: [sfp:DI-0xb8]=r118:TI
      REG_DEAD r118:TI
Failed to match this instruction:
(parallel [
        (set (mem/c:TI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -184 [0xffffffffffffff48])) [0 str+0 S16 A64])
            (mem/u/c:TI (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>) [0  S16 A8]))
        (set (reg/f:DI 114)
            (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:TI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -184 [0xffffffffffffff48])) [0 str+0 S16 A64])
            (mem/u/c:TI (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>) [0  S16 A8]))
        (set (reg/f:DI 114)
            (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>))
    ])
Failed to match this instruction:
(set (reg/f:DI 114)
    (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>))

Trying 43 -> 44:
   43: r123:DI=[r114:DI+0xe]
      REG_DEAD r114:DI
   44: [sfp:DI-0xaa]=r123:DI
      REG_DEAD r123:DI
Failed to match this instruction:
(set (mem/c:DI (plus:DI (reg/f:DI 64 sfp)
            (const_int -170 [0xffffffffffffff56])) [0 str+14 S8 A16])
    (mem/u/c:DI (plus:DI (reg/f:DI 114)
            (const_int 14 [0xe])) [0  S8 A8]))

Trying 45 -> 47:
   45: r124:DI=sfp:DI-0xa2
   47: {[r124:DI]=r125:V16QI;[r124:DI+0x10]=r125:V16QI;}
Failed to match this instruction:
(parallel [
        (set (mem/c:V16QI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -162 [0xffffffffffffff5e])) [0 str+22 S16 A16])
            (reg:V16QI 125))
        (set (mem/c:V16QI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -146 [0xffffffffffffff6e])) [0 str+38 S16 A16])
            (reg:V16QI 125))
        (set (reg/f:DI 124)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -162 [0xffffffffffffff5e])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V16QI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -162 [0xffffffffffffff5e])) [0 str+22 S16 A16])
            (reg:V16QI 125))
        (set (mem/c:V16QI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -146 [0xffffffffffffff6e])) [0 str+38 S16 A16])
            (reg:V16QI 125))
        (set (reg/f:DI 124)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -162 [0xffffffffffffff5e])))
    ])

Trying 46 -> 47:
   46: r125:V16QI=const_vector
   47: {[r124:DI]=r125:V16QI;[r124:DI+0x10]=r125:V16QI;}
Failed to match this instruction:
(parallel [
        (set (mem/c:V16QI (reg/f:DI 124) [0 str+22 S16 A16])
            (const_vector:V16QI [
                    (const_int 0 [0]) repeated x16
                ]))
        (set (mem/c:V16QI (plus:DI (reg/f:DI 124)
                    (const_int 16 [0x10])) [0 str+38 S16 A16])
            (const_vector:V16QI [
                    (const_int 0 [0]) repeated x16
                ]))
        (set (reg:V16QI 125)
            (const_vector:V16QI [
                    (const_int 0 [0]) repeated x16
                ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V16QI (reg/f:DI 124) [0 str+22 S16 A16])
            (const_vector:V16QI [
                    (const_int 0 [0]) repeated x16
                ]))
        (set (mem/c:V16QI (plus:DI (reg/f:DI 124)
                    (const_int 16 [0x10])) [0 str+38 S16 A16])
            (const_vector:V16QI [
                    (const_int 0 [0]) repeated x16
                ]))
        (set (reg:V16QI 125)
            (const_vector:V16QI [
                    (const_int 0 [0]) repeated x16
                ]))
    ])

Trying 46, 45 -> 47:
   46: r125:V16QI=const_vector
   45: r124:DI=sfp:DI-0xa2
   47: {[r124:DI]=r125:V16QI;[r124:DI+0x10]=r125:V16QI;}
Failed to match this instruction:
(parallel [
        (set (mem/c:V16QI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -162 [0xffffffffffffff5e])) [0 str+22 S16 A16])
            (const_vector:V16QI [
                    (const_int 0 [0]) repeated x16
                ]))
        (set (mem/c:V16QI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -146 [0xffffffffffffff6e])) [0 str+38 S16 A16])
            (const_vector:V16QI [
                    (const_int 0 [0]) repeated x16
                ]))
        (set (reg:V16QI 125)
            (const_vector:V16QI [
                    (const_int 0 [0]) repeated x16
                ]))
        (set (reg/f:DI 124)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -162 [0xffffffffffffff5e])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V16QI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -162 [0xffffffffffffff5e])) [0 str+22 S16 A16])
            (const_vector:V16QI [
                    (const_int 0 [0]) repeated x16
                ]))
        (set (mem/c:V16QI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -146 [0xffffffffffffff6e])) [0 str+38 S16 A16])
            (const_vector:V16QI [
                    (const_int 0 [0]) repeated x16
                ]))
        (set (reg:V16QI 125)
            (const_vector:V16QI [
                    (const_int 0 [0]) repeated x16
                ]))
        (set (reg/f:DI 124)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -162 [0xffffffffffffff5e])))
    ])

Trying 35 -> 50:
   35: r116:DI=sfp:DI-0xb8
   50: x0:DI=r116:DI
      REG_DEAD r116:DI
      REG_EQUAL sfp:DI-0xb8
Successfully matched this instruction:
(set (reg:DI 0 x0)
    (plus:DI (reg/f:DI 64 sfp)
        (const_int -184 [0xffffffffffffff48])))
allowing combination of insns 35 and 50
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 35.
modifying insn i3    50: x0:DI=sfp:DI-0xb8
deferring rescan insn with uid = 50.

Trying 50 -> 51:
   50: x0:DI=sfp:DI-0xb8
   51: call [`reverse_chars'] argc:0
      REG_DEAD x0:DI
      REG_CALL_DECL `reverse_chars'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 52 -> 53:
   52: r128:DI=high(`*lC0')
   53: r127:DI=r128:DI+low(`*lC0')
      REG_DEAD r128:DI
      REG_EQUAL `*lC0'
Failed to match this instruction:
(set (reg/f:DI 127)
    (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>))

Trying 53 -> 56:
   53: r127:DI=r128:DI+low(`*lC0')
      REG_DEAD r128:DI
      REG_EQUAL `*lC0'
   56: {r131:V4SI=[r127:DI];r132:V4SI=[r127:DI+0x10];}
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 131)
            (mem/u/c:V4SI (lo_sum:DI (reg/f:DI 128)
                    (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)) [0  S16 A32]))
        (set (reg:V4SI 132)
            (mem/u/c:V4SI (plus:DI (lo_sum:DI (reg/f:DI 128)
                        (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>))
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 127)
            (lo_sum:DI (reg/f:DI 128)
                (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 131)
            (mem/u/c:V4SI (lo_sum:DI (reg/f:DI 128)
                    (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)) [0  S16 A32]))
        (set (reg:V4SI 132)
            (mem/u/c:V4SI (plus:DI (lo_sum:DI (reg/f:DI 128)
                        (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>))
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 127)
            (lo_sum:DI (reg/f:DI 128)
                (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)))
    ])

Trying 52, 53 -> 56:
   52: r128:DI=high(`*lC0')
   53: r127:DI=r128:DI+low(`*lC0')
      REG_DEAD r128:DI
      REG_EQUAL `*lC0'
   56: {r131:V4SI=[r127:DI];r132:V4SI=[r127:DI+0x10];}
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 131)
            (mem/u/c:V4SI (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>) [0  S16 A32]))
        (set (reg:V4SI 132)
            (mem/u/c:V4SI (const:DI (plus:DI (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)
                        (const_int 16 [0x10]))) [0  S16 A32]))
        (set (reg/f:DI 127)
            (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 131)
            (mem/u/c:V4SI (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>) [0  S16 A32]))
        (set (reg:V4SI 132)
            (mem/u/c:V4SI (const:DI (plus:DI (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)
                        (const_int 16 [0x10]))) [0  S16 A32]))
        (set (reg/f:DI 127)
            (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>))
    ])

Trying 53 -> 56:
   53: r127:DI=`*lC0'
      REG_DEAD r128:DI
      REG_EQUAL `*lC0'
   56: {r131:V4SI=[r127:DI];r132:V4SI=[r127:DI+0x10];}
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 131)
            (mem/u/c:V4SI (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>) [0  S16 A32]))
        (set (reg:V4SI 132)
            (mem/u/c:V4SI (const:DI (plus:DI (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)
                        (const_int 16 [0x10]))) [0  S16 A32]))
        (set (reg/f:DI 127)
            (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 131)
            (mem/u/c:V4SI (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>) [0  S16 A32]))
        (set (reg:V4SI 132)
            (mem/u/c:V4SI (const:DI (plus:DI (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)
                        (const_int 16 [0x10]))) [0  S16 A32]))
        (set (reg/f:DI 127)
            (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>))
    ])

Trying 54 -> 57:
   54: r129:DI=sfp:DI-0x78
   57: {[r129:DI]=r131:V4SI;[r129:DI+0x10]=r132:V4SI;}
      REG_DEAD r132:V4SI
      REG_DEAD r131:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -120 [0xffffffffffffff88])) [3 rec+0 S16 A64])
            (reg:V4SI 131))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -104 [0xffffffffffffff98])) [3 rec+16 S16 A64])
            (reg:V4SI 132))
        (set (reg/f:DI 129)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -120 [0xffffffffffffff88])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -120 [0xffffffffffffff88])) [3 rec+0 S16 A64])
            (reg:V4SI 131))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -104 [0xffffffffffffff98])) [3 rec+16 S16 A64])
            (reg:V4SI 132))
        (set (reg/f:DI 129)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -120 [0xffffffffffffff88])))
    ])

Trying 56 -> 57:
   56: {r131:V4SI=[r127:DI];r132:V4SI=[r127:DI+0x10];}
   57: {[r129:DI]=r131:V4SI;[r129:DI+0x10]=r132:V4SI;}
      REG_DEAD r132:V4SI
      REG_DEAD r131:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 129) [3 rec+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 127) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 16 [0x10])) [3 rec+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 129) [3 rec+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 127) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 16 [0x10])) [3 rec+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])

Trying 56 -> 57:
   56: {r131:V4SI=[r127:DI];r132:V4SI=[r127:DI+0x10];}
   57: {[r129:DI]=r131:V4SI;[r129:DI+0x10]=r132:V4SI;}
      REG_DEAD r132:V4SI
      REG_DEAD r131:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 129) [3 rec+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 127) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 16 [0x10])) [3 rec+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 129) [3 rec+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 127) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 16 [0x10])) [3 rec+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])

Trying 53, 56 -> 57:
   53: r127:DI=r128:DI+low(`*lC0')
      REG_DEAD r128:DI
      REG_EQUAL `*lC0'
   56: {r131:V4SI=[r127:DI];r132:V4SI=[r127:DI+0x10];}
   57: {[r129:DI]=r131:V4SI;[r129:DI+0x10]=r132:V4SI;}
      REG_DEAD r132:V4SI
      REG_DEAD r131:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 129) [3 rec+0 S16 A64])
            (mem/u/c:V4SI (lo_sum:DI (reg/f:DI 128)
                    (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 16 [0x10])) [3 rec+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (lo_sum:DI (reg/f:DI 128)
                        (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>))
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 127)
            (lo_sum:DI (reg/f:DI 128)
                (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 129) [3 rec+0 S16 A64])
            (mem/u/c:V4SI (lo_sum:DI (reg/f:DI 128)
                    (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 16 [0x10])) [3 rec+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (lo_sum:DI (reg/f:DI 128)
                        (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>))
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 127)
            (lo_sum:DI (reg/f:DI 128)
                (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)))
    ])

Trying 53, 56 -> 57:
   53: r127:DI=r128:DI+low(`*lC0')
      REG_DEAD r128:DI
      REG_EQUAL `*lC0'
   56: {r131:V4SI=[r127:DI];r132:V4SI=[r127:DI+0x10];}
   57: {[r129:DI]=r131:V4SI;[r129:DI+0x10]=r132:V4SI;}
      REG_DEAD r132:V4SI
      REG_DEAD r131:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 129) [3 rec+0 S16 A64])
            (mem/u/c:V4SI (lo_sum:DI (reg/f:DI 128)
                    (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 16 [0x10])) [3 rec+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (lo_sum:DI (reg/f:DI 128)
                        (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>))
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 127)
            (lo_sum:DI (reg/f:DI 128)
                (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 129) [3 rec+0 S16 A64])
            (mem/u/c:V4SI (lo_sum:DI (reg/f:DI 128)
                    (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 16 [0x10])) [3 rec+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (lo_sum:DI (reg/f:DI 128)
                        (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>))
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 127)
            (lo_sum:DI (reg/f:DI 128)
                (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)))
    ])

Trying 56, 54 -> 57:
   56: {r131:V4SI=[r127:DI];r132:V4SI=[r127:DI+0x10];}
   54: r129:DI=sfp:DI-0x78
   57: {[r129:DI]=r131:V4SI;[r129:DI+0x10]=r132:V4SI;}
      REG_DEAD r132:V4SI
      REG_DEAD r131:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -120 [0xffffffffffffff88])) [3 rec+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 127) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -104 [0xffffffffffffff98])) [3 rec+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 129)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -120 [0xffffffffffffff88])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -120 [0xffffffffffffff88])) [3 rec+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 127) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -104 [0xffffffffffffff98])) [3 rec+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 129)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -120 [0xffffffffffffff88])))
    ])

Trying 56, 54 -> 57:
   56: {r131:V4SI=[r127:DI];r132:V4SI=[r127:DI+0x10];}
   54: r129:DI=sfp:DI-0x78
   57: {[r129:DI]=r131:V4SI;[r129:DI+0x10]=r132:V4SI;}
      REG_DEAD r132:V4SI
      REG_DEAD r131:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -120 [0xffffffffffffff88])) [3 rec+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 127) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -104 [0xffffffffffffff98])) [3 rec+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 129)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -120 [0xffffffffffffff88])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -120 [0xffffffffffffff88])) [3 rec+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 127) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -104 [0xffffffffffffff98])) [3 rec+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 129)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -120 [0xffffffffffffff88])))
    ])

Trying 52, 53, 56 -> 57:
   52: r128:DI=high(`*lC0')
   53: r127:DI=r128:DI+low(`*lC0')
      REG_DEAD r128:DI
      REG_EQUAL `*lC0'
   56: {r131:V4SI=[r127:DI];r132:V4SI=[r127:DI+0x10];}
   57: {[r129:DI]=r131:V4SI;[r129:DI+0x10]=r132:V4SI;}
      REG_DEAD r132:V4SI
      REG_DEAD r131:V4SI
Can't combine i2 into i3

Trying 52, 53, 56 -> 57:
   52: r128:DI=high(`*lC0')
   53: r127:DI=r128:DI+low(`*lC0')
      REG_DEAD r128:DI
      REG_EQUAL `*lC0'
   56: {r131:V4SI=[r127:DI];r132:V4SI=[r127:DI+0x10];}
   57: {[r129:DI]=r131:V4SI;[r129:DI+0x10]=r132:V4SI;}
      REG_DEAD r132:V4SI
      REG_DEAD r131:V4SI
Can't combine i2 into i3

Trying 58 -> 59:
   58: {r133:V4SI=[r127:DI+0x20];r134:V4SI=[r127:DI+0x30];}
   59: {[r129:DI+0x20]=r133:V4SI;[r129:DI+0x30]=r134:V4SI;}
      REG_DEAD r134:V4SI
      REG_DEAD r133:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 32 [0x20])) [3 rec+32 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 32 [0x20])) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 48 [0x30])) [3 rec+48 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 48 [0x30])) [0  S16 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 32 [0x20])) [3 rec+32 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 32 [0x20])) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 48 [0x30])) [3 rec+48 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 48 [0x30])) [0  S16 A32]))
    ])

Trying 58 -> 59:
   58: {r133:V4SI=[r127:DI+0x20];r134:V4SI=[r127:DI+0x30];}
   59: {[r129:DI+0x20]=r133:V4SI;[r129:DI+0x30]=r134:V4SI;}
      REG_DEAD r134:V4SI
      REG_DEAD r133:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 32 [0x20])) [3 rec+32 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 32 [0x20])) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 48 [0x30])) [3 rec+48 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 48 [0x30])) [0  S16 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 32 [0x20])) [3 rec+32 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 32 [0x20])) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 48 [0x30])) [3 rec+48 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 48 [0x30])) [0  S16 A32]))
    ])

Trying 60 -> 61:
   60: {r135:V4SI=[r127:DI+0x40];r136:V4SI=[r127:DI+0x50];}
   61: {[r129:DI+0x40]=r135:V4SI;[r129:DI+0x50]=r136:V4SI;}
      REG_DEAD r136:V4SI
      REG_DEAD r135:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 64 [0x40])) [3 rec+64 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 64 [0x40])) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 80 [0x50])) [3 rec+80 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 80 [0x50])) [0  S16 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 64 [0x40])) [3 rec+64 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 64 [0x40])) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 80 [0x50])) [3 rec+80 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 80 [0x50])) [0  S16 A32]))
    ])

Trying 60 -> 61:
   60: {r135:V4SI=[r127:DI+0x40];r136:V4SI=[r127:DI+0x50];}
   61: {[r129:DI+0x40]=r135:V4SI;[r129:DI+0x50]=r136:V4SI;}
      REG_DEAD r136:V4SI
      REG_DEAD r135:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 64 [0x40])) [3 rec+64 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 64 [0x40])) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 80 [0x50])) [3 rec+80 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 80 [0x50])) [0  S16 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 64 [0x40])) [3 rec+64 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 64 [0x40])) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                    (const_int 80 [0x50])) [3 rec+80 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                    (const_int 80 [0x50])) [0  S16 A32]))
    ])

Trying 62 -> 63:
   62: r137:V4SI=[r127:DI+0x60]
   63: [r129:DI+0x60]=r137:V4SI
      REG_DEAD r137:V4SI
Failed to match this instruction:
(set (mem/c:V4SI (plus:DI (reg/f:DI 129)
            (const_int 96 [0x60])) [3 rec+96 S16 A64])
    (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
            (const_int 96 [0x60])) [0  S16 A32]))

Trying 64 -> 65:
   64: r138:DI=[r127:DI+0x70]
      REG_DEAD r127:DI
   65: [r129:DI+0x70]=r138:DI
      REG_DEAD r138:DI
Failed to match this instruction:
(set (mem/c:DI (plus:DI (reg/f:DI 129)
            (const_int 112 [0x70])) [3 rec+112 S8 A64])
    (mem/u/c:DI (plus:DI (reg/f:DI 127)
            (const_int 112 [0x70])) [0  S8 A32]))

Trying 67 -> 69:
   67: x1:SI=0x3
   69: call [`update_records'] argc:0
      REG_DEAD x1:SI
      REG_DEAD x0:DI
      REG_CALL_DECL `update_records'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 68 -> 69:
   68: x0:DI=r129:DI
      REG_DEAD r129:DI
      REG_EQUAL sfp:DI-0x78
   69: call [`update_records'] argc:0
      REG_DEAD x1:SI
      REG_DEAD x0:DI
      REG_CALL_DECL `update_records'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 68, 67 -> 69:
   68: x0:DI=r129:DI
      REG_DEAD r129:DI
      REG_EQUAL sfp:DI-0x78
   67: x1:SI=0x3
   69: call [`update_records'] argc:0
      REG_DEAD x1:SI
      REG_DEAD x0:DI
      REG_CALL_DECL `update_records'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 72 -> 73:
   72: r142:DI=r106:DI<<0x2
   73: r141:DI=r159:DI+r142:DI
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 141)
            (plus:DI (ashift:DI (reg:DI 106 [ ivtmp.139 ])
                    (const_int 2 [0x2]))
                (reg/f:DI 159)))
        (set (reg:DI 142)
            (ashift:DI (reg:DI 106 [ ivtmp.139 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 141)
            (plus:DI (ashift:DI (reg:DI 106 [ ivtmp.139 ])
                    (const_int 2 [0x2]))
                (reg/f:DI 159)))
        (set (reg:DI 142)
            (ashift:DI (reg:DI 106 [ ivtmp.139 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:DI 142)
    (ashift:DI (reg:DI 106 [ ivtmp.139 ])
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg/f:DI 141)
    (plus:DI (ashift:DI (reg:DI 106 [ ivtmp.139 ])
            (const_int 2 [0x2]))
        (reg/f:DI 159)))
rejecting combination of insns 72 and 73
original costs 4 + 4 = 8
replacement costs 4 + 8 = 12

Trying 73 -> 74:
   73: r141:DI=r159:DI+r142:DI
   74: [r141:DI-0x4]=r101:SI
      REG_DEAD r141:DI
Failed to match this instruction:
(set (mem:SI (plus:DI (plus:DI (reg/f:DI 159)
                (reg:DI 142))
            (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)&A + -4B + ivtmp.139_55 * 4]+0 S4 A32])
    (reg/v:SI 101 [ i ]))

Trying 72, 73 -> 74:
   72: r142:DI=r106:DI<<0x2
   73: r141:DI=r159:DI+r142:DI
   74: [r141:DI-0x4]=r101:SI
      REG_DEAD r141:DI
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (plus:DI (mult:DI (reg:DI 106 [ ivtmp.139 ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 159))
                    (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)&A + -4B + ivtmp.139_55 * 4]+0 S4 A32])
            (reg/v:SI 101 [ i ]))
        (set (reg:DI 142)
            (ashift:DI (reg:DI 106 [ ivtmp.139 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (plus:DI (mult:DI (reg:DI 106 [ ivtmp.139 ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 159))
                    (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)&A + -4B + ivtmp.139_55 * 4]+0 S4 A32])
            (reg/v:SI 101 [ i ]))
        (set (reg:DI 142)
            (ashift:DI (reg:DI 106 [ ivtmp.139 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:DI 142)
    (ashift:DI (reg:DI 106 [ ivtmp.139 ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (mem:SI (plus:DI (plus:DI (mult:DI (reg:DI 106 [ ivtmp.139 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 159))
            (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)&A + -4B + ivtmp.139_55 * 4]+0 S4 A32])
    (reg/v:SI 101 [ i ]))

Trying 77 -> 79:
   77: r144:DI=r158:DI+r142:DI
      REG_DEAD r142:DI
   79: [r144:DI-0x4]=r146:SI
      REG_DEAD r146:SI
      REG_DEAD r144:DI
Failed to match this instruction:
(set (mem:SI (plus:DI (plus:DI (reg/f:DI 158)
                (reg:DI 142))
            (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)&B + -4B + ivtmp.139_55 * 4]+0 S4 A32])
    (reg:SI 146))

Trying 78 -> 79:
   78: r146:SI=r101:SI<<0x1
   79: [r144:DI-0x4]=r146:SI
      REG_DEAD r146:SI
      REG_DEAD r144:DI
Failed to match this instruction:
(set (mem:SI (plus:DI (reg/f:DI 144)
            (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)&B + -4B + ivtmp.139_55 * 4]+0 S4 A32])
    (ashift:SI (reg/v:SI 101 [ i ])
        (const_int 1 [0x1])))

Trying 78, 77 -> 79:
   78: r146:SI=r101:SI<<0x1
   77: r144:DI=r158:DI+r142:DI
      REG_DEAD r142:DI
   79: [r144:DI-0x4]=r146:SI
      REG_DEAD r146:SI
      REG_DEAD r144:DI
Failed to match this instruction:
(set (mem:SI (plus:DI (plus:DI (reg/f:DI 158)
                (reg:DI 142))
            (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)&B + -4B + ivtmp.139_55 * 4]+0 S4 A32])
    (ashift:SI (reg/v:SI 101 [ i ])
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:DI 146)
    (plus:DI (reg/f:DI 158)
        (reg:DI 142)))
Failed to match this instruction:
(set (mem:SI (plus:DI (reg:DI 146)
            (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)&B + -4B + ivtmp.139_55 * 4]+0 S4 A32])
    (ashift:SI (reg/v:SI 101 [ i ])
        (const_int 1 [0x1])))

Trying 80 -> 83:
   80: r101:SI=r101:SI+0x1
   83: cc:CC=cmp(r101:SI,0x9)
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg/v:SI 101 [ i ])
                (const_int 8 [0x8])))
        (set (reg/v:SI 101 [ i ])
            (plus:SI (reg/v:SI 101 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 66 cc)
            (compare:CC (reg/v:SI 101 [ i ])
                (const_int 8 [0x8])))
        (set (reg/v:SI 101 [ i ])
            (plus:SI (reg/v:SI 101 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 83 -> 84:
   83: cc:CC=cmp(r101:SI,0x9)
   84: pc={(cc:CC!=0)?L82:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 966367644
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 101 [ i ])
            (const_int 9 [0x9]))
        (label_ref:DI 82)
        (pc)))

Trying 80, 83 -> 84:
   80: r101:SI=r101:SI+0x1
   83: cc:CC=cmp(r101:SI,0x9)
   84: pc={(cc:CC!=0)?L82:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 966367644
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 101 [ i ])
                    (const_int 8 [0x8]))
                (label_ref:DI 82)
                (pc)))
        (set (reg/v:SI 101 [ i ])
            (plus:SI (reg/v:SI 101 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 101 [ i ])
                    (const_int 8 [0x8]))
                (label_ref:DI 82)
                (pc)))
        (set (reg/v:SI 101 [ i ])
            (plus:SI (reg/v:SI 101 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 86 -> 89:
   86: r147:DI=sfp:DI-0x108
   89: x4:DI=r147:DI
      REG_DEAD r147:DI
      REG_EQUAL sfp:DI-0x108
Successfully matched this instruction:
(set (reg:DI 4 x4)
    (plus:DI (reg/f:DI 64 sfp)
        (const_int -264 [0xfffffffffffffef8])))
allowing combination of insns 86 and 89
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 86.
modifying insn i3    89: x4:DI=sfp:DI-0x108
deferring rescan insn with uid = 89.

Trying 89 -> 94:
   89: x4:DI=sfp:DI-0x108
   94: call [`matrix_add'] argc:0
      REG_DEAD x4:DI
      REG_DEAD x3:DI
      REG_DEAD x2:DI
      REG_DEAD x1:SI
      REG_DEAD x0:SI
      REG_CALL_DECL `matrix_add'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 90 -> 94:
   90: x3:DI=r158:DI
      REG_DEAD r158:DI
      REG_EQUAL sfp:DI-0x130
   94: call [`matrix_add'] argc:0
      REG_DEAD x4:DI
      REG_DEAD x3:DI
      REG_DEAD x2:DI
      REG_DEAD x1:SI
      REG_DEAD x0:SI
      REG_CALL_DECL `matrix_add'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 91 -> 94:
   91: x2:DI=r159:DI
      REG_DEAD r159:DI
      REG_EQUAL sfp:DI-0x158
   94: call [`matrix_add'] argc:0
      REG_DEAD x4:DI
      REG_DEAD x3:DI
      REG_DEAD x2:DI
      REG_DEAD x1:SI
      REG_DEAD x0:SI
      REG_CALL_DECL `matrix_add'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 90, 89 -> 94:
   90: x3:DI=r158:DI
      REG_DEAD r158:DI
      REG_EQUAL sfp:DI-0x130
   89: x4:DI=sfp:DI-0x108
   94: call [`matrix_add'] argc:0
      REG_DEAD x4:DI
      REG_DEAD x3:DI
      REG_DEAD x2:DI
      REG_DEAD x1:SI
      REG_DEAD x0:SI
      REG_CALL_DECL `matrix_add'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 91, 89 -> 94:
   91: x2:DI=r159:DI
      REG_DEAD r159:DI
      REG_EQUAL sfp:DI-0x158
   89: x4:DI=sfp:DI-0x108
   94: call [`matrix_add'] argc:0
      REG_DEAD x4:DI
      REG_DEAD x3:DI
      REG_DEAD x2:DI
      REG_DEAD x1:SI
      REG_DEAD x0:SI
      REG_CALL_DECL `matrix_add'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 91, 90 -> 94:
   91: x2:DI=r159:DI
      REG_DEAD r159:DI
      REG_EQUAL sfp:DI-0x158
   90: x3:DI=r158:DI
      REG_DEAD r158:DI
      REG_EQUAL sfp:DI-0x130
   94: call [`matrix_add'] argc:0
      REG_DEAD x4:DI
      REG_DEAD x3:DI
      REG_DEAD x2:DI
      REG_DEAD x1:SI
      REG_DEAD x0:SI
      REG_CALL_DECL `matrix_add'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 93 -> 94:
   93: x0:SI=0x3
      REG_EQUAL 0x3
   94: call [`matrix_add'] argc:0
      REG_DEAD x4:DI
      REG_DEAD x3:DI
      REG_DEAD x2:DI
      REG_DEAD x1:SI
      REG_DEAD x0:SI
      REG_CALL_DECL `matrix_add'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 95 -> 96:
   95: r151:DI=high(`*lC1')
   96: r150:DI=r151:DI+low(`*lC1')
      REG_DEAD r151:DI
      REG_EQUAL `*lC1'
Failed to match this instruction:
(set (reg/f:DI 150)
    (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>))

Trying 96 -> 99:
   96: r150:DI=r151:DI+low(`*lC1')
      REG_DEAD r151:DI
      REG_EQUAL `*lC1'
   99: {r154:V4SI=[r150:DI];r155:V4SI=[r150:DI+0x10];}
      REG_DEAD r150:DI
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 154)
            (mem/u/c:V4SI (lo_sum:DI (reg/f:DI 151)
                    (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>)) [0  S16 A32]))
        (set (reg:V4SI 155)
            (mem/u/c:V4SI (plus:DI (lo_sum:DI (reg/f:DI 151)
                        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>))
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 154)
            (mem/u/c:V4SI (lo_sum:DI (reg/f:DI 151)
                    (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>)) [0  S16 A32]))
        (set (reg:V4SI 155)
            (mem/u/c:V4SI (plus:DI (lo_sum:DI (reg/f:DI 151)
                        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>))
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])
Failed to match this instruction:
(set (reg:V4SI 155)
    (mem/u/c:V4SI (plus:DI (lo_sum:DI (reg/f:DI 151)
                (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>))
            (const_int 16 [0x10])) [0  S16 A32]))

Trying 95, 96 -> 99:
   95: r151:DI=high(`*lC1')
   96: r150:DI=r151:DI+low(`*lC1')
      REG_DEAD r151:DI
      REG_EQUAL `*lC1'
   99: {r154:V4SI=[r150:DI];r155:V4SI=[r150:DI+0x10];}
      REG_DEAD r150:DI
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 154)
            (mem/u/c:V4SI (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>) [0  S16 A32]))
        (set (reg:V4SI 155)
            (mem/u/c:V4SI (const:DI (plus:DI (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>)
                        (const_int 16 [0x10]))) [0  S16 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 154)
            (mem/u/c:V4SI (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>) [0  S16 A32]))
        (set (reg:V4SI 155)
            (mem/u/c:V4SI (const:DI (plus:DI (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>)
                        (const_int 16 [0x10]))) [0  S16 A32]))
    ])
Failed to match this instruction:
(set (reg:V4SI 155)
    (mem/u/c:V4SI (const:DI (plus:DI (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>)
                (const_int 16 [0x10]))) [0  S16 A32]))

Trying 96 -> 99:
   96: r150:DI=`*lC1'
      REG_DEAD r151:DI
      REG_EQUAL `*lC1'
   99: {r154:V4SI=[r150:DI];r155:V4SI=[r150:DI+0x10];}
      REG_DEAD r150:DI
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 154)
            (mem/u/c:V4SI (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>) [0  S16 A32]))
        (set (reg:V4SI 155)
            (mem/u/c:V4SI (const:DI (plus:DI (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>)
                        (const_int 16 [0x10]))) [0  S16 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:V4SI 154)
            (mem/u/c:V4SI (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>) [0  S16 A32]))
        (set (reg:V4SI 155)
            (mem/u/c:V4SI (const:DI (plus:DI (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>)
                        (const_int 16 [0x10]))) [0  S16 A32]))
    ])
Failed to match this instruction:
(set (reg:V4SI 155)
    (mem/u/c:V4SI (const:DI (plus:DI (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>)
                (const_int 16 [0x10]))) [0  S16 A32]))

Trying 97 -> 100:
   97: r152:DI=sfp:DI-0x178
  100: {[r152:DI]=r154:V4SI;[r152:DI+0x10]=r155:V4SI;}
      REG_DEAD r155:V4SI
      REG_DEAD r154:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -376 [0xfffffffffffffe88])) [1 sortarr+0 S16 A64])
            (reg:V4SI 154))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -360 [0xfffffffffffffe98])) [1 sortarr+16 S16 A64])
            (reg:V4SI 155))
        (set (reg/f:DI 152)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -376 [0xfffffffffffffe88])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -376 [0xfffffffffffffe88])) [1 sortarr+0 S16 A64])
            (reg:V4SI 154))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -360 [0xfffffffffffffe98])) [1 sortarr+16 S16 A64])
            (reg:V4SI 155))
        (set (reg/f:DI 152)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -376 [0xfffffffffffffe88])))
    ])

Trying 99 -> 100:
   99: {r154:V4SI=[r150:DI];r155:V4SI=[r150:DI+0x10];}
      REG_DEAD r150:DI
  100: {[r152:DI]=r154:V4SI;[r152:DI+0x10]=r155:V4SI;}
      REG_DEAD r155:V4SI
      REG_DEAD r154:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 152) [1 sortarr+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 150) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 152)
                    (const_int 16 [0x10])) [1 sortarr+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 150)
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 152) [1 sortarr+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 150) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 152)
                    (const_int 16 [0x10])) [1 sortarr+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 150)
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])

Trying 99 -> 100:
   99: {r154:V4SI=[r150:DI];r155:V4SI=[r150:DI+0x10];}
      REG_DEAD r150:DI
  100: {[r152:DI]=r154:V4SI;[r152:DI+0x10]=r155:V4SI;}
      REG_DEAD r155:V4SI
      REG_DEAD r154:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 152) [1 sortarr+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 150) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 152)
                    (const_int 16 [0x10])) [1 sortarr+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 150)
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 152) [1 sortarr+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 150) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 152)
                    (const_int 16 [0x10])) [1 sortarr+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 150)
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])

Trying 96, 99 -> 100:
   96: r150:DI=r151:DI+low(`*lC1')
      REG_DEAD r151:DI
      REG_EQUAL `*lC1'
   99: {r154:V4SI=[r150:DI];r155:V4SI=[r150:DI+0x10];}
      REG_DEAD r150:DI
  100: {[r152:DI]=r154:V4SI;[r152:DI+0x10]=r155:V4SI;}
      REG_DEAD r155:V4SI
      REG_DEAD r154:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 152) [1 sortarr+0 S16 A64])
            (mem/u/c:V4SI (lo_sum:DI (reg/f:DI 151)
                    (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>)) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 152)
                    (const_int 16 [0x10])) [1 sortarr+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (lo_sum:DI (reg/f:DI 151)
                        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>))
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 152) [1 sortarr+0 S16 A64])
            (mem/u/c:V4SI (lo_sum:DI (reg/f:DI 151)
                    (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>)) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 152)
                    (const_int 16 [0x10])) [1 sortarr+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (lo_sum:DI (reg/f:DI 151)
                        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>))
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])

Trying 96, 99 -> 100:
   96: r150:DI=r151:DI+low(`*lC1')
      REG_DEAD r151:DI
      REG_EQUAL `*lC1'
   99: {r154:V4SI=[r150:DI];r155:V4SI=[r150:DI+0x10];}
      REG_DEAD r150:DI
  100: {[r152:DI]=r154:V4SI;[r152:DI+0x10]=r155:V4SI;}
      REG_DEAD r155:V4SI
      REG_DEAD r154:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 152) [1 sortarr+0 S16 A64])
            (mem/u/c:V4SI (lo_sum:DI (reg/f:DI 151)
                    (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>)) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 152)
                    (const_int 16 [0x10])) [1 sortarr+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (lo_sum:DI (reg/f:DI 151)
                        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>))
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (reg/f:DI 152) [1 sortarr+0 S16 A64])
            (mem/u/c:V4SI (lo_sum:DI (reg/f:DI 151)
                    (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>)) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 152)
                    (const_int 16 [0x10])) [1 sortarr+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (lo_sum:DI (reg/f:DI 151)
                        (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>))
                    (const_int 16 [0x10])) [0  S16 A32]))
    ])

Trying 99, 97 -> 100:
   99: {r154:V4SI=[r150:DI];r155:V4SI=[r150:DI+0x10];}
      REG_DEAD r150:DI
   97: r152:DI=sfp:DI-0x178
  100: {[r152:DI]=r154:V4SI;[r152:DI+0x10]=r155:V4SI;}
      REG_DEAD r155:V4SI
      REG_DEAD r154:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -376 [0xfffffffffffffe88])) [1 sortarr+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 150) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -360 [0xfffffffffffffe98])) [1 sortarr+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 150)
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 152)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -376 [0xfffffffffffffe88])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -376 [0xfffffffffffffe88])) [1 sortarr+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 150) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -360 [0xfffffffffffffe98])) [1 sortarr+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 150)
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 152)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -376 [0xfffffffffffffe88])))
    ])

Trying 99, 97 -> 100:
   99: {r154:V4SI=[r150:DI];r155:V4SI=[r150:DI+0x10];}
      REG_DEAD r150:DI
   97: r152:DI=sfp:DI-0x178
  100: {[r152:DI]=r154:V4SI;[r152:DI+0x10]=r155:V4SI;}
      REG_DEAD r155:V4SI
      REG_DEAD r154:V4SI
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -376 [0xfffffffffffffe88])) [1 sortarr+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 150) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -360 [0xfffffffffffffe98])) [1 sortarr+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 150)
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 152)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -376 [0xfffffffffffffe88])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -376 [0xfffffffffffffe88])) [1 sortarr+0 S16 A64])
            (mem/u/c:V4SI (reg/f:DI 150) [0  S16 A32]))
        (set (mem/c:V4SI (plus:DI (reg/f:DI 64 sfp)
                    (const_int -360 [0xfffffffffffffe98])) [1 sortarr+16 S16 A64])
            (mem/u/c:V4SI (plus:DI (reg/f:DI 150)
                    (const_int 16 [0x10])) [0  S16 A32]))
        (set (reg/f:DI 152)
            (plus:DI (reg/f:DI 64 sfp)
                (const_int -376 [0xfffffffffffffe88])))
    ])

Trying 95, 96, 99 -> 100:
   95: r151:DI=high(`*lC1')
   96: r150:DI=r151:DI+low(`*lC1')
      REG_DEAD r151:DI
      REG_EQUAL `*lC1'
   99: {r154:V4SI=[r150:DI];r155:V4SI=[r150:DI+0x10];}
      REG_DEAD r150:DI
  100: {[r152:DI]=r154:V4SI;[r152:DI+0x10]=r155:V4SI;}
      REG_DEAD r155:V4SI
      REG_DEAD r154:V4SI
Can't combine i2 into i3

Trying 95, 96, 99 -> 100:
   95: r151:DI=high(`*lC1')
   96: r150:DI=r151:DI+low(`*lC1')
      REG_DEAD r151:DI
      REG_EQUAL `*lC1'
   99: {r154:V4SI=[r150:DI];r155:V4SI=[r150:DI+0x10];}
      REG_DEAD r150:DI
  100: {[r152:DI]=r154:V4SI;[r152:DI+0x10]=r155:V4SI;}
      REG_DEAD r155:V4SI
      REG_DEAD r154:V4SI
Can't combine i2 into i3

Trying 102 -> 104:
  102: x1:SI=0x8
  104: call [`bubble_sort'] argc:0
      REG_DEAD x1:SI
      REG_DEAD x0:DI
      REG_CALL_DECL `bubble_sort'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 103 -> 104:
  103: x0:DI=r152:DI
      REG_DEAD r152:DI
      REG_EQUAL sfp:DI-0x178
  104: call [`bubble_sort'] argc:0
      REG_DEAD x1:SI
      REG_DEAD x0:DI
      REG_CALL_DECL `bubble_sort'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 103, 102 -> 104:
  103: x0:DI=r152:DI
      REG_DEAD r152:DI
      REG_EQUAL sfp:DI-0x178
  102: x1:SI=0x8
  104: call [`bubble_sort'] argc:0
      REG_DEAD x1:SI
      REG_DEAD x0:DI
      REG_CALL_DECL `bubble_sort'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 109 -> 110:
  109: x0:SI=0
  110: use x0:SI
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:SI 0 x0)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:SI 0 x0)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
rescanning insn with uid = 50.
rescanning insn with uid = 89.
ending the processing of deferred insns


main

Dataflow summary:
;;  fully invalidated by EH 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt]
;;  hardware regs used 	 31 [sp] 64 [sfp] 65 [ap]
;;  regular block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  eh block artificial uses 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;;  entry block defs 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 29 [x29] 30 [x30] 31 [sp] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 64 [sfp] 65 [ap] 68 [p0] 69 [p1] 70 [p2] 71 [p3]
;;  exit block uses 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp]
;;  regs ever live 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 16 [x16] 17 [x17] 30 [x30] 31 [sp] 66 [cc]
;;  ref usage 	r0={8d,6u} r1={7d,4u} r2={5d,1u} r3={5d,1u} r4={5d,1u} r5={5d} r6={5d} r7={4d} r8={4d} r9={3d} r10={3d} r11={3d} r12={2d} r13={2d} r14={2d} r15={2d} r16={6d} r17={6d} r18={4d} r29={1d,8u} r30={5d} r31={1d,12u} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={1d,18u,5e} r65={1d,7u} r66={7d,3u} r67={4d} r68={5d} r69={5d} r70={5d} r71={5d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r97={2d,1u} r98={2d,5u} r99={1d,1u} r101={2d,4u} r102={2d,3u} r106={2d,2u} r108={1d,1u,1e} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u,1e} r113={1d,1u} r114={1d,2u} r115={1d,1u} r118={1d,1u} r123={1d,1u} r124={1d,3u} r125={1d,3u} r127={1d,8u} r128={1d,1u} r129={1d,9u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r141={1d,1u} r142={1d,2u} r144={1d,1u} r146={1d,1u} r150={1d,2u} r151={1d,1u} r152={1d,3u} r154={1d,1u} r155={1d,1u} r158={1d,2u} r159={1d,2u} 
;;    total ref usage 422{278d,137u,7e} in 75{71 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 32534376 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [always]  count:32534376 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 97 98 102 110
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 97 98 102 110
;; live  kill	
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 7 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 2 3 2 (set (reg:DI 98 [ ivtmp.151 ])
        (plus:DI (reg/f:DI 64 sfp)
            (const_int -224 [0xffffffffffffff20]))) 174 {*adddi3_aarch64}
     (nil))
(insn 3 9 4 2 (set (reg:DI 97 [ ivtmp.158 ])
        (reg:DI 98 [ ivtmp.151 ])) "testcase.c":486:1 66 {*movdi_aarch64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 64 sfp)
            (const_int -224 [0xffffffffffffff20]))
        (nil)))
(insn 4 3 12 2 (set (reg/v:SI 102 [ i ])
        (const_int 0 [0])) "testcase.c":494:14 65 {*movsi_aarch64}
     (nil))
(insn 12 4 17 2 (set (reg:SF 110)
        (const_double:SF 1.25e+0 [0x0.ap+1])) "testcase.c":495:21 75 {*movsf_aarch64}
     (nil))
;;  succ:       3 [always]  count:32534376 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 102 110
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 102 110

;; basic block 3, loop depth 0, count 325379566 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       3 [90.9% (guessed)]  count:295802565 (estimated locally) (DFS_BACK)
;;              2 [always]  count:32534376 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 102 110
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 102 110
;; lr  def 	 66 [cc] 97 102 108 109
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 102 110
;; live  gen 	 66 [cc] 97 102 108 109
;; live  kill	
(code_label 17 12 10 3 81 (nil) [1 uses])
(note 10 17 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 13 3 (set (reg:SF 108)
        (float:SF (reg/v:SI 102 [ i ]))) "testcase.c":495:21 1038 {floatsisf2}
     (nil))
(insn 13 11 14 3 (set (reg:SF 109)
        (mult:SF (reg:SF 108)
            (reg:SF 110))) "testcase.c":495:21 -1
     (expr_list:REG_DEAD (reg:SF 108)
        (expr_list:REG_EQUAL (mult:SF (reg:SF 108)
                (const_double:SF 1.25e+0 [0x0.ap+1]))
            (nil))))
(insn 14 13 15 3 (set (mem:SF (post_inc:DI (reg:DI 97 [ ivtmp.158 ])) [2 MEM[(float *)_5]+0 S4 A32])
        (reg:SF 109)) "testcase.c":495:17 75 {*movsf_aarch64}
     (expr_list:REG_DEAD (reg:SF 109)
        (expr_list:REG_INC (reg:DI 97 [ ivtmp.158 ])
            (nil))))
(insn 15 14 18 3 (set (reg/v:SI 102 [ i ])
        (plus:SI (reg/v:SI 102 [ i ])
            (const_int 1 [0x1]))) "testcase.c":494:30 discrim 3 173 {*addsi3_aarch64}
     (nil))
(insn 18 15 19 3 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 102 [ i ])
            (const_int 10 [0xa]))) "testcase.c":494:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 19 18 20 3 (set (pc)
        (if_then_else (ne (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 17)
            (pc))) "testcase.c":494:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 976138700 (nil)))
 -> 17)
;;  succ:       3 [90.9% (guessed)]  count:295802565 (estimated locally) (DFS_BACK)
;;              4 [9.1% (guessed)]  count:29577001 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 102 110
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 97 98 102 110

;; basic block 4, loop depth 0, count 29577001 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       3 [9.1% (guessed)]  count:29577001 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98
;; lr  def 	 99 113
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98
;; live  gen 	 99 113
;; live  kill	
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 25 4 (set (reg:DI 99 [ _13 ])
        (plus:DI (reg:DI 98 [ ivtmp.151 ])
            (const_int 40 [0x28]))) 174 {*adddi3_aarch64}
     (nil))
(insn 25 21 29 4 (set (reg:SF 113)
        (const_double:SF 7.5e-1 [0x0.cp+0])) "testcase.c":392:21 75 {*movsf_aarch64}
     (nil))
;;  succ:       5 [always]  count:29577001 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 113
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 113

;; basic block 5, loop depth 0, count 263232680 (estimated locally), maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       5 [89.0% (guessed)]  count:234277085 (estimated locally) (DFS_BACK)
;;              4 [always]  count:29577001 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 113
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 113
;; lr  def 	 66 [cc] 98 111 112
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 113
;; live  gen 	 66 [cc] 98 111 112
;; live  kill	
(code_label 29 25 22 5 82 (nil) [1 uses])
(note 22 29 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 22 26 5 (set (reg:SF 112 [ MEM[(float *)_1] ])
        (mem:SF (reg:DI 98 [ ivtmp.151 ]) [2 MEM[(float *)_1]+0 S4 A32])) "testcase.c":392:21 75 {*movsf_aarch64}
     (nil))
(insn 26 24 27 5 (set (reg:SF 111)
        (mult:SF (reg:SF 112 [ MEM[(float *)_1] ])
            (reg:SF 113))) "testcase.c":392:21 -1
     (expr_list:REG_DEAD (reg:SF 112 [ MEM[(float *)_1] ])
        (expr_list:REG_EQUAL (mult:SF (reg:SF 112 [ MEM[(float *)_1] ])
                (const_double:SF 7.5e-1 [0x0.cp+0]))
            (nil))))
(insn 27 26 30 5 (set (mem:SF (post_inc:DI (reg:DI 98 [ ivtmp.151 ])) [2 MEM[(float *)_1]+0 S4 A32])
        (reg:SF 111)) "testcase.c":392:14 75 {*movsf_aarch64}
     (expr_list:REG_DEAD (reg:SF 111)
        (expr_list:REG_INC (reg:DI 98 [ ivtmp.151 ])
            (nil))))
(insn 30 27 31 5 (set (reg:CC 66 cc)
        (compare:CC (reg:DI 99 [ _13 ])
            (reg:DI 98 [ ivtmp.151 ]))) "testcase.c":391:23 discrim 1 459 {cmpdi}
     (nil))
(jump_insn 31 30 32 5 (set (pc)
        (if_then_else (ne (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 29)
            (pc))) "testcase.c":391:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 29)
;;  succ:       5 [89.0% (guessed)]  count:234277085 (estimated locally) (DFS_BACK)
;;              6 [11.0% (guessed)]  count:28955595 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 113
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 98 99 113

;; basic block 6, loop depth 0, count 32534376 (estimated locally), maybe hot
;; Invalid sum of incoming counts 28955595 (estimated locally), should be 32534376 (estimated locally)
;;  prev block 5, next block 7, flags: (RTL, MODIFIED)
;;  pred:       5 [11.0% (guessed)]  count:28955595 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 12 [x12] 13 [x13] 14 [x14] 15 [x15] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 32 [v0] 33 [v1] 34 [v2] 35 [v3] 36 [v4] 37 [v5] 38 [v6] 39 [v7] 48 [v16] 49 [v17] 50 [v18] 51 [v19] 52 [v20] 53 [v21] 54 [v22] 55 [v23] 56 [v24] 57 [v25] 58 [v26] 59 [v27] 60 [v28] 61 [v29] 62 [v30] 63 [v31] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt] 101 106 114 115 116 118 123 124 125 127 128 129 131 132 133 134 135 136 137 138 158 159
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  gen 	 0 [x0] 1 [x1] 101 106 114 115 116 118 123 124 125 127 128 129 131 132 133 134 135 136 137 138 158 159
;; live  kill	 16 [x16] 17 [x17] 30 [x30]
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 6 (set (reg/f:DI 115)
        (high:DI (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>))) "testcase.c":501:10 66 {*movdi_aarch64}
     (nil))
(insn 34 33 35 6 (set (reg/f:DI 114)
        (lo_sum:DI (reg/f:DI 115)
            (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>))) "testcase.c":501:10 -1
     (expr_list:REG_DEAD (reg/f:DI 115)
        (expr_list:REG_EQUAL (symbol_ref/f:DI ("*lC4") [flags 0x2]  <var_decl 0x103c57960 *lC4>)
            (nil))))
(note 35 34 37 6 NOTE_INSN_DELETED)
(insn 37 35 38 6 (set (reg:TI 118)
        (mem/u/c:TI (reg/f:DI 114) [0  S16 A8])) "testcase.c":501:10 71 {*movti_aarch64}
     (nil))
(insn 38 37 43 6 (set (mem/c:TI (plus:DI (reg/f:DI 64 sfp)
                (const_int -184 [0xffffffffffffff48])) [0 str+0 S16 A64])
        (reg:TI 118)) "testcase.c":501:10 71 {*movti_aarch64}
     (expr_list:REG_DEAD (reg:TI 118)
        (nil)))
(insn 43 38 44 6 (set (reg:DI 123)
        (mem/u/c:DI (plus:DI (reg/f:DI 114)
                (const_int 14 [0xe])) [0  S8 A8])) "testcase.c":501:10 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg/f:DI 114)
        (nil)))
(insn 44 43 45 6 (set (mem/c:DI (plus:DI (reg/f:DI 64 sfp)
                (const_int -170 [0xffffffffffffff56])) [0 str+14 S8 A16])
        (reg:DI 123)) "testcase.c":501:10 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 123)
        (nil)))
(insn 45 44 46 6 (set (reg/f:DI 124)
        (plus:DI (reg/f:DI 64 sfp)
            (const_int -162 [0xffffffffffffff5e]))) "testcase.c":501:10 174 {*adddi3_aarch64}
     (nil))
(insn 46 45 47 6 (set (reg:V16QI 125)
        (const_vector:V16QI [
                (const_int 0 [0]) repeated x16
            ])) "testcase.c":501:10 1288 {*aarch64_simd_movv16qi}
     (nil))
(insn 47 46 48 6 (parallel [
            (set (mem/c:V16QI (reg/f:DI 124) [0 str+22 S16 A16])
                (reg:V16QI 125))
            (set (mem/c:V16QI (plus:DI (reg/f:DI 124)
                        (const_int 16 [0x10])) [0 str+38 S16 A16])
                (reg:V16QI 125))
        ]) "testcase.c":501:10 1446 {vec_store_pairv16qiv16qi}
     (nil))
(insn 48 47 50 6 (set (mem/c:V16QI (plus:DI (reg/f:DI 124)
                (const_int 26 [0x1a])) [0 str+48 S16 A16])
        (reg:V16QI 125)) "testcase.c":501:10 1288 {*aarch64_simd_movv16qi}
     (expr_list:REG_DEAD (reg:V16QI 125)
        (expr_list:REG_DEAD (reg/f:DI 124)
            (nil))))
(insn 50 48 51 6 (set (reg:DI 0 x0)
        (plus:DI (reg/f:DI 64 sfp)
            (const_int -184 [0xffffffffffffff48]))) "testcase.c":502:5 174 {*adddi3_aarch64}
     (nil))
(call_insn 51 50 52 6 (parallel [
            (call (mem:DI (symbol_ref:DI ("reverse_chars") [flags 0x803]  <function_decl 0x103b47200 reverse_chars>) [0 reverse_chars S8 A8])
                (const_int 0 [0]))
            (unspec:DI [
                    (const_int 0 [0])
                ] UNSPEC_CALLEE_ABI)
            (clobber (reg:DI 30 x30))
        ]) "testcase.c":502:5 59 {*call_insn}
     (expr_list:REG_DEAD (reg:DI 0 x0)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("reverse_chars") [flags 0x803]  <function_decl 0x103b47200 reverse_chars>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:DI 17 x17))
        (expr_list (clobber (reg:DI 16 x16))
            (expr_list:DI (use (reg:DI 0 x0))
                (nil)))))
(insn 52 51 53 6 (set (reg/f:DI 128)
        (high:DI (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>))) "testcase.c":504:19 66 {*movdi_aarch64}
     (nil))
(insn 53 52 54 6 (set (reg/f:DI 127)
        (lo_sum:DI (reg/f:DI 128)
            (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>))) "testcase.c":504:19 -1
     (expr_list:REG_DEAD (reg/f:DI 128)
        (expr_list:REG_EQUAL (symbol_ref/f:DI ("*lC0") [flags 0x2]  <var_decl 0x1037f6d90 *lC0>)
            (nil))))
(insn 54 53 56 6 (set (reg/f:DI 129)
        (plus:DI (reg/f:DI 64 sfp)
            (const_int -120 [0xffffffffffffff88]))) "testcase.c":504:19 174 {*adddi3_aarch64}
     (nil))
(insn 56 54 57 6 (parallel [
            (set (reg:V4SI 131)
                (mem/u/c:V4SI (reg/f:DI 127) [0  S16 A32]))
            (set (reg:V4SI 132)
                (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                        (const_int 16 [0x10])) [0  S16 A32]))
        ]) "testcase.c":504:19 1400 {load_pairv4siv4si}
     (nil))
(insn 57 56 58 6 (parallel [
            (set (mem/c:V4SI (reg/f:DI 129) [3 rec+0 S16 A64])
                (reg:V4SI 131))
            (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                        (const_int 16 [0x10])) [3 rec+16 S16 A64])
                (reg:V4SI 132))
        ]) "testcase.c":504:19 1464 {vec_store_pairv4siv4si}
     (expr_list:REG_DEAD (reg:V4SI 132)
        (expr_list:REG_DEAD (reg:V4SI 131)
            (nil))))
(insn 58 57 59 6 (parallel [
            (set (reg:V4SI 133)
                (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                        (const_int 32 [0x20])) [0  S16 A32]))
            (set (reg:V4SI 134)
                (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                        (const_int 48 [0x30])) [0  S16 A32]))
        ]) "testcase.c":504:19 1400 {load_pairv4siv4si}
     (nil))
(insn 59 58 60 6 (parallel [
            (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                        (const_int 32 [0x20])) [3 rec+32 S16 A64])
                (reg:V4SI 133))
            (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                        (const_int 48 [0x30])) [3 rec+48 S16 A64])
                (reg:V4SI 134))
        ]) "testcase.c":504:19 1464 {vec_store_pairv4siv4si}
     (expr_list:REG_DEAD (reg:V4SI 134)
        (expr_list:REG_DEAD (reg:V4SI 133)
            (nil))))
(insn 60 59 61 6 (parallel [
            (set (reg:V4SI 135)
                (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                        (const_int 64 [0x40])) [0  S16 A32]))
            (set (reg:V4SI 136)
                (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                        (const_int 80 [0x50])) [0  S16 A32]))
        ]) "testcase.c":504:19 1400 {load_pairv4siv4si}
     (nil))
(insn 61 60 62 6 (parallel [
            (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                        (const_int 64 [0x40])) [3 rec+64 S16 A64])
                (reg:V4SI 135))
            (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                        (const_int 80 [0x50])) [3 rec+80 S16 A64])
                (reg:V4SI 136))
        ]) "testcase.c":504:19 1464 {vec_store_pairv4siv4si}
     (expr_list:REG_DEAD (reg:V4SI 136)
        (expr_list:REG_DEAD (reg:V4SI 135)
            (nil))))
(insn 62 61 63 6 (set (reg:V4SI 137)
        (mem/u/c:V4SI (plus:DI (reg/f:DI 127)
                (const_int 96 [0x60])) [0  S16 A32])) "testcase.c":504:19 1290 {*aarch64_simd_movv4si}
     (nil))
(insn 63 62 64 6 (set (mem/c:V4SI (plus:DI (reg/f:DI 129)
                (const_int 96 [0x60])) [3 rec+96 S16 A64])
        (reg:V4SI 137)) "testcase.c":504:19 1290 {*aarch64_simd_movv4si}
     (expr_list:REG_DEAD (reg:V4SI 137)
        (nil)))
(insn 64 63 65 6 (set (reg:DI 138)
        (mem/u/c:DI (plus:DI (reg/f:DI 127)
                (const_int 112 [0x70])) [0  S8 A32])) "testcase.c":504:19 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg/f:DI 127)
        (nil)))
(insn 65 64 67 6 (set (mem/c:DI (plus:DI (reg/f:DI 129)
                (const_int 112 [0x70])) [3 rec+112 S8 A64])
        (reg:DI 138)) "testcase.c":504:19 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg:DI 138)
        (nil)))
(insn 67 65 68 6 (set (reg:SI 1 x1)
        (const_int 3 [0x3])) "testcase.c":509:5 65 {*movsi_aarch64}
     (nil))
(insn 68 67 69 6 (set (reg:DI 0 x0)
        (reg/f:DI 129)) "testcase.c":509:5 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg/f:DI 129)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 64 sfp)
                (const_int -120 [0xffffffffffffff88]))
            (nil))))
(call_insn 69 68 5 6 (parallel [
            (call (mem:DI (symbol_ref:DI ("update_records") [flags 0x803]  <function_decl 0x103b47300 update_records>) [0 update_records S8 A8])
                (const_int 0 [0]))
            (unspec:DI [
                    (const_int 0 [0])
                ] UNSPEC_CALLEE_ABI)
            (clobber (reg:DI 30 x30))
        ]) "testcase.c":509:5 59 {*call_insn}
     (expr_list:REG_DEAD (reg:SI 1 x1)
        (expr_list:REG_DEAD (reg:DI 0 x0)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("update_records") [flags 0x803]  <function_decl 0x103b47300 update_records>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:DI 17 x17))
        (expr_list (clobber (reg:DI 16 x16))
            (expr_list:DI (use (reg:DI 0 x0))
                (expr_list:SI (use (reg:SI 1 x1))
                    (nil))))))
(insn 5 69 6 6 (set (reg:DI 106 [ ivtmp.139 ])
        (const_int 1 [0x1])) "testcase.c":509:5 66 {*movdi_aarch64}
     (nil))
(insn 6 5 114 6 (set (reg/v:SI 101 [ i ])
        (const_int 0 [0])) "testcase.c":520:14 65 {*movsi_aarch64}
     (nil))
(insn 114 6 115 6 (set (reg/f:DI 159)
        (plus:DI (reg/f:DI 64 sfp)
            (const_int -344 [0xfffffffffffffea8]))) 174 {*adddi3_aarch64}
     (nil))
(insn 115 114 82 6 (set (reg/f:DI 158)
        (plus:DI (reg/f:DI 64 sfp)
            (const_int -304 [0xfffffffffffffed0]))) 174 {*adddi3_aarch64}
     (nil))
;;  succ:       7 [always]  count:32534376 (estimated locally) (FALLTHRU)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 106 158 159
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 106 158 159

;; basic block 7, loop depth 0, count 292809379 (estimated locally), maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       7 [90.0% (guessed)]  count:263528441 (estimated locally) (DFS_BACK)
;;              6 [always]  count:32534376 (estimated locally) (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 106 158 159
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 106 158 159
;; lr  def 	 66 [cc] 101 106 141 142 144 146
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 106 158 159
;; live  gen 	 66 [cc] 101 106 141 142 144 146
;; live  kill	
(code_label 82 115 70 7 83 (nil) [1 uses])
(note 70 82 72 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 72 70 73 7 (set (reg:DI 142)
        (ashift:DI (reg:DI 106 [ ivtmp.139 ])
            (const_int 2 [0x2]))) "testcase.c":521:14 802 {*aarch64_ashl_sisd_or_int_di3}
     (nil))
(insn 73 72 74 7 (set (reg/f:DI 141)
        (plus:DI (reg/f:DI 159)
            (reg:DI 142))) "testcase.c":521:14 174 {*adddi3_aarch64}
     (nil))
(insn 74 73 77 7 (set (mem:SI (plus:DI (reg/f:DI 141)
                (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)&A + -4B + ivtmp.139_55 * 4]+0 S4 A32])
        (reg/v:SI 101 [ i ])) "testcase.c":521:14 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg/f:DI 141)
        (nil)))
(insn 77 74 78 7 (set (reg/f:DI 144)
        (plus:DI (reg/f:DI 158)
            (reg:DI 142))) "testcase.c":522:14 174 {*adddi3_aarch64}
     (expr_list:REG_DEAD (reg:DI 142)
        (nil)))
(insn 78 77 79 7 (set (reg:SI 146)
        (ashift:SI (reg/v:SI 101 [ i ])
            (const_int 1 [0x1]))) "testcase.c":522:18 801 {*aarch64_ashl_sisd_or_int_si3}
     (nil))
(insn 79 78 80 7 (set (mem:SI (plus:DI (reg/f:DI 144)
                (const_int -4 [0xfffffffffffffffc])) [1 MEM[(int *)&B + -4B + ivtmp.139_55 * 4]+0 S4 A32])
        (reg:SI 146)) "testcase.c":522:14 65 {*movsi_aarch64}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg/f:DI 144)
            (nil))))
(insn 80 79 81 7 (set (reg/v:SI 101 [ i ])
        (plus:SI (reg/v:SI 101 [ i ])
            (const_int 1 [0x1]))) "testcase.c":520:29 discrim 3 173 {*addsi3_aarch64}
     (nil))
(insn 81 80 83 7 (set (reg:DI 106 [ ivtmp.139 ])
        (plus:DI (reg:DI 106 [ ivtmp.139 ])
            (const_int 1 [0x1]))) "testcase.c":520:23 discrim 1 174 {*adddi3_aarch64}
     (nil))
(insn 83 81 84 7 (set (reg:CC 66 cc)
        (compare:CC (reg/v:SI 101 [ i ])
            (const_int 9 [0x9]))) "testcase.c":520:23 discrim 1 458 {cmpsi}
     (nil))
(jump_insn 84 83 85 7 (set (pc)
        (if_then_else (ne (reg:CC 66 cc)
                (const_int 0 [0]))
            (label_ref:DI 82)
            (pc))) "testcase.c":520:23 discrim 1 15 {condjump}
     (expr_list:REG_DEAD (reg:CC 66 cc)
        (int_list:REG_BR_PROB 966367644 (nil)))
 -> 82)
;;  succ:       7 [90.0% (guessed)]  count:263528441 (estimated locally) (DFS_BACK)
;;              8 [10.0% (guessed)]  count:29280938 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 106 158 159
;; live  out 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 101 106 158 159

;; basic block 8, loop depth 0, count 32534376 (estimated locally), maybe hot
;; Invalid sum of incoming counts 29280938 (estimated locally), should be 32534376 (estimated locally)
;;  prev block 7, next block 1, flags: (RTL, MODIFIED)
;;  pred:       7 [10.0% (guessed)]  count:29280938 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(29){ }u-1(31){ }u-1(64){ }u-1(65){ }}
;; lr  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 158 159
;; lr  use 	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 158 159
;; lr  def 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 5 [x5] 6 [x6] 7 [x7] 8 [x8] 9 [x9] 10 [x10] 11 [x11] 16 [x16] 17 [x17] 18 [x18] 30 [x30] 66 [cc] 67 [vg] 68 [p0] 69 [p1] 70 [p2] 71 [p3] 72 [p4] 73 [p5] 74 [p6] 75 [p7] 76 [p8] 77 [p9] 78 [p10] 79 [p11] 80 [p12] 81 [p13] 82 [p14] 83 [p15] 84 [ffr] 85 [ffrt] 147 150 151 152 154 155
;; live  in  	 29 [x29] 31 [sp] 64 [sfp] 65 [ap] 158 159
;; live  gen 	 0 [x0] 1 [x1] 2 [x2] 3 [x3] 4 [x4] 147 150 151 152 154 155
;; live  kill	 16 [x16] 17 [x17] 30 [x30]
(note 85 84 86 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 86 85 89 8 NOTE_INSN_DELETED)
(insn 89 86 90 8 (set (reg:DI 4 x4)
        (plus:DI (reg/f:DI 64 sfp)
            (const_int -264 [0xfffffffffffffef8]))) "testcase.c":524:5 174 {*adddi3_aarch64}
     (nil))
(insn 90 89 91 8 (set (reg:DI 3 x3)
        (reg/f:DI 158)) "testcase.c":524:5 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg/f:DI 158)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 64 sfp)
                (const_int -304 [0xfffffffffffffed0]))
            (nil))))
(insn 91 90 92 8 (set (reg:DI 2 x2)
        (reg/f:DI 159)) "testcase.c":524:5 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg/f:DI 159)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 64 sfp)
                (const_int -344 [0xfffffffffffffea8]))
            (nil))))
(insn 92 91 93 8 (set (reg:SI 1 x1)
        (const_int 3 [0x3])) "testcase.c":524:5 65 {*movsi_aarch64}
     (nil))
(insn 93 92 94 8 (set (reg:SI 0 x0)
        (reg:SI 1 x1)) "testcase.c":524:5 -1
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))
(call_insn 94 93 95 8 (parallel [
            (call (mem:DI (symbol_ref:DI ("matrix_add") [flags 0x803]  <function_decl 0x103b47600 matrix_add>) [0 matrix_add S8 A8])
                (const_int 0 [0]))
            (unspec:DI [
                    (const_int 0 [0])
                ] UNSPEC_CALLEE_ABI)
            (clobber (reg:DI 30 x30))
        ]) "testcase.c":524:5 59 {*call_insn}
     (expr_list:REG_DEAD (reg:DI 4 x4)
        (expr_list:REG_DEAD (reg:DI 3 x3)
            (expr_list:REG_DEAD (reg:DI 2 x2)
                (expr_list:REG_DEAD (reg:SI 1 x1)
                    (expr_list:REG_DEAD (reg:SI 0 x0)
                        (expr_list:REG_CALL_DECL (symbol_ref:DI ("matrix_add") [flags 0x803]  <function_decl 0x103b47600 matrix_add>)
                            (expr_list:REG_EH_REGION (const_int 0 [0])
                                (nil))))))))
    (expr_list (clobber (reg:DI 17 x17))
        (expr_list (clobber (reg:DI 16 x16))
            (expr_list:SI (use (reg:SI 0 x0))
                (expr_list:SI (use (reg:SI 1 x1))
                    (expr_list:DI (use (reg:DI 2 x2))
                        (expr_list:DI (use (reg:DI 3 x3))
                            (expr_list:DI (use (reg:DI 4 x4))
                                (nil)))))))))
(insn 95 94 96 8 (set (reg/f:DI 151)
        (high:DI (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>))) "testcase.c":526:9 66 {*movdi_aarch64}
     (nil))
(insn 96 95 97 8 (set (reg/f:DI 150)
        (lo_sum:DI (reg/f:DI 151)
            (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>))) "testcase.c":526:9 -1
     (expr_list:REG_DEAD (reg/f:DI 151)
        (expr_list:REG_EQUAL (symbol_ref/f:DI ("*lC1") [flags 0x2]  <var_decl 0x1037f6fd0 *lC1>)
            (nil))))
(insn 97 96 99 8 (set (reg/f:DI 152)
        (plus:DI (reg/f:DI 64 sfp)
            (const_int -376 [0xfffffffffffffe88]))) "testcase.c":526:9 174 {*adddi3_aarch64}
     (nil))
(insn 99 97 100 8 (parallel [
            (set (reg:V4SI 154)
                (mem/u/c:V4SI (reg/f:DI 150) [0  S16 A32]))
            (set (reg:V4SI 155)
                (mem/u/c:V4SI (plus:DI (reg/f:DI 150)
                        (const_int 16 [0x10])) [0  S16 A32]))
        ]) "testcase.c":526:9 1400 {load_pairv4siv4si}
     (expr_list:REG_DEAD (reg/f:DI 150)
        (nil)))
(insn 100 99 102 8 (parallel [
            (set (mem/c:V4SI (reg/f:DI 152) [1 sortarr+0 S16 A64])
                (reg:V4SI 154))
            (set (mem/c:V4SI (plus:DI (reg/f:DI 152)
                        (const_int 16 [0x10])) [1 sortarr+16 S16 A64])
                (reg:V4SI 155))
        ]) "testcase.c":526:9 1464 {vec_store_pairv4siv4si}
     (expr_list:REG_DEAD (reg:V4SI 155)
        (expr_list:REG_DEAD (reg:V4SI 154)
            (nil))))
(insn 102 100 103 8 (set (reg:SI 1 x1)
        (const_int 8 [0x8])) "testcase.c":527:5 65 {*movsi_aarch64}
     (nil))
(insn 103 102 104 8 (set (reg:DI 0 x0)
        (reg/f:DI 152)) "testcase.c":527:5 66 {*movdi_aarch64}
     (expr_list:REG_DEAD (reg/f:DI 152)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 64 sfp)
                (const_int -376 [0xfffffffffffffe88]))
            (nil))))
(call_insn 104 103 109 8 (parallel [
            (call (mem:DI (symbol_ref:DI ("bubble_sort") [flags 0x803]  <function_decl 0x103b47700 bubble_sort>) [0 bubble_sort S8 A8])
                (const_int 0 [0]))
            (unspec:DI [
                    (const_int 0 [0])
                ] UNSPEC_CALLEE_ABI)
            (clobber (reg:DI 30 x30))
        ]) "testcase.c":527:5 59 {*call_insn}
     (expr_list:REG_DEAD (reg:SI 1 x1)
        (expr_list:REG_DEAD (reg:DI 0 x0)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("bubble_sort") [flags 0x803]  <function_decl 0x103b47700 bubble_sort>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:DI 17 x17))
        (expr_list (clobber (reg:DI 16 x16))
            (expr_list:DI (use (reg:DI 0 x0))
                (expr_list:SI (use (reg:SI 1 x1))
                    (nil))))))
(insn 109 104 110 8 (set (reg/i:SI 0 x0)
        (const_int 0 [0])) "testcase.c":532:1 65 {*movsi_aarch64}
     (nil))
(insn 110 109 0 8 (use (reg/i:SI 0 x0)) "testcase.c":532:1 -1
     (nil))
;;  succ:       EXIT [always]  count:32534376 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]
;; live  out 	 0 [x0] 29 [x29] 31 [sp] 64 [sfp] 65 [ap]


;; Combiner totals: 235 attempts, 208 substitutions (96 requiring new space),
;; 15 successes.
