
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005527                       # Number of seconds simulated (Second)
simTicks                                   5526546500                       # Number of ticks simulated (Tick)
finalTick                                  5526546500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    100.68                       # Real time elapsed on the host (Second)
hostTickRate                                 54889636                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8590456                       # Number of bytes of host memory used (Byte)
simInsts                                     12961815                       # Number of instructions simulated (Count)
simOps                                       24681788                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   128737                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     245139                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         11053094                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        29262442                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    65886                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       27723485                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  50940                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4646525                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           6886246                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               37031                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            10903324                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.542664                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.497444                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   3871395     35.51%     35.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1080289      9.91%     45.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    978167      8.97%     54.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1095406     10.05%     64.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    975934      8.95%     73.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1005955      9.23%     82.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1030780      9.45%     92.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    640731      5.88%     97.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    224667      2.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              10903324                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  861980     95.08%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      4      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     95.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    141      0.02%     95.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     95.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    823      0.09%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    15      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   28      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     95.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  33119      3.65%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  9668      1.07%     99.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               557      0.06%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              272      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       136298      0.49%      0.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      23397908     84.40%     84.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       122434      0.44%     85.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43496      0.16%     85.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         8557      0.03%     85.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     85.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         2200      0.01%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7784      0.03%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        16019      0.06%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16782      0.06%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        15089      0.05%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2416      0.01%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            4      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            8      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2808647     10.13%     95.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1103866      3.98%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        25090      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        16877      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       27723485                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.508210                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              906607                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.032702                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 67076200                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                33811003                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        27294550                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    231641                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   164159                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           110689                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    28377152                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       116642                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          27584412                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2802124                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    139073                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3913192                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3382099                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1111068                       # Number of stores executed (Count)
system.cpu.numRate                           2.495628                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2525                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          149770                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    12961815                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      24681788                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.852743                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.852743                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.172687                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.172687                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   39513454                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  22896743                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      151921                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      84033                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19036392                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   11535606                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  10997684                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      990                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        2987657                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1234527                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       226425                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       120663                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3957235                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3659560                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             83375                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2210863                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2205948                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997777                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   50383                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 31                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           50484                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              39407                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            11077                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1667                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         4644882                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           28854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             82525                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     10254182                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.406997                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.023578                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4811484     46.92%     46.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1036005     10.10%     57.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          429276      4.19%     61.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1303305     12.71%     73.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          243680      2.38%     76.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          318285      3.10%     79.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          213383      2.08%     81.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          159239      1.55%     83.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1739525     16.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     10254182                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             12961815                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               24681788                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3363185                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2359138                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       18576                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3180784                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      94235                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    24483008                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 44799                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       113729      0.46%      0.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20986641     85.03%     85.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       120804      0.49%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        40397      0.16%     86.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6140      0.02%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1760      0.01%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7208      0.03%     86.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13141      0.05%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        14800      0.06%     86.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        12913      0.05%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1052      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2339966      9.48%     95.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       989082      4.01%     99.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        19172      0.08%     99.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        14965      0.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     24681788                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1739525                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3105483                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3105483                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3105483                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3105483                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       544449                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          544449                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       544449                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         544449                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10300539794                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10300539794                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10300539794                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10300539794                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3649932                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3649932                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3649932                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3649932                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.149167                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.149167                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.149167                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.149167                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 18919.200502                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 18919.200502                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 18919.200502                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 18919.200502                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs       214624                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          389                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        25466                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           68                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       8.427865                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets     5.720588                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       194926                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            194926                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       319833                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        319833                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       319833                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       319833                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       224616                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       224616                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       224616                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       224616                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4157029308                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4157029308                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4157029308                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4157029308                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.061540                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.061540                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.061540                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.061540                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 18507.271557                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 18507.271557                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 18507.271557                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 18507.271557                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 224546                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2146750                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2146750                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       499122                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        499122                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9013267000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9013267000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2645872                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2645872                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.188642                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.188642                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 18058.244277                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 18058.244277                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       318957                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       318957                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       180165                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       180165                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2927570000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2927570000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.068093                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.068093                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 16249.382510                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 16249.382510                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       958733                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         958733                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        45327                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        45327                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1287272794                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1287272794                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1004060                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1004060                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.045144                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.045144                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 28399.691001                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 28399.691001                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          876                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          876                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        44451                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        44451                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1229459308                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1229459308                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.044271                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.044271                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 27658.754764                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 27658.754764                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            63.965358                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3330102                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             224610                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              14.826152                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              132500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    63.965358                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999459                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999459                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           64                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3874542                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3874542                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1883945                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               4190792                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4199126                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                546029                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  83432                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2126127                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1586                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               30426370                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7557                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            2080664                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       16877643                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3957235                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2295738                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       8730973                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  169942                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  861                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5711                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           41                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1956020                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 17167                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           10903324                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.904791                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.386078                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5478616     50.25%     50.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   325044      2.98%     53.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   434528      3.99%     57.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   619814      5.68%     62.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   285543      2.62%     65.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   304349      2.79%     68.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   690687      6.33%     74.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   307643      2.82%     77.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2457100     22.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             10903324                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.358021                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.526961                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1951273                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1951273                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1951273                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1951273                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         4745                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            4745                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         4745                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           4745                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    223404498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    223404498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    223404498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    223404498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1956018                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1956018                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1956018                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1956018                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002426                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002426                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002426                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002426                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 47082.085985                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 47082.085985                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 47082.085985                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 47082.085985                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          742                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           17                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      43.647059                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3374                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3374                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          852                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           852                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          852                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          852                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         3893                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3893                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3893                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3893                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    183790998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    183790998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    183790998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    183790998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001990                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001990                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001990                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001990                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 47210.633958                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 47210.633958                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 47210.633958                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 47210.633958                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   3374                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1951273                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1951273                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         4745                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          4745                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    223404498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    223404498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1956018                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1956018                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002426                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002426                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 47082.085985                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 47082.085985                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          852                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          852                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3893                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3893                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    183790998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    183790998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001990                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001990                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 47210.633958                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 47210.633958                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           505.355257                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1955165                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3892                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             502.354830                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               62500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   505.355257                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.987022                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.987022                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          142                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          271                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           93                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3915928                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3915928                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     83432                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1732485                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   161040                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               29328328                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 3885                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2987657                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1234527                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 22776                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     44565                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    91353                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            316                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          52570                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        53018                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               105588                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 27434406                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                27405239                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  21221579                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  35225529                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.479418                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.602449                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       79832                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  628519                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  166                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 316                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 230480                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   34                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  21154                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2359138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              9.291223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            19.093351                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1955865     82.91%     82.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                51225      2.17%     85.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               250951     10.64%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                23911      1.01%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 6187      0.26%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                10649      0.45%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 6537      0.28%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  600      0.03%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1589      0.07%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2819      0.12%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               6416      0.27%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              10334      0.44%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              28344      1.20%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3645      0.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 54      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              221                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2359138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2730744                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1111087                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3384                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2425                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1956854                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1227                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  83432                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2117828                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2328979                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          20834                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4448355                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1903896                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               30020422                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 32429                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 695640                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 182539                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 845187                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             156                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            37855146                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    77956585                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 44202928                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    190955                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              31135872                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  6719260                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1044                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1007                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2663488                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         37833137                       # The number of ROB reads (Count)
system.cpu.rob.writes                        59303838                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 12961815                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   24681788                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   1184                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 201486                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    202670                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  1184                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                201486                       # number of overall hits (Count)
system.l2.overallHits::total                   202670                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2704                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                23124                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   25828                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2704                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               23124                       # number of overall misses (Count)
system.l2.overallMisses::total                  25828                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       164991500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1407017000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1572008500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      164991500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1407017000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1572008500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               3888                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             224610                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                228498                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              3888                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            224610                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               228498                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.695473                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.102952                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.113034                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.695473                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.102952                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.113034                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 61017.566568                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 60846.609583                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    60864.507511                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 61017.566568                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 60846.609583                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   60864.507511                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   29                       # number of writebacks (Count)
system.l2.writebacks::total                        29                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             2704                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            23124                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               25828                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2704                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           23124                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              25828                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    137961500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1175777000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1313738500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    137961500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1175777000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1313738500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.695473                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.102952                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.113034                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.695473                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.102952                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.113034                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 51021.264793                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 50846.609583                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 50864.894688                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 51021.264793                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 50846.609583                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 50864.894688                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                            129                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst            1184                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1184                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2704                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2704                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    164991500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    164991500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         3888                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3888                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.695473                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.695473                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 61017.566568                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 61017.566568                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2704                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2704                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    137961500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    137961500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.695473                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.695473                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 51021.264793                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 51021.264793                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              32302                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 32302                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            12200                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               12200                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    740470500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      740470500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          44502                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             44502                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.274145                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.274145                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 60694.303279                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 60694.303279                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        12200                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           12200                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    618470500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    618470500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.274145                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.274145                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50694.303279                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50694.303279                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         169184                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            169184                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        10924                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           10924                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    666546500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    666546500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       180108                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        180108                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.060652                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.060652                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 61016.706335                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 61016.706335                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        10924                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        10924                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    557306500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    557306500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.060652                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.060652                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 51016.706335                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 51016.706335                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         3374                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3374                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3374                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3374                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       194926                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           194926                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       194926                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       194926                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 18551.572456                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       456389                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      25830                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      17.668951                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       52000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.217263                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst      1874.288637                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     16677.066555                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000007                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.057199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.508944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.566149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          25701                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  105                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  400                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  171                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                25025                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.784332                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3676950                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3676950                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           173056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          1479936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             1652992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       173056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          173056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks         1856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total             1856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2704                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             23124                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                25828                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks             29                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                  29                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst            31313588                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           267786763                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              299100351                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst        31313588                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           31313588                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks           335834                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total                335834                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks           335834                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst           31313588                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          267786763                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             299436185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13627                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            29                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                93                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              12200                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12200                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13628                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        51777                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        51777                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   51777                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1654784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      1654784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1654784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              27102                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    27102    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                27102                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            33218912                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          129135000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          27224                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          122                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             184000                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       194955                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3374                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            29720                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                6                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               6                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             44502                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            44502                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3893                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        180108                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11154                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       673778                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 684932                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       464704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     26850304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                27315008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             134                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      2176                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            228638                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004225                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.064863                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  227672     99.58%     99.58% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     966      0.42%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              228638                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5526546500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          426514500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5865445                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         336918000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        456429                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       227923                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          956                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               7                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
