#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jul 10 15:50:29 2025
# Process ID: 7564
# Current directory: C:/Xilinx/Vitis/aup-zu3-bsp/hw
# Command line: vivado.exe -mode batch -source hw-8GB.tcl
# Log file: C:/Xilinx/Vitis/aup-zu3-bsp/hw/vivado.log
# Journal file: C:/Xilinx/Vitis/aup-zu3-bsp/hw\vivado.jou
# Running On        :Desktop-Swati
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) i7-10610U CPU @ 1.80GHz
# CPU Frequency     :2304 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16924 MB
# Swap memory       :16924 MB
# Total Virtual     :33849 MB
# Available Virtual :17362 MB
#-----------------------------------------------------------
source hw-8GB.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project hw hw -part xczu3eg-sfvc784-2-e
# }
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 491.734 ; gain = 200.145
# variable design_name
# set design_name hw
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2003] Currently there is no design <hw> in project, so creating one...
Wrote  : <C:\Xilinx\Vitis\aup-zu3-bsp\hw\hw\hw.srcs\sources_1\bd\hw\hw.bd> 
INFO: [BD::TCL 103-2004] Making design <hw> as current_bd_design.
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "hw".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set_property  ip_repo_paths  ~/Src/vivado-library [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/~/Src/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# digilentinc.com:IP:PWM:*\
# xilinx.com:ip:axi_gpio:*\
# xilinx.com:ip:axi_iic:*\
# xilinx.com:ip:axis_subset_converter:*\
# xilinx.com:ip:xlconcat:*\
# xilinx.com:ip:xlconstant:*\
# xilinx.com:ip:xlslice:*\
# xilinx.com:ip:proc_sys_reset:*\
# xilinx.com:ip:system_management_wiz:*\
# xilinx.com:ip:v_frmbuf_wr:*\
# xilinx.com:ip:zynq_ultra_ps_e:*\
# xilinx.com:ip:audio_formatter:*\
# xilinx.com:ip:i2s_receiver:*\
# xilinx.com:ip:i2s_transmitter:*\
# xilinx.com:ip:clk_wiz:*\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
digilentinc.com:IP:PWM:* xilinx.com:ip:axi_gpio:* xilinx.com:ip:axi_iic:* xilinx.com:ip:axis_subset_converter:* xilinx.com:ip:xlconcat:* xilinx.com:ip:xlconstant:* xilinx.com:ip:xlslice:* xilinx.com:ip:proc_sys_reset:* xilinx.com:ip:system_management_wiz:* xilinx.com:ip:v_frmbuf_wr:* xilinx.com:ip:zynq_ultra_ps_e:* xilinx.com:ip:audio_formatter:* xilinx.com:ip:i2s_receiver:* xilinx.com:ip:i2s_transmitter:* xilinx.com:ip:clk_wiz:*  .
WARNING: [Coretcl 2-175] No Catalog IPs found
ERROR: [BD::TCL 103-2012] The following IPs are not found in the IP Catalog:
  digilentinc.com:IP:PWM:*

Resolution: Please add the repository containing the IP(s) to the project.
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
WARNING: [BD::TCL 103-2023] Will not continue with creation of design due to the error(s) above.
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 15:50:47 2025...
