{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 09:13:21 2018 " "Info: Processing started: Fri Jun 08 09:13:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cla16 -c cla16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cla16 -c cla16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[3\] s\[11\] 17.866 ns Longest " "Info: Longest tpd from source pin \"b\[3\]\" to destination pin \"s\[11\]\" is 17.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns b\[3\] 1 PIN PIN_139 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_139; Fanout = 3; PIN Node = 'b\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "cla16.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Fatorada/cla16.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.631 ns) + CELL(0.275 ns) 6.756 ns cla4:cla4_1\|vuafatorada:carry\|gg~0 2 COMB LCCOMB_X24_Y11_N18 3 " "Info: 2: + IC(5.631 ns) + CELL(0.275 ns) = 6.756 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 3; COMB Node = 'cla4:cla4_1\|vuafatorada:carry\|gg~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.906 ns" { b[3] cla4:cla4_1|vuafatorada:carry|gg~0 } "NODE_NAME" } } { "vuafatorada.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Fatorada/vuafatorada.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.419 ns) 7.441 ns cla4:cla4_1\|vuafatorada:carry\|gg~3 3 COMB LCCOMB_X24_Y11_N10 4 " "Info: 3: + IC(0.266 ns) + CELL(0.419 ns) = 7.441 ns; Loc. = LCCOMB_X24_Y11_N10; Fanout = 4; COMB Node = 'cla4:cla4_1\|vuafatorada:carry\|gg~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { cla4:cla4_1|vuafatorada:carry|gg~0 cla4:cla4_1|vuafatorada:carry|gg~3 } "NODE_NAME" } } { "vuafatorada.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Fatorada/vuafatorada.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.420 ns) 8.841 ns vuafatorada16bits:vua_16\|c~10 4 COMB LCCOMB_X19_Y13_N16 4 " "Info: 4: + IC(0.980 ns) + CELL(0.420 ns) = 8.841 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 4; COMB Node = 'vuafatorada16bits:vua_16\|c~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { cla4:cla4_1|vuafatorada:carry|gg~3 vuafatorada16bits:vua_16|c~10 } "NODE_NAME" } } { "vuafatorada16bits.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Fatorada/vuafatorada16bits.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.507 ns) + CELL(0.420 ns) 11.768 ns cla4:cla4_3\|vuafatorada:carry\|c~0 5 COMB LCCOMB_X1_Y6_N10 3 " "Info: 5: + IC(2.507 ns) + CELL(0.420 ns) = 11.768 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 3; COMB Node = 'cla4:cla4_3\|vuafatorada:carry\|c~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { vuafatorada16bits:vua_16|c~10 cla4:cla4_3|vuafatorada:carry|c~0 } "NODE_NAME" } } { "vuafatorada.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Fatorada/vuafatorada.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.437 ns) 12.486 ns cla4:cla4_3\|vuafatorada:carry\|c~1 6 COMB LCCOMB_X1_Y6_N18 1 " "Info: 6: + IC(0.281 ns) + CELL(0.437 ns) = 12.486 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'cla4:cla4_3\|vuafatorada:carry\|c~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { cla4:cla4_3|vuafatorada:carry|c~0 cla4:cla4_3|vuafatorada:carry|c~1 } "NODE_NAME" } } { "vuafatorada.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Fatorada/vuafatorada.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 13.157 ns cla4:cla4_3\|fulladder_pg:somador3\|s 7 COMB LCCOMB_X1_Y6_N6 1 " "Info: 7: + IC(0.251 ns) + CELL(0.420 ns) = 13.157 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 1; COMB Node = 'cla4:cla4_3\|fulladder_pg:somador3\|s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { cla4:cla4_3|vuafatorada:carry|c~1 cla4:cla4_3|fulladder_pg:somador3|s } "NODE_NAME" } } { "fulladder_pg.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Fatorada/fulladder_pg.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(2.642 ns) 17.866 ns s\[11\] 8 PIN PIN_87 0 " "Info: 8: + IC(2.067 ns) + CELL(2.642 ns) = 17.866 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 's\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.709 ns" { cla4:cla4_3|fulladder_pg:somador3|s s[11] } "NODE_NAME" } } { "cla16.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Fatorada/cla16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.883 ns ( 32.93 % ) " "Info: Total cell delay = 5.883 ns ( 32.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.983 ns ( 67.07 % ) " "Info: Total interconnect delay = 11.983 ns ( 67.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.866 ns" { b[3] cla4:cla4_1|vuafatorada:carry|gg~0 cla4:cla4_1|vuafatorada:carry|gg~3 vuafatorada16bits:vua_16|c~10 cla4:cla4_3|vuafatorada:carry|c~0 cla4:cla4_3|vuafatorada:carry|c~1 cla4:cla4_3|fulladder_pg:somador3|s s[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.866 ns" { b[3] {} b[3]~combout {} cla4:cla4_1|vuafatorada:carry|gg~0 {} cla4:cla4_1|vuafatorada:carry|gg~3 {} vuafatorada16bits:vua_16|c~10 {} cla4:cla4_3|vuafatorada:carry|c~0 {} cla4:cla4_3|vuafatorada:carry|c~1 {} cla4:cla4_3|fulladder_pg:somador3|s {} s[11] {} } { 0.000ns 0.000ns 5.631ns 0.266ns 0.980ns 2.507ns 0.281ns 0.251ns 2.067ns } { 0.000ns 0.850ns 0.275ns 0.419ns 0.420ns 0.420ns 0.437ns 0.420ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 09:13:22 2018 " "Info: Processing ended: Fri Jun 08 09:13:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
