# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/new/clk_gen.v" \
"../../../../Lab6.srcs/sources_1/new/clock_dividers.v" \
"../../../../Lab6.srcs/sources_1/new/digit_selector.v" \
"../../../../Lab6.srcs/sources_1/new/sseg.v" \
"../../../../Lab6.srcs/sources_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
