`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Hazard Module
// Tool Versions: Vivado 2017.4.1
// Description: Hazard Module is used to control flush, bubble and bypass
// 
//////////////////////////////////////////////////////////////////////////////////

//  åŠŸèƒ½è¯´æ˜
    //  è¯†åˆ«æµæ°´çº¿ä¸­çš„æ•°æ®å†²çªï¼Œæ§åˆ¶æ•°æ®è½¬å‘ï¼Œå’Œflushã€bubbleä¿¡å·
// è¾“å…¥
    // rst               CPUçš„rstä¿¡å·
    // reg1_srcD         IDé˜¶æ®µçš„æºreg1åœ°å€
    // reg2_srcD         IDé˜¶æ®µçš„æºreg2åœ°å€
    // reg1_srcE         EXé˜¶æ®µçš„æºreg1åœ°å€
    // reg2_srcE         EXé˜¶æ®µçš„æºreg2åœ°å€
    // reg_dstE          EXé˜¶æ®µçš„ç›®çš„regåœ°å€
    // reg_dstM          MEMé˜¶æ®µçš„ç›®çš„regåœ°å€
    // reg_dstW          WBé˜¶æ®µçš„ç›®çš„regåœ°å€
    // br                æ˜¯å¦branch
    // jalr              æ˜¯å¦jalr
    // jal               æ˜¯å¦jal
    // src_reg_en        æŒ‡ä»¤ä¸­çš„æºreg1å’Œæºreg2åœ°å€æ˜¯å¦æœ‰æ•ˆ
    // wb_select         å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆCacheå†…å®¹æˆ–è?…ALUè®¡ç®—ç»“æœï¼?
    // reg_write_en_MEM  MEMé˜¶æ®µçš„å¯„å­˜å™¨å†™ä½¿èƒ½ä¿¡å?
    // reg_write_en_WB   WBé˜¶æ®µçš„å¯„å­˜å™¨å†™ä½¿èƒ½ä¿¡å?
    // alu_src1          ALUæ“ä½œæ•?1æ¥æºï¼?0è¡¨ç¤ºæ¥è‡ªreg1ï¼?1è¡¨ç¤ºæ¥è‡ªPC
    // alu_src2          ALUæ“ä½œæ•?2æ¥æºï¼?2â€™b00è¡¨ç¤ºæ¥è‡ªreg2ï¼?2'b01è¡¨ç¤ºæ¥è‡ªreg2åœ°å€ï¼?2'b10è¡¨ç¤ºæ¥è‡ªç«‹å³æ•?
// è¾“å‡º
    // flushF            IFé˜¶æ®µçš„flushä¿¡å·
    // bubbleF           IFé˜¶æ®µçš„bubbleä¿¡å·
    // flushD            IDé˜¶æ®µçš„flushä¿¡å·
    // bubbleD           IDé˜¶æ®µçš„bubbleä¿¡å·
    // flushE            EXé˜¶æ®µçš„flushä¿¡å·
    // bubbleE           EXé˜¶æ®µçš„bubbleä¿¡å·
    // flushM            MEMé˜¶æ®µçš„flushä¿¡å·
    // bubbleM           MEMé˜¶æ®µçš„bubbleä¿¡å·
    // flushW            WBé˜¶æ®µçš„flushä¿¡å·
    // bubbleW           WBé˜¶æ®µçš„bubbleä¿¡å·
    // op1_sel           ALUçš„æ“ä½œæ•°1æ¥æºï¼?2'b00è¡¨ç¤ºæ¥è‡ªALUè½¬å‘æ•°æ®ï¼?2'b01è¡¨ç¤ºæ¥è‡ªwrite back dataè½¬å‘ï¼?2'b10è¡¨ç¤ºæ¥è‡ªPCï¼?2'b11è¡¨ç¤ºæ¥è‡ªreg1
    // op2_sel           ALUçš„æ“ä½œæ•°2æ¥æºï¼?2'b00è¡¨ç¤ºæ¥è‡ªALUè½¬å‘æ•°æ®ï¼?2'b01è¡¨ç¤ºæ¥è‡ªwrite back dataè½¬å‘ï¼?2'b10è¡¨ç¤ºæ¥è‡ªreg2åœ°å€ï¼?2'b11è¡¨ç¤ºæ¥è‡ªreg2æˆ–ç«‹å³æ•°
    // reg2_sel          reg2çš„æ¥æº?
// å®éªŒè¦æ±‚
    // è¡¥å…¨æ¨¡å—


module HarzardUnit(
    input wire rst,
    input wire [4:0] reg1_srcD, reg2_srcD, reg1_srcE, reg2_srcE, reg_dstE, reg_dstM, reg_dstW,
    input wire br, jalr, jal,
    input wire [1:0] src_reg_en,
    input wire wb_select,
    input wire reg_write_en_EX,
    input wire reg_write_en_MEM,
    input wire reg_write_en_WB,
    input wire cache_write_en_EX,
    input wire alu_src1,
    input wire [1:0] alu_src2,
    output reg flushF, bubbleF, flushD, bubbleD, flushE, bubbleE, flushM, bubbleM, flushW, bubbleW,
    output reg [1:0] op1_sel, op2_sel, reg2_sel
    );
    
    // TODO: Complete this module
    always @ (*)
        begin
            if(rst)
                begin
                    flushF <= 1'b1; bubbleF <= 1'b0;
                    flushD <= 1'b1; bubbleD <= 1'b0;
                    flushE <= 1'b1; bubbleE <= 1'b0;
                    flushM <= 1'b1; bubbleM <= 1'b0;
                    flushW <= 1'b1; bubbleW <= 1'b0;
                end
            else if (wb_select && ((reg_dstE == reg1_srcD) || (reg_dstE == reg2_srcD) && reg_dstE != 5'b0 ))
                begin
                    flushF <= 1'b0; bubbleF <= 1'b1;
                    flushD <= 1'b0; bubbleD <= 1'b1;
                    flushE <= 1'b1; bubbleE <= 1'b0;
                    flushM <= 1'b0; bubbleM <= 1'b0;
                    flushW <= 1'b0; bubbleW <= 1'b0;
                end
            else if (br || jalr)
                begin
                    flushF <= 1'b0; bubbleF <= 1'b0;
                    flushD <= 1'b1; bubbleD <= 1'b0;
                    flushE <= 1'b1; bubbleE <= 1'b0;
                    flushM <= 1'b0; bubbleM <= 1'b0;
                    flushW <= 1'b0; bubbleW <= 1'b0;                    
                end
            else if (jal)
                begin
                    flushF <= 1'b0; bubbleF <= 1'b0;
                    flushD <= 1'b1; bubbleD <= 1'b0;
                    flushE <= 1'b0; bubbleE <= 1'b0;
                    flushM <= 1'b0; bubbleM <= 1'b0;
                    flushW <= 1'b0; bubbleW <= 1'b0;                    
                end
            else 
                begin
                    flushF <= 1'b0; bubbleF <= 1'b0;
                    flushD <= 1'b0; bubbleD <= 1'b0;
                    flushE <= 1'b0; bubbleE <= 1'b0;
                    flushM <= 1'b0; bubbleM <= 1'b0;
                    flushW <= 1'b0; bubbleW <= 1'b0;                    
                end
        end

//=======================================================================================================
//op1_sel
// src_reg_en        æŒ‡ä»¤ä¸­src regçš„åœ°å?æ˜¯å¦æœ‰æ•ˆï¼Œsrc_reg_en[1] == 1è¡¨ç¤ºreg1è¢«ä½¿ç”¨åˆ°äº†ï¼Œsrc_reg_en[0]==1è¡¨ç¤ºreg2è¢«ä½¿ç”¨åˆ°äº?
    always @ (*)
        begin
            if ((src_reg_en[1] == 1'b1) && (reg_write_en_MEM) && (reg_dstM != 5'b0) && (reg1_srcE == reg_dstM))
                op1_sel <= 2'b00;
            else if ((src_reg_en[1] == 1'b1) && (reg_write_en_WB) && (reg_dstW != 5'b0) && (reg1_srcE == reg_dstW) )
                op1_sel <= 2'b01;
            else if (alu_src1 == 1'b0)
                op1_sel <= 2'b11;
            else if (alu_src1 == 1'b1)
                op1_sel <= 2'b10;
        end
//=======================================================================================================
//op2_sel
    always @ (*)
        begin
            if ((src_reg_en[0] == 1'b1) && (reg_write_en_MEM) && (reg_dstM != 5'b0) && (reg2_srcE == reg_dstM) && !cache_write_en_EX)
                op2_sel <= 2'b00;
            else if ((src_reg_en[0] == 1'b1) && (reg_write_en_WB) && (reg_dstW != 5'b0) && (reg2_srcE == reg_dstW) && !cache_write_en_EX)
                op2_sel <= 2'b01;
            else if (alu_src2 == 2'b00 || alu_src2 == 2'b10)
                op2_sel <= 2'b11;
            else if (alu_src2 == 2'b01)
                op2_sel <= 2'b10;
        end

//=======================================================================================================
//reg2_sel
    always @ (*)
        begin
            if ((src_reg_en[0] == 1'b1) && (reg_write_en_MEM) && (reg_dstM != 5'b0) && (reg2_srcE == reg_dstM))
                reg2_sel <= 2'b00;
            else if ((src_reg_en[0] == 1'b1) && (reg_write_en_WB) && (reg_dstW != 5'b0) && (reg2_srcE == reg_dstW))
                reg2_sel <= 2'b01;
            else 
                reg2_sel <= 2'b10;
        end
endmodule