// Seed: 887298339
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wand id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wor id_10;
  output wire id_9;
  input wire _id_8;
  output uwire id_7;
  inout wire id_6;
  output wire id_5;
  inout wor id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = id_11 ? 1 : {id_6, id_6};
  time id_12[-1 : 1 'b0];
  assign id_3[id_8] = 1;
  assign id_4 = 1 + id_11;
  assign id_10 = -1;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_10
  );
endmodule
