Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Fri Apr 03 22:03:00 2015
| Host              : Jeronimo running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Ex61_aula6_timing_summary_routed.rpt -rpx Ex61_aula6_timing_summary_routed.rpx
| Design            : Ex61_aula6
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 512 register/latch pins with no clock driven by root clock pin: div/internal_clock_reg[26]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 512 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.129        0.000                      0                   44        0.250        0.000                      0                   44        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.129        0.000                      0                   44        0.250        0.000                      0                   44        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.129ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 1.525ns (81.661%)  route 0.342ns (18.339%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.241     3.976    div/clk_IBUF_BUFG
    SLICE_X52Y91                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.341     4.317 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.659    div/n_0_internal_clock_reg[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.168 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.168    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.257 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.257    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.346 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.435 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.524 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.524    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.613 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.613    div/n_0_internal_clock_reg[20]_i_1
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.843 r  div/internal_clock_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.843    div/n_6_internal_clock_reg[24]_i_1
    SLICE_X52Y97         FDRE                                         r  div/internal_clock_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.728    div/clk_IBUF_BUFG
    SLICE_X52Y97                                                      r  div/internal_clock_reg[25]/C
                         clock pessimism              0.224    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.056    13.972    div/internal_clock_reg[25]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  8.129    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 1.475ns (81.157%)  route 0.342ns (18.843%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.241     3.976    div/clk_IBUF_BUFG
    SLICE_X52Y91                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.341     4.317 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.659    div/n_0_internal_clock_reg[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.168 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.168    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.257 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.257    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.346 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.435 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.524 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.524    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.613 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.613    div/n_0_internal_clock_reg[20]_i_1
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.793 r  div/internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.793    div/n_5_internal_clock_reg[24]_i_1
    SLICE_X52Y97         FDRE                                         r  div/internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.728    div/clk_IBUF_BUFG
    SLICE_X52Y97                                                      r  div/internal_clock_reg[26]/C
                         clock pessimism              0.224    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.056    13.972    div/internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.200ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 1.454ns (80.937%)  route 0.342ns (19.064%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.241     3.976    div/clk_IBUF_BUFG
    SLICE_X52Y91                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.341     4.317 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.659    div/n_0_internal_clock_reg[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.168 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.168    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.257 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.257    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.346 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.435 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.524 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.524    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.613 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.613    div/n_0_internal_clock_reg[20]_i_1
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.772 r  div/internal_clock_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.772    div/n_7_internal_clock_reg[24]_i_1
    SLICE_X52Y97         FDRE                                         r  div/internal_clock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.728    div/clk_IBUF_BUFG
    SLICE_X52Y97                                                      r  div/internal_clock_reg[24]/C
                         clock pessimism              0.224    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.056    13.972    div/internal_clock_reg[24]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  8.200    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 1.440ns (80.787%)  route 0.342ns (19.213%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.241     3.976    div/clk_IBUF_BUFG
    SLICE_X52Y91                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.341     4.317 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.659    div/n_0_internal_clock_reg[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.168 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.168    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.257 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.257    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.346 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.435 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.524 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.524    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.758 r  div/internal_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.758    div/n_4_internal_clock_reg[20]_i_1
    SLICE_X52Y96         FDRE                                         r  div/internal_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.728    div/clk_IBUF_BUFG
    SLICE_X52Y96                                                      r  div/internal_clock_reg[23]/C
                         clock pessimism              0.224    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.056    13.972    div/internal_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.218ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 1.436ns (80.744%)  route 0.342ns (19.256%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.241     3.976    div/clk_IBUF_BUFG
    SLICE_X52Y91                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.341     4.317 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.659    div/n_0_internal_clock_reg[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.168 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.168    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.257 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.257    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.346 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.435 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.524 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.524    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.754 r  div/internal_clock_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.754    div/n_6_internal_clock_reg[20]_i_1
    SLICE_X52Y96         FDRE                                         r  div/internal_clock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.728    div/clk_IBUF_BUFG
    SLICE_X52Y96                                                      r  div/internal_clock_reg[21]/C
                         clock pessimism              0.224    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.056    13.972    div/internal_clock_reg[21]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                  8.218    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 1.386ns (80.187%)  route 0.342ns (19.813%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.241     3.976    div/clk_IBUF_BUFG
    SLICE_X52Y91                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.341     4.317 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.659    div/n_0_internal_clock_reg[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.168 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.168    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.257 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.257    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.346 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.435 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.524 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.524    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.704 r  div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.704    div/n_5_internal_clock_reg[20]_i_1
    SLICE_X52Y96         FDRE                                         r  div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.728    div/clk_IBUF_BUFG
    SLICE_X52Y96                                                      r  div/internal_clock_reg[22]/C
                         clock pessimism              0.224    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.056    13.972    div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 1.365ns (79.943%)  route 0.342ns (20.057%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.241     3.976    div/clk_IBUF_BUFG
    SLICE_X52Y91                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.341     4.317 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.659    div/n_0_internal_clock_reg[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.168 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.168    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.257 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.257    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.346 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.435 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.524 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.524    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.683 r  div/internal_clock_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.683    div/n_7_internal_clock_reg[20]_i_1
    SLICE_X52Y96         FDRE                                         r  div/internal_clock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.728    div/clk_IBUF_BUFG
    SLICE_X52Y96                                                      r  div/internal_clock_reg[20]/C
                         clock pessimism              0.224    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.056    13.972    div/internal_clock_reg[20]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.303ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 1.351ns (79.777%)  route 0.342ns (20.223%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.241     3.976    div/clk_IBUF_BUFG
    SLICE_X52Y91                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.341     4.317 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.659    div/n_0_internal_clock_reg[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.168 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.168    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.257 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.257    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.346 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.435 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.669 r  div/internal_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.669    div/n_4_internal_clock_reg[16]_i_1
    SLICE_X52Y95         FDRE                                         r  div/internal_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.728    div/clk_IBUF_BUFG
    SLICE_X52Y95                                                      r  div/internal_clock_reg[19]/C
                         clock pessimism              0.224    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.056    13.972    div/internal_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                  8.303    

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 1.347ns (79.729%)  route 0.342ns (20.271%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.241     3.976    div/clk_IBUF_BUFG
    SLICE_X52Y91                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.341     4.317 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.659    div/n_0_internal_clock_reg[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.168 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.168    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.257 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.257    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.346 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.435 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.665 r  div/internal_clock_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.665    div/n_6_internal_clock_reg[16]_i_1
    SLICE_X52Y95         FDRE                                         r  div/internal_clock_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.728    div/clk_IBUF_BUFG
    SLICE_X52Y95                                                      r  div/internal_clock_reg[17]/C
                         clock pessimism              0.224    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.056    13.972    div/internal_clock_reg[17]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  8.307    

Slack (MET) :             8.357ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 1.297ns (79.111%)  route 0.342ns (20.889%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.241     3.976    div/clk_IBUF_BUFG
    SLICE_X52Y91                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.341     4.317 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.659    div/n_0_internal_clock_reg[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.168 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.168    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.257 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.257    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.346 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.346    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.435 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.615 r  div/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.615    div/n_5_internal_clock_reg[16]_i_1
    SLICE_X52Y95         FDRE                                         r  div/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.138    13.728    div/clk_IBUF_BUFG
    SLICE_X52Y95                                                      r  div/internal_clock_reg[18]/C
                         clock pessimism              0.224    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.056    13.972    div/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  8.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 disp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.603     1.436    disp/clk_IBUF_BUFG
    SLICE_X88Y86                                                      r  disp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  disp/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.711    disp/n_0_div_reg[10]
    SLICE_X88Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.821 r  disp/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    disp/n_5_div_reg[8]_i_1
    SLICE_X88Y86         FDRE                                         r  disp/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.874     1.943    disp/clk_IBUF_BUFG
    SLICE_X88Y86                                                      r  disp/div_reg[10]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.134     1.570    disp/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 disp/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.603     1.436    disp/clk_IBUF_BUFG
    SLICE_X88Y85                                                      r  disp/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  disp/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.711    disp/n_0_div_reg[6]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.821 r  disp/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    disp/n_5_div_reg[4]_i_1
    SLICE_X88Y85         FDRE                                         r  disp/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.874     1.943    disp/clk_IBUF_BUFG
    SLICE_X88Y85                                                      r  disp/div_reg[6]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.570    disp/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.396    div/clk_IBUF_BUFG
    SLICE_X52Y91                                                      r  div/internal_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  div/internal_clock_reg[2]/Q
                         net (fo=1, routed)           0.115     1.652    div/n_0_internal_clock_reg[2]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.763 r  div/internal_clock_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.763    div/n_5_internal_clock_reg[0]_i_1
    SLICE_X52Y91         FDRE                                         r  div/internal_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.833     1.902    div/clk_IBUF_BUFG
    SLICE_X52Y91                                                      r  div/internal_clock_reg[2]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105     1.501    div/internal_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.396    div/clk_IBUF_BUFG
    SLICE_X52Y92                                                      r  div/internal_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  div/internal_clock_reg[6]/Q
                         net (fo=1, routed)           0.115     1.652    div/n_0_internal_clock_reg[6]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.763 r  div/internal_clock_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.763    div/n_5_internal_clock_reg[4]_i_1
    SLICE_X52Y92         FDRE                                         r  div/internal_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.833     1.902    div/clk_IBUF_BUFG
    SLICE_X52Y92                                                      r  div/internal_clock_reg[6]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.105     1.501    div/internal_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.397    div/clk_IBUF_BUFG
    SLICE_X52Y93                                                      r  div/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  div/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.115     1.653    div/n_0_internal_clock_reg[10]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.764 r  div/internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.764    div/n_5_internal_clock_reg[8]_i_1
    SLICE_X52Y93         FDRE                                         r  div/internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.903    div/clk_IBUF_BUFG
    SLICE_X52Y93                                                      r  div/internal_clock_reg[10]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105     1.502    div/internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.397    div/clk_IBUF_BUFG
    SLICE_X52Y94                                                      r  div/internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  div/internal_clock_reg[14]/Q
                         net (fo=1, routed)           0.115     1.653    div/n_0_internal_clock_reg[14]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.764 r  div/internal_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.764    div/n_5_internal_clock_reg[12]_i_1
    SLICE_X52Y94         FDRE                                         r  div/internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.903    div/clk_IBUF_BUFG
    SLICE_X52Y94                                                      r  div/internal_clock_reg[14]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.502    div/internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.397    div/clk_IBUF_BUFG
    SLICE_X52Y95                                                      r  div/internal_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  div/internal_clock_reg[18]/Q
                         net (fo=1, routed)           0.115     1.653    div/n_0_internal_clock_reg[18]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.764 r  div/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.764    div/n_5_internal_clock_reg[16]_i_1
    SLICE_X52Y95         FDRE                                         r  div/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.903    div/clk_IBUF_BUFG
    SLICE_X52Y95                                                      r  div/internal_clock_reg[18]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.502    div/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.397    div/clk_IBUF_BUFG
    SLICE_X52Y96                                                      r  div/internal_clock_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  div/internal_clock_reg[22]/Q
                         net (fo=1, routed)           0.115     1.653    div/n_0_internal_clock_reg[22]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.764 r  div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.764    div/n_5_internal_clock_reg[20]_i_1
    SLICE_X52Y96         FDRE                                         r  div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.903    div/clk_IBUF_BUFG
    SLICE_X52Y96                                                      r  div/internal_clock_reg[22]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.502    div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.623%)  route 0.126ns (33.377%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.398    div/clk_IBUF_BUFG
    SLICE_X52Y97                                                      r  div/internal_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  div/internal_clock_reg[26]/Q
                         net (fo=2, routed)           0.126     1.666    div/divided_clk
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.777 r  div/internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.777    div/n_5_internal_clock_reg[24]_i_1
    SLICE_X52Y97         FDRE                                         r  div/internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.835     1.904    div/clk_IBUF_BUFG
    SLICE_X52Y97                                                      r  div/internal_clock_reg[26]/C
                         clock pessimism             -0.505     1.398    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.503    div/internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 disp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.603     1.436    disp/clk_IBUF_BUFG
    SLICE_X88Y86                                                      r  disp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  disp/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.711    disp/n_0_div_reg[10]
    SLICE_X88Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.857 r  disp/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    disp/n_4_div_reg[8]_i_1
    SLICE_X88Y86         FDRE                                         r  disp/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.874     1.943    disp/clk_IBUF_BUFG
    SLICE_X88Y86                                                      r  disp/div_reg[11]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.134     1.570    disp/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                           
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X88Y84    disp/div_reg[0]/C             
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X88Y86    disp/div_reg[10]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X88Y86    disp/div_reg[11]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X88Y87    disp/div_reg[12]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X88Y87    disp/div_reg[13]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X88Y87    disp/div_reg[14]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X88Y87    disp/div_reg[15]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X88Y88    disp/div_reg[16]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X88Y84    disp/div_reg[1]/C             
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y91    div/internal_clock_reg[0]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y93    div/internal_clock_reg[10]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y93    div/internal_clock_reg[11]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y94    div/internal_clock_reg[12]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y94    div/internal_clock_reg[13]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y94    div/internal_clock_reg[14]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y94    div/internal_clock_reg[15]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y95    div/internal_clock_reg[16]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y95    div/internal_clock_reg[17]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y95    div/internal_clock_reg[18]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y91    div/internal_clock_reg[0]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y93    div/internal_clock_reg[10]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y93    div/internal_clock_reg[11]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y91    div/internal_clock_reg[1]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y91    div/internal_clock_reg[2]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y91    div/internal_clock_reg[3]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y92    div/internal_clock_reg[4]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y92    div/internal_clock_reg[5]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y92    div/internal_clock_reg[6]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y92    div/internal_clock_reg[7]/C   



