// Seed: 318120525
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  input id_1;
  logic id_3;
  assign id_3 = id_3;
  assign id_3 = id_2;
endmodule
