#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Jun 14 00:27:00 2025
# Process ID         : 15720
# Current directory  : C:/Users/ceran/Documents/RTLBoriSoC
# Command line       : vivado.exe -mode batch -source .\run_sim.tcl
# Log file           : C:/Users/ceran/Documents/RTLBoriSoC/vivado.log
# Journal file       : C:/Users/ceran/Documents/RTLBoriSoC\vivado.jou
# Running On         : DESKTOP-2D1SHBR
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22621
# Processor Detail   : Intel(R) Core(TM) i7-5820K CPU @ 3.30GHz
# CPU Frequency      : 3298 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17086 MB
# Swap memory        : 3731 MB
# Total Virtual      : 20817 MB
# Available Virtual  : 3966 MB
#-----------------------------------------------------------
source {.\run_sim.tcl}
# open_project RTLBoriSoC.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 620.277 ; gain = 191.922
# set_property source_mgmt_mode All [current_project]
# add_files RTLBoriSoC.srcs/sources_1/new/def_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/def_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/mnemonic_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mnemonic_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/IO_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/IO_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/init_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/init_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/adder.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/adder.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/ALUdp.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/ALUdp.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/MUX.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/MUX.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/MUX1.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/MUX1.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/signext.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/signext.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/zeroext.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/zeroext.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/SLLf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/SLLf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/SRf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/SRf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/ORf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/ORf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/XORf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/XORf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/ANDf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/ANDf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/instr_dec.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/instr_dec.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/cpu.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/cpu.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/reg.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/regs.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/regs.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/ANDf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/ANDf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/mem.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mem.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/mem_pack.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mem_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/INCf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/INCf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/cmpf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/cmpf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/cmpuf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/cmpuf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/FSM.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/FSM.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.sim/sim_1/testbench.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -fileset sim_1 RTLBoriSoC.sim/sim_1/testbench.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd' cannot be added to the project because it already exists in the project, skipping this file
# set_property top testbench [get_filesets sim_1]
# set_property USED_IN {simulation} [get_files RTLBoriSoC.sim/sim_1/testbench.vhd]
# launch_simulation 
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/IO_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/init_pack.vhd" into library xil_defaultlib
WARNING: [VRFC 10-3165] cannot call impure function 'tokenize' from within pure function 'init_mem' [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/init_pack.vhd:53]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8759] array bounds of function return type do not match array bounds of function return value [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mnemonic_pack.vhd:86]
WARNING: [VRFC 10-8759] array bounds of function return type do not match array bounds of function return value [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mnemonic_pack.vhd:81]
WARNING: [VRFC 10-8759] array bounds of function return type do not match array bounds of function return value [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mnemonic_pack.vhd:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pack
Compiling package xil_defaultlib.mux_types
Compiling package xil_defaultlib.def_pack
Compiling package xil_defaultlib.mnemonic_pack
Compiling package ieee.numeric_bit
Compiling package xil_defaultlib.io_pack
Compiling package xil_defaultlib.init_pack
Compiling architecture rtl of entity xil_defaultlib.MUX [\MUX(n=3)\]
Compiling architecture rtl of entity xil_defaultlib.MUX [\MUX(n=1)\]
Compiling architecture rtl of entity xil_defaultlib.MUX [mux_default]
Compiling architecture rtl of entity xil_defaultlib.signext [\signext(w=12)\]
Compiling architecture rtl of entity xil_defaultlib.signext [\signext(w=20)\]
Compiling architecture rtl of entity xil_defaultlib.zeroext [\zeroext(w=12)\]
Compiling architecture rtl of entity xil_defaultlib.zeroext [\zeroext(w=1)\]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture rtl of entity xil_defaultlib.cmpf [cmpf_default]
Compiling architecture rtl of entity xil_defaultlib.cmpuf [cmpuf_default]
Compiling architecture rtl of entity xil_defaultlib.MUX1 [\MUX1(n=3)\]
Compiling architecture rtl of entity xil_defaultlib.SLLf [sllf_default]
Compiling architecture rtl of entity xil_defaultlib.SRf [srf_default]
Compiling architecture rtl of entity xil_defaultlib.XORf [xorf_default]
Compiling architecture rtl of entity xil_defaultlib.ANDf [andf_default]
Compiling architecture rtl of entity xil_defaultlib.ORf [orf_default]
Compiling architecture rtl of entity xil_defaultlib.ALUdp [aludp_default]
Compiling architecture rtl of entity xil_defaultlib.reg [\reg(w=32,rising=true)\]
Compiling architecture rtl of entity xil_defaultlib.MUX [\MUX(n=5)\]
Compiling architecture rtl of entity xil_defaultlib.regs [regs_default]
Compiling architecture rtl of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture rtl of entity xil_defaultlib.instr_dec [instr_dec_default]
Compiling architecture rtl of entity xil_defaultlib.INCf [incf_default]
Compiling architecture rtl of entity xil_defaultlib.signext [\signext(w=8)\]
Compiling architecture rtl of entity xil_defaultlib.signext [\signext(w=16)\]
Compiling architecture rtl of entity xil_defaultlib.zeroext [\zeroext(w=8)\]
Compiling architecture rtl of entity xil_defaultlib.zeroext [\zeroext(w=16)\]
Compiling architecture structural of entity xil_defaultlib.cpu [\cpu(simulation=true)\]
Compiling architecture rtl of entity xil_defaultlib.mem [\mem(simulation=true)\]
Compiling architecture structural of entity xil_defaultlib.SOC [\SOC(simulation=true)\]
Compiling architecture tb of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 631.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: [Wavedata 42-489] Can't add object "/testbench/mem_tb_in" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/testbench/mem_tb_out" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/testbench/mem_temp" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /testbench/trace_f was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /testbench/dump_f was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## run 1000ns
Note: First byte of RAM: 001080B3
Time: 0 ps  Iteration: 0  Process: /testbench/UUT/mem_inst/sim_init_block/line__76  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mem.vhd
Note: Initializing memory and SoC
Time: 0 ps  Iteration: 0  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Memory and SoC initialized, SoC started
Time: 20 ns  Iteration: 0  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Written to register: 04008093
Time: 30 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/instr_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Instruction fetched: 00000100000000001000000010010011
Time: 40 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 40 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Written to register: 00000040
Time: 40 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/regs_inst/\gen_regs(1)\/reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00000004
Time: 40 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/PC_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 04008093
Time: 50 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/instr_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Instruction fetched: 00000100000000001000000010010011
Time: 60 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 60 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Written to register: 00000080
Time: 60 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/regs_inst/\gen_regs(1)\/reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00000008
Time: 60 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/PC_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 001080B3
Time: 70 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/instr_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Instruction fetched: 00000000000100001000000010110011
Time: 80 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 80 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Written to register: 00000100
Time: 80 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/regs_inst/\gen_regs(1)\/reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 0000000C
Time: 80 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/PC_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 10102023
Time: 90 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/instr_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Instruction fetched: 00010000000100000010000000100011
Time: 100 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 100 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Written to register: 00000010
Time: 100 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/PC_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 10002103
Time: 110 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/instr_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Instruction fetched: 00010000000000000010000100000011
Time: 120 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 120 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Written to register: 00000000
Time: 120 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/regs_inst/\gen_regs(2)\/reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00000014
Time: 120 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/PC_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 10002183
Time: 130 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/instr_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Instruction fetched: 00010000000000000010000110000011
Time: 140 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Trace done
Time: 140 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Written to register: 00000000
Time: 140 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/regs_inst/\gen_regs(3)\/reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00000018
Time: 140 ns  Iteration: 4  Process: /testbench/UUT/cpu_inst/PC_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Written to register: 00000000
Time: 150 ns  Iteration: 1  Process: /testbench/UUT/cpu_inst/instr_reg_inst/rising_proc/line__28  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd
Note: Instruction fetched: 00000000000000000000000000000000
Time: 160 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Unknown instruction fetched, exiting testbench: 00000000000000000000000000000000
Time: 160 ns  Iteration: 3  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
Note: Testbench completed.
Time: 170 ns  Iteration: 0  Process: /testbench/line__86  File: C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/sim_1/testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 646.258 ; gain = 25.980
# -run 10000ns
invalid command name "-run"
    while executing
"-run 10000ns"
    (file ".\run_sim.tcl" line 53)
INFO: [Common 17-206] Exiting Vivado at Sat Jun 14 00:27:38 2025...
