Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Apr  2 21:17:57 2019
| Host         : DESKTOP-EPHBFNF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a50t-fgg484
| Speed File   : -3  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 193 register/latch pins with no clock driven by root clock pin: acd_inst/control/pipe_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 418 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.241        0.000                      0                 1099        0.118        0.000                      0                 1099        0.480        0.000                       0                  1005  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
inst0/inst/clk_in1    {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst0/inst/clk_in1                                                                                                                                                      1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.241        0.000                      0                 1068        0.118        0.000                      0                 1068        0.480        0.000                       0                  1001  
  clkfbout_clk_wiz_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.346        0.000                      0                   31        0.693        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst0/inst/clk_in1
  To Clock:  inst0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 cpu_inst/on_time_counter_inst/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cpu_inst/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.778ns (35.397%)  route 1.420ns (64.603%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.386ns = ( 0.114 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.866ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.268    -2.866    cpu_inst/on_time_counter_inst/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  cpu_inst/on_time_counter_inst/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.341    -2.525 r  cpu_inst/on_time_counter_inst/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=6, routed)           0.670    -1.855    cpu_inst/counter[7]
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.101    -1.754 r  cpu_inst/state[7]_i_3/O
                         net (fo=1, routed)           0.312    -1.442    cpu_inst/state[7]_i_3_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.239    -1.203 r  cpu_inst/state[7]_i_2/O
                         net (fo=2, routed)           0.438    -0.765    cpu_inst/state[7]_i_2_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.097    -0.668 r  cpu_inst/state[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.668    cpu_inst/state[7]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  cpu_inst/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.172     0.114    cpu_inst/clk_out1
    SLICE_X4Y79          FDRE                                         r  cpu_inst/state_reg[7]/C
                         clock pessimism             -0.517    -0.403    
                         clock uncertainty           -0.054    -0.457    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)        0.030    -0.427    cpu_inst/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.062ns (47.323%)  route 1.182ns (52.677%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.388ns = ( 0.112 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.206    -2.928    clk_OBUF
    SLICE_X9Y76          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.341    -2.587 r  step_up_FF_reg/Q
                         net (fo=265, routed)         1.182    -1.405    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.097    -1.308 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[6].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.308    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig59_out
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    -1.007 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -1.007    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.918 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.918    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_11
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    -0.684 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.684    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[15].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X7Y77          FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.170     0.112    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y77          FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][15]/C
                         clock pessimism             -0.517    -0.405    
                         clock uncertainty           -0.054    -0.459    
    SLICE_X7Y77          FDRE (Setup_fdre_C_D)        0.056    -0.403    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][15]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[7].b_is_even.pp_out_reg_reg[7][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 1.339ns (58.456%)  route 0.952ns (41.544%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.379ns = ( 0.121 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.206    -2.928    clk_OBUF
    SLICE_X9Y76          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.341    -2.587 r  step_up_FF_reg/Q
                         net (fo=265, routed)         0.952    -1.635    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.097    -1.538 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[1].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.538    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[1].ppsub.stageN.muxcy0_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    -1.136 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -1.136    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[7]_3
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -1.044 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -1.044    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[7]_7
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -0.952 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[8].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.952    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[7]_11
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -0.860 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[12].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.860    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[7]_15
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    -0.637 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[16].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.637    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[17].ppsub.stageN.xorcy0__0
    SLICE_X2Y86          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[7].b_is_even.pp_out_reg_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.179     0.121    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X2Y86          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[7].b_is_even.pp_out_reg_reg[7][17]/C
                         clock pessimism             -0.517    -0.396    
                         clock uncertainty           -0.054    -0.450    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.094    -0.356    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[7].b_is_even.pp_out_reg_reg[7][17]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 1.058ns (47.229%)  route 1.182ns (52.771%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.388ns = ( 0.112 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.206    -2.928    clk_OBUF
    SLICE_X9Y76          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.341    -2.587 r  step_up_FF_reg/Q
                         net (fo=265, routed)         1.182    -1.405    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.097    -1.308 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[6].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.308    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig59_out
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    -1.007 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -1.007    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.918 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.918    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_11
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.688 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.688    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[13].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X7Y77          FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.170     0.112    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X7Y77          FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][13]/C
                         clock pessimism             -0.517    -0.405    
                         clock uncertainty           -0.054    -0.459    
    SLICE_X7Y77          FDRE (Setup_fdre_C_D)        0.056    -0.403    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][13]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 1.013ns (45.744%)  route 1.202ns (54.256%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 0.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.206    -2.928    clk_OBUF
    SLICE_X9Y76          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.341    -2.587 r  step_up_FF_reg/Q
                         net (fo=265, routed)         1.194    -1.393    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[3]
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.097    -1.296 r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -1.296    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    -0.997 r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.007    -0.989    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.900 r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.900    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/xlnx_opt__7
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    -0.713 r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/CARRY4/CO[0]
                         net (fo=1, routed)           0.000    -0.713    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/carry_simple_7
    SLICE_X1Y76          FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.169     0.111    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/CLK
    SLICE_X1Y76          FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.517    -0.406    
                         clock uncertainty           -0.054    -0.460    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)        0.044    -0.416    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.077ns (49.284%)  route 1.108ns (50.716%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.448ns = ( 0.052 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.206    -2.928    clk_OBUF
    SLICE_X9Y76          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.341    -2.587 r  step_up_FF_reg/Q
                         net (fo=265, routed)         1.108    -1.479    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.097    -1.382 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.382    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig221_out
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    -0.980 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.980    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    -0.743 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.743    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[15].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X12Y72         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.110     0.052    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X12Y72         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][15]/C
                         clock pessimism             -0.517    -0.465    
                         clock uncertainty           -0.054    -0.519    
    SLICE_X12Y72         FDRE (Setup_fdre_C_D)        0.094    -0.425    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 1.084ns (50.563%)  route 1.060ns (49.437%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.447ns = ( 0.053 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.206    -2.928    clk_OBUF
    SLICE_X9Y76          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.341    -2.587 r  step_up_FF_reg/Q
                         net (fo=265, routed)         1.060    -1.527    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.097    -1.430 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.430    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig188_out
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    -1.018 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -1.018    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_11
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    -0.784 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.784    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[15].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X11Y71         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.111     0.053    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X11Y71         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][15]/C
                         clock pessimism             -0.517    -0.464    
                         clock uncertainty           -0.054    -0.518    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.056    -0.462    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -0.462    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 1.080ns (50.470%)  route 1.060ns (49.530%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.447ns = ( 0.053 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.206    -2.928    clk_OBUF
    SLICE_X9Y76          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.341    -2.587 r  step_up_FF_reg/Q
                         net (fo=265, routed)         1.060    -1.527    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.097    -1.430 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[9].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.430    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig188_out
    SLICE_X11Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    -1.018 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -1.018    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_11
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.788 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.788    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[13].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X11Y71         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.111     0.053    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X11Y71         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][13]/C
                         clock pessimism             -0.517    -0.464    
                         clock uncertainty           -0.054    -0.518    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.056    -0.462    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -0.462    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            debounce_inst2/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.632ns (30.198%)  route 1.461ns (69.802%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.383ns = ( 0.117 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.272    -2.862    debounce_inst2/clk_out1
    SLICE_X3Y69          FDRE                                         r  debounce_inst2/PB_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.341    -2.521 r  debounce_inst2/PB_cnt_reg[16]/Q
                         net (fo=2, routed)           0.480    -2.041    debounce_inst2/PB_cnt_reg[16]
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.097    -1.944 r  debounce_inst2/PB_state_i_7__0/O
                         net (fo=1, routed)           0.520    -1.424    debounce_inst2/PB_state_i_7__0_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.097    -1.327 r  debounce_inst2/PB_state_i_3__0/O
                         net (fo=1, routed)           0.102    -1.225    debounce_inst2/PB_state_i_3__0_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.097    -1.128 r  debounce_inst2/PB_state_i_1__0/O
                         net (fo=1, routed)           0.359    -0.769    debounce_inst2/PB_state_i_1__0_n_0
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.175     0.117    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
                         clock pessimism             -0.501    -0.384    
                         clock uncertainty           -0.054    -0.438    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)       -0.001    -0.439    debounce_inst2/PB_state_reg
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 step_up_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 1.063ns (48.957%)  route 1.108ns (51.043%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.448ns = ( 0.052 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.206    -2.928    clk_OBUF
    SLICE_X9Y76          FDRE                                         r  step_up_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.341    -2.587 r  step_up_FF_reg/Q
                         net (fo=265, routed)         1.108    -1.479    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X12Y71         LUT2 (Prop_lut2_I1_O)        0.097    -1.382 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000    -1.382    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig221_out
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    -0.980 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.980    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    -0.757 r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.757    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[13].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X12Y72         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.110     0.052    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X12Y72         FDRE                                         r  acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
                         clock pessimism             -0.517    -0.465    
                         clock uncertainty           -0.054    -0.519    
    SLICE_X12Y72         FDRE (Setup_fdre_C_D)        0.094    -0.425    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.555    -0.797    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y81         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.656 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.601    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/D[3]
    SLICE_X13Y81         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.822    -0.756    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/CLK
    SLICE_X13Y81         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.041    -0.797    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.078    -0.719    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.549    -0.803    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/CLK
    SLICE_X13Y75         FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.607    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister/D[0]
    SLICE_X13Y75         FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.816    -0.763    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X13Y75         FDRE                                         r  acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.040    -0.803    
    SLICE_X13Y75         FDRE (Hold_fdre_C_D)         0.076    -0.727    acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.581    -0.771    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y80          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][2]/Q
                         net (fo=1, routed)           0.055    -0.575    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][2]
    SLICE_X5Y80          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.850    -0.729    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y80          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][2]/C
                         clock pessimism             -0.042    -0.771    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.075    -0.696    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.550    -0.802    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y73         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.606    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/D[0]
    SLICE_X13Y73         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.817    -0.762    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/CLK
    SLICE_X13Y73         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.040    -0.802    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.075    -0.727    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.581    -0.771    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y80          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][3]/Q
                         net (fo=1, routed)           0.055    -0.575    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][3]
    SLICE_X5Y80          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.850    -0.729    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X5Y80          FDRE                                         r  acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][3]/C
                         clock pessimism             -0.042    -0.771    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.071    -0.700    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.557    -0.795    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y83         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=1, routed)           0.055    -0.599    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/D[9]
    SLICE_X13Y83         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.825    -0.754    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/CLK
    SLICE_X13Y83         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[10]/C
                         clock pessimism             -0.041    -0.795    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.071    -0.724    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.555    -0.797    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y81         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.656 r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.601    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/D[1]
    SLICE_X13Y81         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.822    -0.756    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/CLK
    SLICE_X13Y81         FDRE                                         r  acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.041    -0.797    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.071    -0.726    acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 acd_inst/adc/sync/sreg_dco_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/sync/sreg_dco_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.581    -0.771    acd_inst/adc/sync/clk_out1
    SLICE_X0Y72          FDRE                                         r  acd_inst/adc/sync/sreg_dco_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  acd_inst/adc/sync/sreg_dco_reg[0]/Q
                         net (fo=1, routed)           0.063    -0.567    acd_inst/adc/sync/sreg_dco[0]
    SLICE_X0Y72          FDRE                                         r  acd_inst/adc/sync/sreg_dco_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.849    -0.730    acd_inst/adc/sync/clk_out1
    SLICE_X0Y72          FDRE                                         r  acd_inst/adc/sync/sreg_dco_reg[1]/C
                         clock pessimism             -0.041    -0.771    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.075    -0.696    acd_inst/adc/sync/sreg_dco_reg[1]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 acd_inst/control/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.785%)  route 0.097ns (34.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.558    -0.794    acd_inst/control/clk_out1
    SLICE_X9Y63          FDCE                                         r  acd_inst/control/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  acd_inst/control/count_reg[1]/Q
                         net (fo=9, routed)           0.097    -0.556    acd_inst/control/count_reg_n_0_[1]
    SLICE_X8Y63          LUT6 (Prop_lut6_I4_O)        0.045    -0.511 r  acd_inst/control/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.511    acd_inst/control/count[2]_i_1__0_n_0
    SLICE_X8Y63          FDCE                                         r  acd_inst/control/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.826    -0.752    acd_inst/control/clk_out1
    SLICE_X8Y63          FDCE                                         r  acd_inst/control/count_reg[2]/C
                         clock pessimism             -0.029    -0.781    
    SLICE_X8Y63          FDCE (Hold_fdce_C_D)         0.121    -0.660    acd_inst/control/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.397%)  route 0.118ns (45.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.578    -0.774    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y75          FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.633 r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.515    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/D[4]
    SLICE_X4Y75          FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.844    -0.735    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X4Y75          FDRE                                         r  acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.007    -0.742    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.075    -0.667    acd_inst/control/s0/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { inst0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y16  inst0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X2Y71     acd_inst/adc/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X2Y71     acd_inst/adc/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X5Y70     acd_inst/adc/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X0Y70     acd_inst/adc/aclk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X4Y76     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][10]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X4Y74     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X4Y74     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X4Y74     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X14Y70    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X14Y70    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y76     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y72     acd_inst/adc/fdata_reg[6]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y72     acd_inst/adc/fdata_reg[7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y76     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X14Y74    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y72     acd_inst/adc/fdata_reg[6]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y72     acd_inst/adc/fdata_reg[7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X14Y70    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X14Y74    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y76     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y76     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X14Y70    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X14Y70    acd_inst/control/s2/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X14Y74    acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X6Y76     acd_inst/control/s1/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y72     acd_inst/adc/fdata_reg[6]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y72     acd_inst/adc/fdata_reg[6]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X2Y72     acd_inst/adc/fdata_reg[7]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17  inst0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.361ns (22.404%)  route 1.250ns (77.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.438ns = ( 0.062 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.361    -2.500 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         1.250    -1.250    acd_inst/control/reset
    SLICE_X11Y62         FDCE                                         f  acd_inst/control/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.120     0.062    acd_inst/control/clk_out1
    SLICE_X11Y62         FDCE                                         r  acd_inst/control/count_reg[6]/C
                         clock pessimism             -0.517    -0.455    
                         clock uncertainty           -0.054    -0.509    
    SLICE_X11Y62         FDCE (Recov_fdce_C_CLR)     -0.395    -0.904    acd_inst/control/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.361ns (22.404%)  route 1.250ns (77.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.438ns = ( 0.062 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.361    -2.500 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         1.250    -1.250    acd_inst/control/reset
    SLICE_X11Y62         FDCE                                         f  acd_inst/control/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.120     0.062    acd_inst/control/clk_out1
    SLICE_X11Y62         FDCE                                         r  acd_inst/control/count_reg[7]/C
                         clock pessimism             -0.517    -0.455    
                         clock uncertainty           -0.054    -0.509    
    SLICE_X11Y62         FDCE (Recov_fdce_C_CLR)     -0.395    -0.904    acd_inst/control/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.361ns (23.034%)  route 1.206ns (76.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.439ns = ( 0.061 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.361    -2.500 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         1.206    -1.294    acd_inst/control/reset
    SLICE_X9Y62          FDCE                                         f  acd_inst/control/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.119     0.061    acd_inst/control/clk_out1
    SLICE_X9Y62          FDCE                                         r  acd_inst/control/count_reg[0]/C
                         clock pessimism             -0.517    -0.456    
                         clock uncertainty           -0.054    -0.510    
    SLICE_X9Y62          FDCE (Recov_fdce_C_CLR)     -0.395    -0.905    acd_inst/control/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.361ns (23.034%)  route 1.206ns (76.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.439ns = ( 0.061 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.361    -2.500 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         1.206    -1.294    acd_inst/control/reset
    SLICE_X9Y62          FDCE                                         f  acd_inst/control/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.119     0.061    acd_inst/control/clk_out1
    SLICE_X9Y62          FDCE                                         r  acd_inst/control/count_reg[3]/C
                         clock pessimism             -0.517    -0.456    
                         clock uncertainty           -0.054    -0.510    
    SLICE_X9Y62          FDCE (Recov_fdce_C_CLR)     -0.395    -0.905    acd_inst/control/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.361ns (23.034%)  route 1.206ns (76.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.439ns = ( 0.061 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.361    -2.500 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         1.206    -1.294    acd_inst/control/reset
    SLICE_X9Y62          FDCE                                         f  acd_inst/control/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.119     0.061    acd_inst/control/clk_out1
    SLICE_X9Y62          FDCE                                         r  acd_inst/control/count_reg[4]/C
                         clock pessimism             -0.517    -0.456    
                         clock uncertainty           -0.054    -0.510    
    SLICE_X9Y62          FDCE (Recov_fdce_C_CLR)     -0.395    -0.905    acd_inst/control/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.361ns (22.340%)  route 1.255ns (77.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.379ns = ( 0.121 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.361    -2.500 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         1.255    -1.245    acd_inst/dac/reset
    SLICE_X7Y88          FDCE                                         f  acd_inst/dac/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.179     0.121    acd_inst/dac/clk_out1
    SLICE_X7Y88          FDCE                                         r  acd_inst/dac/count_reg[0]/C
                         clock pessimism             -0.517    -0.396    
                         clock uncertainty           -0.054    -0.450    
    SLICE_X7Y88          FDCE (Recov_fdce_C_CLR)     -0.395    -0.845    acd_inst/dac/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.361ns (22.404%)  route 1.250ns (77.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.438ns = ( 0.062 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.361    -2.500 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         1.250    -1.250    acd_inst/control/reset
    SLICE_X10Y62         FDCE                                         f  acd_inst/control/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.120     0.062    acd_inst/control/clk_out1
    SLICE_X10Y62         FDCE                                         r  acd_inst/control/count_reg[5]/C
                         clock pessimism             -0.517    -0.455    
                         clock uncertainty           -0.054    -0.509    
    SLICE_X10Y62         FDCE (Recov_fdce_C_CLR)     -0.329    -0.838    acd_inst/control/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/clk_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.361ns (23.489%)  route 1.176ns (76.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.440ns = ( 0.060 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.361    -2.500 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         1.176    -1.324    acd_inst/control/reset
    SLICE_X9Y63          FDCE                                         f  acd_inst/control/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.118     0.060    acd_inst/control/clk_out1
    SLICE_X9Y63          FDCE                                         r  acd_inst/control/clk_count_reg[0]/C
                         clock pessimism             -0.517    -0.457    
                         clock uncertainty           -0.054    -0.511    
    SLICE_X9Y63          FDCE (Recov_fdce_C_CLR)     -0.395    -0.906    acd_inst/control/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/clk_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.361ns (23.489%)  route 1.176ns (76.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.440ns = ( 0.060 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.361    -2.500 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         1.176    -1.324    acd_inst/control/reset
    SLICE_X9Y63          FDCE                                         f  acd_inst/control/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.118     0.060    acd_inst/control/clk_out1
    SLICE_X9Y63          FDCE                                         r  acd_inst/control/clk_count_reg[1]/C
                         clock pessimism             -0.517    -0.457    
                         clock uncertainty           -0.054    -0.511    
    SLICE_X9Y63          FDCE (Recov_fdce_C_CLR)     -0.395    -0.906    acd_inst/control/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.361ns (23.489%)  route 1.176ns (76.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.440ns = ( 0.060 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.361    -2.500 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         1.176    -1.324    acd_inst/control/reset
    SLICE_X9Y63          FDCE                                         f  acd_inst/control/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        1.118     0.060    acd_inst/control/clk_out1
    SLICE_X9Y63          FDCE                                         r  acd_inst/control/count_reg[1]/C
                         clock pessimism             -0.517    -0.457    
                         clock uncertainty           -0.054    -0.511    
    SLICE_X9Y63          FDCE (Recov_fdce_C_CLR)     -0.395    -0.906    acd_inst/control/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/wr_i_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.148ns (24.505%)  route 0.456ns (75.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.620 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         0.456    -0.164    acd_inst/control/reset
    SLICE_X2Y77          FDCE                                         f  acd_inst/control/wr_i_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.849    -0.730    acd_inst/control/clk_out1
    SLICE_X2Y77          FDCE                                         r  acd_inst/control/wr_i_en_reg/C
                         clock pessimism             -0.007    -0.737    
    SLICE_X2Y77          FDCE (Remov_fdce_C_CLR)     -0.120    -0.857    acd_inst/control/wr_i_en_reg
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.148ns (22.665%)  route 0.505ns (77.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.620 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         0.505    -0.115    acd_inst/control/reset
    SLICE_X3Y75          FDCE                                         f  acd_inst/control/ADC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.845    -0.733    acd_inst/control/clk_out1
    SLICE_X3Y75          FDCE                                         r  acd_inst/control/ADC_reg[2]/C
                         clock pessimism             -0.007    -0.740    
    SLICE_X3Y75          FDCE (Remov_fdce_C_CLR)     -0.145    -0.885    acd_inst/control/ADC_reg[2]
  -------------------------------------------------------------------
                         required time                          0.885    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.148ns (22.665%)  route 0.505ns (77.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.620 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         0.505    -0.115    acd_inst/control/reset
    SLICE_X3Y75          FDCE                                         f  acd_inst/control/ADC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.845    -0.733    acd_inst/control/clk_out1
    SLICE_X3Y75          FDCE                                         r  acd_inst/control/ADC_reg[4]/C
                         clock pessimism             -0.007    -0.740    
    SLICE_X3Y75          FDCE (Remov_fdce_C_CLR)     -0.145    -0.885    acd_inst/control/ADC_reg[4]
  -------------------------------------------------------------------
                         required time                          0.885    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.148ns (22.665%)  route 0.505ns (77.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.620 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         0.505    -0.115    acd_inst/control/reset
    SLICE_X3Y75          FDCE                                         f  acd_inst/control/ADC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.845    -0.733    acd_inst/control/clk_out1
    SLICE_X3Y75          FDCE                                         r  acd_inst/control/ADC_reg[5]/C
                         clock pessimism             -0.007    -0.740    
    SLICE_X3Y75          FDCE (Remov_fdce_C_CLR)     -0.145    -0.885    acd_inst/control/ADC_reg[5]
  -------------------------------------------------------------------
                         required time                          0.885    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.148ns (19.560%)  route 0.609ns (80.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.620 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         0.609    -0.011    acd_inst/control/reset
    SLICE_X0Y76          FDCE                                         f  acd_inst/control/ADC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.846    -0.732    acd_inst/control/clk_out1
    SLICE_X0Y76          FDCE                                         r  acd_inst/control/ADC_reg[0]/C
                         clock pessimism             -0.007    -0.739    
    SLICE_X0Y76          FDCE (Remov_fdce_C_CLR)     -0.145    -0.884    acd_inst/control/ADC_reg[0]
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.148ns (19.560%)  route 0.609ns (80.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.620 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         0.609    -0.011    acd_inst/control/reset
    SLICE_X0Y76          FDCE                                         f  acd_inst/control/ADC_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.846    -0.732    acd_inst/control/clk_out1
    SLICE_X0Y76          FDCE                                         r  acd_inst/control/ADC_reg[15]/C
                         clock pessimism             -0.007    -0.739    
    SLICE_X0Y76          FDCE (Remov_fdce_C_CLR)     -0.145    -0.884    acd_inst/control/ADC_reg[15]
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.148ns (19.560%)  route 0.609ns (80.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.620 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         0.609    -0.011    acd_inst/control/reset
    SLICE_X0Y76          FDCE                                         f  acd_inst/control/ADC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.846    -0.732    acd_inst/control/clk_out1
    SLICE_X0Y76          FDCE                                         r  acd_inst/control/ADC_reg[1]/C
                         clock pessimism             -0.007    -0.739    
    SLICE_X0Y76          FDCE (Remov_fdce_C_CLR)     -0.145    -0.884    acd_inst/control/ADC_reg[1]
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.148ns (19.560%)  route 0.609ns (80.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.620 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         0.609    -0.011    acd_inst/control/reset
    SLICE_X0Y76          FDCE                                         f  acd_inst/control/ADC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.846    -0.732    acd_inst/control/clk_out1
    SLICE_X0Y76          FDCE                                         r  acd_inst/control/ADC_reg[3]/C
                         clock pessimism             -0.007    -0.739    
    SLICE_X0Y76          FDCE (Remov_fdce_C_CLR)     -0.145    -0.884    acd_inst/control/ADC_reg[3]
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.148ns (19.560%)  route 0.609ns (80.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.620 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         0.609    -0.011    acd_inst/control/reset
    SLICE_X0Y76          FDCE                                         f  acd_inst/control/ADC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.846    -0.732    acd_inst/control/clk_out1
    SLICE_X0Y76          FDCE                                         r  acd_inst/control/ADC_reg[6]/C
                         clock pessimism             -0.007    -0.739    
    SLICE_X0Y76          FDCE (Remov_fdce_C_CLR)     -0.145    -0.884    acd_inst/control/ADC_reg[6]
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/ADC_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.148ns (19.560%)  route 0.609ns (80.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.620 f  debounce_inst2/PB_state_reg/Q
                         net (fo=281, routed)         0.609    -0.011    acd_inst/control/reset
    SLICE_X0Y76          FDCE                                         f  acd_inst/control/ADC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=1000, routed)        0.846    -0.732    acd_inst/control/clk_out1
    SLICE_X0Y76          FDCE                                         r  acd_inst/control/ADC_reg[7]/C
                         clock pessimism             -0.007    -0.739    
    SLICE_X0Y76          FDCE (Remov_fdce_C_CLR)     -0.145    -0.884    acd_inst/control/ADC_reg[7]
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.873    





