
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101673                       # Number of seconds simulated
sim_ticks                                101673175500                       # Number of ticks simulated
final_tick                               101673175500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 160583                       # Simulator instruction rate (inst/s)
host_op_rate                                   160583                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              177466800                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185100                       # Number of bytes of host memory used
host_seconds                                   572.91                       # Real time elapsed on the host
sim_insts                                    92000008                       # Number of instructions simulated
sim_ops                                      92000008                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 101673175500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4303168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         118592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4421760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4303168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4303168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               69090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          158                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                158                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          42323533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1166404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43489937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     42323533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42323533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          99456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                99456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          99456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         42323533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1166404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             43589393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.134884347750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          167                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          167                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76564                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2836                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       69090                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      66919                       # Number of write requests accepted
system.mem_ctrls.readBursts                     69090                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    66919                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 244544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4177216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  187584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4421760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4282816                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  65269                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 63971                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  101673166000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 69090                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                66919                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.804016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.908621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.371801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1193     52.07%     52.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          582     25.40%     77.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          152      6.63%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          104      4.54%     88.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           83      3.62%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           88      3.84%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           49      2.14%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.57%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2291                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.868263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.272212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.844570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             89     53.29%     53.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            53     31.74%     85.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            11      6.59%     91.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             7      4.19%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             3      1.80%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      1.20%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           167                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.550898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.506252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.259464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               56     33.53%     33.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.20%     34.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               83     49.70%     84.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      8.98%     93.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      5.99%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           167                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       125952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       118592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       187584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1238792.822006429778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1166404.013809915865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1844970.407165063778                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1853                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        66919                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    122297500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    423506750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2694944296250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1818.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    228551.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40271735.92                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    474160500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               545804250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   19105000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    124093.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               142843.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         2.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     43.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1991                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2457                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.34                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     747547.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 12723480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  6739920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21420000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               14563800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         928721040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            330855360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             66403680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2614948530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2022867360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      21810420000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            27830122230                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            273.721383                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         100773700500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    138666000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     392860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  89771255250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5267918000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     367914250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5734562000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3727080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1954425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5861940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 736020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         447457920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            159001500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             41478720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1118712780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1095844800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      23198836380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            26073738975                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            256.446588                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         101215930500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     92765000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     189280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  95909115500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2853749250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     174930750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2453335000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 101673175500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                14087929                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10165502                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            885781                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12134517                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7012642                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.790862                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1430344                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          452594                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             447429                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5165                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13759453                       # DTB read hits
system.cpu.dtb.read_misses                         28                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 13759481                       # DTB read accesses
system.cpu.dtb.write_hits                     7877823                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 7877829                       # DTB write accesses
system.cpu.dtb.data_hits                     21637276                       # DTB hits
system.cpu.dtb.data_misses                         34                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 21637310                       # DTB accesses
system.cpu.itb.fetch_hits                    57537509                       # ITB hits
system.cpu.itb.fetch_misses                        45                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                57537554                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99164                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    101673175500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        203346419                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           60027774                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      104401932                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    14087929                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8890415                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     141433428                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1771752                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           655                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  57537509                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                292160                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          202347776                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.515953                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.745247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                128869344     63.69%     63.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 42554932     21.03%     84.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 30923500     15.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            202347776                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.069280                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.513419                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11964202                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             139978683                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3521763                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              46156000                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 727128                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              6864392                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                161064                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               98090178                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 16556                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 727128                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 12687290                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               107537639                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       10206222                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7997588                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              63191909                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               97197247                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              21650253                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     19                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   5365                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            74021004                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             135360988                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        131722940                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3278037                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              72660070                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1360934                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1202907                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         819175                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  88574040                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13768068                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7877845                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            720024                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   91226501                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             1539189                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  92651911                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             67915                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          765681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       165501                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     202347776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.457885                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.548828                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           115056661     56.86%     56.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            81930319     40.49%     97.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5360796      2.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       202347776                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 9897125     99.69%     99.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 15009      0.15%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  2944      0.03%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 12844      0.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  263      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                47      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              68043246     73.44%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               384355      0.41%     73.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     73.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1183922      1.28%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              408171      0.44%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               90602      0.10%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             158309      0.17%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               13093      0.01%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4362      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             14211250     15.34%     91.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7779578      8.40%     99.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          276711      0.30%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          98265      0.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               92651911                       # Type of FU issued
system.cpu.iq.rate                           0.455636                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     9928185                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.107156                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          393149768                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          91261303                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     90202836                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4497930                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2270070                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2212446                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              100315554                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2264495                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        21617                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          122                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 727128                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  380025                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   178                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            96215351                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            354815                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13768068                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7877845                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             819176                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   173                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         381855                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       350766                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               732621                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              92415685                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13759481                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            236226                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       3449661                       # number of nop insts executed
system.cpu.iew.exec_refs                     21637310                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12841064                       # Number of branches executed
system.cpu.iew.exec_stores                    7877829                       # Number of stores executed
system.cpu.iew.exec_rate                     0.454474                       # Inst execution rate
system.cpu.iew.wb_sent                       92415357                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      92415282                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  21004513                       # num instructions producing a value
system.cpu.iew.wb_consumers                  21475776                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.454472                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.978056                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          776152                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1539189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            727070                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    201604300                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.473398                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.568030                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    113560630     56.33%     56.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     80648190     40.00%     96.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7395480      3.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    201604300                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             95439150                       # Number of instructions committed
system.cpu.commit.committedOps               95439150                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       21624174                       # Number of memory references committed
system.cpu.commit.loads                      13746451                       # Number of loads committed
system.cpu.commit.membars                      720012                       # Number of memory barriers committed
system.cpu.commit.branches                   12742290                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2198534                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  88268608                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1379257                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      3439148      3.60%      3.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         67442166     70.67%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          384355      0.40%     74.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     74.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1168807      1.22%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         403955      0.42%     76.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          81645      0.09%     76.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        157433      0.16%     76.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          13093      0.01%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4361      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        14195394     14.87%     91.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7779553      8.15%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       271069      0.28%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        98171      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          95439150                       # Class of committed instruction
system.cpu.commit.bw_lim_events               7395480                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    290423407                       # The number of ROB reads
system.cpu.rob.rob_writes                   193174080                       # The number of ROB writes
system.cpu.timesIdled                           42029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          998643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    92000008                       # Number of Instructions Simulated
system.cpu.committedOps                      92000008                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.210287                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.210287                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.452430                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.452430                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                130701410                       # number of integer regfile reads
system.cpu.int_regfile_writes                71518368                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3256132                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1660528                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2203134                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1440028                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 101673175500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           952.303327                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              130431                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               850                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            153.448235                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   952.303327                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.929984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.929984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1003                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          985                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.979492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          43276205                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         43276205                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 101673175500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     13037406                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13037406                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7156984                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7156984                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       720009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       720009                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       720012                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       720012                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     20194390                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20194390                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     20194390                       # number of overall hits
system.cpu.dcache.overall_hits::total        20194390                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2035                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2035                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          727                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          727                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2762                       # number of overall misses
system.cpu.dcache.overall_misses::total          2762                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    571158000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    571158000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     61820000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     61820000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       207000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       207000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    632978000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    632978000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    632978000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    632978000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13039441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13039441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7157711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7157711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     20197152                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20197152                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     20197152                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20197152                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000137                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000137                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 280667.321867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 280667.321867                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85034.387895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85034.387895                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        69000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        69000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 229173.787111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 229173.787111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 229173.787111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 229173.787111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          158                       # number of writebacks
system.cpu.dcache.writebacks::total               158                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          462                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          449                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          911                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          911                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1573                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          278                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1851                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1851                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    445582500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    445582500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36600000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36600000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    482182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    482182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    482182500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    482182500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000092                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 283269.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 283269.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 131654.676259                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 131654.676259                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        66000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        66000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 260498.379254                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 260498.379254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 260498.379254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 260498.379254                       # average overall mshr miss latency
system.cpu.dcache.replacements                    850                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 101673175500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           466.205321                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6007190                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66761                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.980528                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   466.205321                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.910557                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.910557                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         115142255                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        115142255                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 101673175500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     57465952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        57465952                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     57465952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         57465952                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     57465952                       # number of overall hits
system.cpu.icache.overall_hits::total        57465952                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        71557                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         71557                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        71557                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          71557                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        71557                       # number of overall misses
system.cpu.icache.overall_misses::total         71557                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1725635500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1725635500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst   1725635500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1725635500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1725635500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1725635500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     57537509                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57537509                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     57537509                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57537509                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     57537509                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57537509                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001244                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001244                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001244                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001244                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001244                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24115.537264                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24115.537264                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24115.537264                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24115.537264                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24115.537264                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24115.537264                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66761                       # number of writebacks
system.cpu.icache.writebacks::total             66761                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4320                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4320                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         4320                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4320                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4320                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4320                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67237                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        67237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67237                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1570871000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1570871000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1570871000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1570871000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1570871000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1570871000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001169                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001169                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001169                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001169                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23363.192885                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23363.192885                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23363.192885                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23363.192885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23363.192885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23363.192885                       # average overall mshr miss latency
system.cpu.icache.replacements                  66761                       # number of replacements
system.membus.snoop_filter.tot_requests        136701                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        67612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 101673175500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68812                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          158                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66761                       # Transaction distribution
system.membus.trans_dist::CleanEvict              692                       # Transaction distribution
system.membus.trans_dist::ReadExReq               278                       # Transaction distribution
system.membus.trans_dist::ReadExResp              278                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1575                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       201235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 205791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8575872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       128704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8704576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             69090                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000014                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003804                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   69089    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               69090                       # Request fanout histogram
system.membus.reqLayer0.occupancy           412415500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          336786000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9898500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------