{
    "URL": "https://github.com/steveicarus/iverilog/issues/307",
    "Summary": "Are struct fields not assignable?",
    "Description": "As a follow-up to #161, the following example fails.  I'm using a copy of the master branch built today (Icarus Verilog version 11.0 (devel) (b111476))\ntypedef struct packed {\n   logic b;\n} single_bit;\n\ntypedef struct packed {\n   single_bit b1;\n   single_bit b2;\n} two_bits;\n\nmodule simple(input two_bits b2in,\n              output two_bits b2out);\n   assign b2out.b1.b = b2in.b1.b;\nendmodule\nHere's the output:\n$ /build/iverilog/install/bin/iverilog -delaborate -g2012 -gxtypes simple.v\ndebug: Enable elaborate debug\n<toplevel>: elaborate: elaboration work list done. Start processing residual defparams.\n<toplevel>: elaborate: Start calling Package elaborate_sig methods.\n-:1: PPackage::elaborate_sig: Start package scope=$unit\n-:1: PPackage::elaborate_sig: Done package scope=$unit, flag=1\n<toplevel>: elaborate: Start calling $root elaborate_sig methods.\n<toplevel>: elaborate: Start calling root module elaborate_sig methods.\n<toplevel>: debug: simple: port elaboration root 2 ports\nsimple.v:10: PWire::elaborate_sig: Signal b2in, wtype=wire, data_type_=logic, is_implicit_scalar=true\nsimple.v:10: debug: Create signal wire 2 bit packed struct b2in in scope simple\nsimple.v:11: PWire::elaborate_sig: Signal b2out, wtype=reg, data_type_=logic, is_implicit_scalar=true\nsimple.v:11: debug: Create signal reg 2 bit packed struct b2out in scope simple\nsimple.v:10: PEIdent::elaborate_subport: path_ = \"b2in\", unpacked_dimensions=0, port_type()=PINPUT\n<toplevel>: debug: simple: adding module port b2in\nsimple.v:11: PEIdent::elaborate_subport: path_ = \"b2out\", unpacked_dimensions=0, port_type()=POUTPUT\n<toplevel>: debug: simple: adding module port b2out\nsimple.v:12: PEIdent::elaborate_lnet_common_: Symbol not found, try again with path_prefix=b2out.b1 and method_name=b\nsimple.v:12: error: Net b2out.b1.b is not defined in this context.\n<toplevel>: debug:  finishing with 1 root scopes \n1 error(s) during elaboration.\n\nThanks a lot for your work on iverilator."
}