Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat May  4 14:00:42 2019
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BIKE_2_top_timing_summary_routed.rpt -pb BIKE_2_top_timing_summary_routed.pb -rpx BIKE_2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : BIKE_2_top
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.018        0.000                      0                 4562        0.045        0.000                      0                 4562        2.145        0.000                       0                  2220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.018        0.000                      0                 4562        0.045        0.000                      0                 4562        2.145        0.000                       0                  2220  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 inv_ctrl/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inv_ctrl/exp/idx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 2.584ns (43.819%)  route 3.313ns (56.181%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 10.809 - 6.250 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.039    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.792     4.928    inv_ctrl/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  inv_ctrl/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.456     5.384 r  inv_ctrl/cnt_reg[1]/Q
                         net (fo=50, routed)          1.038     6.422    inv_ctrl/exp/cnt_reg[1]_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.546 r  inv_ctrl/exp/idx1__2_carry_i_28/O
                         net (fo=1, routed)           0.000     6.546    inv_ctrl/exp/idx1__2_carry_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.947 r  inv_ctrl/exp/idx1__2_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.947    inv_ctrl/exp/idx1__2_carry_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  inv_ctrl/exp/idx1__2_carry_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.070    inv_ctrl/exp/idx1__2_carry_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  inv_ctrl/exp/idx1__2_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.184    inv_ctrl/exp/idx1__2_carry_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.406 f  inv_ctrl/exp/idx1__2_carry_i_11/O[0]
                         net (fo=1, routed)           0.598     8.003    inv_ctrl/exp/idx3[12]
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.299     8.302 r  inv_ctrl/exp/idx1__2_carry_i_12/O
                         net (fo=1, routed)           0.622     8.925    inv_ctrl/exp/idx1__2_carry_i_12_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.049 r  inv_ctrl/exp/idx1__2_carry_i_7/O
                         net (fo=17, routed)          0.853     9.902    inv_ctrl/exp/idx1__2_carry_i_7_n_0
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.026 r  inv_ctrl/exp/idx1__2_carry_i_6/O
                         net (fo=1, routed)           0.000    10.026    inv_ctrl/exp/idx1__2_carry_i_6_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.632 r  inv_ctrl/exp/idx1__2_carry/O[3]
                         net (fo=1, routed)           0.193    10.825    inv_ctrl/exp/in13[3]
    SLICE_X36Y23         FDRE                                         r  inv_ctrl/exp/idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.890     7.140 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.051    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.142 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.667    10.809    inv_ctrl/exp/clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  inv_ctrl/exp/idx_reg[3]/C
                         clock pessimism              0.332    11.141    
                         clock uncertainty           -0.035    11.105    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)       -0.263    10.842    inv_ctrl/exp/idx_reg[3]
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 inv_ctrl/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inv_ctrl/exp/idx_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 3.072ns (49.540%)  route 3.129ns (50.460%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 10.809 - 6.250 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.039    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.792     4.928    inv_ctrl/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  inv_ctrl/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.456     5.384 r  inv_ctrl/cnt_reg[1]/Q
                         net (fo=50, routed)          1.038     6.422    inv_ctrl/exp/cnt_reg[1]_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.546 r  inv_ctrl/exp/idx1__2_carry_i_28/O
                         net (fo=1, routed)           0.000     6.546    inv_ctrl/exp/idx1__2_carry_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.947 r  inv_ctrl/exp/idx1__2_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.947    inv_ctrl/exp/idx1__2_carry_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  inv_ctrl/exp/idx1__2_carry_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.070    inv_ctrl/exp/idx1__2_carry_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  inv_ctrl/exp/idx1__2_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.184    inv_ctrl/exp/idx1__2_carry_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.406 f  inv_ctrl/exp/idx1__2_carry_i_11/O[0]
                         net (fo=1, routed)           0.598     8.003    inv_ctrl/exp/idx3[12]
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.299     8.302 r  inv_ctrl/exp/idx1__2_carry_i_12/O
                         net (fo=1, routed)           0.622     8.925    inv_ctrl/exp/idx1__2_carry_i_12_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.049 r  inv_ctrl/exp/idx1__2_carry_i_7/O
                         net (fo=17, routed)          0.853     9.902    inv_ctrl/exp/idx1__2_carry_i_7_n_0
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.026 r  inv_ctrl/exp/idx1__2_carry_i_6/O
                         net (fo=1, routed)           0.000    10.026    inv_ctrl/exp/idx1__2_carry_i_6_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.558 r  inv_ctrl/exp/idx1__2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.558    inv_ctrl/exp/idx1__2_carry_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.672 r  inv_ctrl/exp/idx1__2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.681    inv_ctrl/exp/idx1__2_carry__0_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  inv_ctrl/exp/idx1__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.795    inv_ctrl/exp/idx1__2_carry__1_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.129 r  inv_ctrl/exp/idx1__2_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.129    inv_ctrl/exp/in13[13]
    SLICE_X37Y26         FDRE                                         r  inv_ctrl/exp/idx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.890     7.140 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.051    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.142 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.667    10.809    inv_ctrl/exp/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  inv_ctrl/exp/idx_reg[13]/C
                         clock pessimism              0.332    11.141    
                         clock uncertainty           -0.035    11.105    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)        0.062    11.167    inv_ctrl/exp/idx_reg[13]
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h0_ctrl/h_douta_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.181ns (39.185%)  route 3.385ns (60.815%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 10.831 - 6.250 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.039    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.818     4.954    h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X10Y6          FDRE                                         r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.478     5.432 r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[21]/Q
                         net (fo=3, routed)           0.984     6.416    h0_rng_out[21]
    SLICE_X8Y6           LUT6 (Prop_lut6_I4_O)        0.301     6.717 r  h_chk_done[0]_i_32/O
                         net (fo=1, routed)           0.000     6.717    h_chk_done[0]_i_32_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  h_chk_done_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.250    h_chk_done_reg[0]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.504 r  h_chk_done_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           1.106     8.609    h0_ctrl/bbstub_douta[2][0]
    SLICE_X11Y3          LUT5 (Prop_lut5_I3_O)        0.367     8.976 r  h0_ctrl/h_chk_done[0]_i_2/O
                         net (fo=5, routed)           0.555     9.532    h0_ctrl/h_chk_done[0]_i_2_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     9.656 f  h0_ctrl/h_wea_i_1/O
                         net (fo=10, routed)          0.222     9.878    h0_ctrl/h_wea_i_1_n_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.124    10.002 r  h0_ctrl/h_douta[13]_i_1/O
                         net (fo=16, routed)          0.518    10.520    h0_ctrl/h_douta[13]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  h0_ctrl/h_douta_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.890     7.140 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.051    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.142 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.689    10.831    h0_ctrl/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  h0_ctrl/h_douta_reg[0]/C
                         clock pessimism              0.332    11.163    
                         clock uncertainty           -0.035    11.127    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.524    10.603    h0_ctrl/h_douta_reg[0]
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h0_ctrl/h_douta_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.181ns (39.185%)  route 3.385ns (60.815%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 10.831 - 6.250 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.039    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.818     4.954    h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X10Y6          FDRE                                         r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.478     5.432 r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[21]/Q
                         net (fo=3, routed)           0.984     6.416    h0_rng_out[21]
    SLICE_X8Y6           LUT6 (Prop_lut6_I4_O)        0.301     6.717 r  h_chk_done[0]_i_32/O
                         net (fo=1, routed)           0.000     6.717    h_chk_done[0]_i_32_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  h_chk_done_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.250    h_chk_done_reg[0]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.504 r  h_chk_done_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           1.106     8.609    h0_ctrl/bbstub_douta[2][0]
    SLICE_X11Y3          LUT5 (Prop_lut5_I3_O)        0.367     8.976 r  h0_ctrl/h_chk_done[0]_i_2/O
                         net (fo=5, routed)           0.555     9.532    h0_ctrl/h_chk_done[0]_i_2_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     9.656 f  h0_ctrl/h_wea_i_1/O
                         net (fo=10, routed)          0.222     9.878    h0_ctrl/h_wea_i_1_n_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.124    10.002 r  h0_ctrl/h_douta[13]_i_1/O
                         net (fo=16, routed)          0.518    10.520    h0_ctrl/h_douta[13]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  h0_ctrl/h_douta_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.890     7.140 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.051    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.142 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.689    10.831    h0_ctrl/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  h0_ctrl/h_douta_reg[10]/C
                         clock pessimism              0.332    11.163    
                         clock uncertainty           -0.035    11.127    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.524    10.603    h0_ctrl/h_douta_reg[10]
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h0_ctrl/h_douta_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.181ns (39.185%)  route 3.385ns (60.815%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 10.831 - 6.250 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.039    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.818     4.954    h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X10Y6          FDRE                                         r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.478     5.432 r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[21]/Q
                         net (fo=3, routed)           0.984     6.416    h0_rng_out[21]
    SLICE_X8Y6           LUT6 (Prop_lut6_I4_O)        0.301     6.717 r  h_chk_done[0]_i_32/O
                         net (fo=1, routed)           0.000     6.717    h_chk_done[0]_i_32_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  h_chk_done_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.250    h_chk_done_reg[0]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.504 r  h_chk_done_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           1.106     8.609    h0_ctrl/bbstub_douta[2][0]
    SLICE_X11Y3          LUT5 (Prop_lut5_I3_O)        0.367     8.976 r  h0_ctrl/h_chk_done[0]_i_2/O
                         net (fo=5, routed)           0.555     9.532    h0_ctrl/h_chk_done[0]_i_2_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     9.656 f  h0_ctrl/h_wea_i_1/O
                         net (fo=10, routed)          0.222     9.878    h0_ctrl/h_wea_i_1_n_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.124    10.002 r  h0_ctrl/h_douta[13]_i_1/O
                         net (fo=16, routed)          0.518    10.520    h0_ctrl/h_douta[13]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  h0_ctrl/h_douta_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.890     7.140 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.051    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.142 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.689    10.831    h0_ctrl/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  h0_ctrl/h_douta_reg[11]/C
                         clock pessimism              0.332    11.163    
                         clock uncertainty           -0.035    11.127    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.524    10.603    h0_ctrl/h_douta_reg[11]
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h0_ctrl/h_douta_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.181ns (39.185%)  route 3.385ns (60.815%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 10.831 - 6.250 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.039    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.818     4.954    h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X10Y6          FDRE                                         r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.478     5.432 r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[21]/Q
                         net (fo=3, routed)           0.984     6.416    h0_rng_out[21]
    SLICE_X8Y6           LUT6 (Prop_lut6_I4_O)        0.301     6.717 r  h_chk_done[0]_i_32/O
                         net (fo=1, routed)           0.000     6.717    h_chk_done[0]_i_32_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.250 r  h_chk_done_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.250    h_chk_done_reg[0]_i_16_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.504 r  h_chk_done_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           1.106     8.609    h0_ctrl/bbstub_douta[2][0]
    SLICE_X11Y3          LUT5 (Prop_lut5_I3_O)        0.367     8.976 r  h0_ctrl/h_chk_done[0]_i_2/O
                         net (fo=5, routed)           0.555     9.532    h0_ctrl/h_chk_done[0]_i_2_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     9.656 f  h0_ctrl/h_wea_i_1/O
                         net (fo=10, routed)          0.222     9.878    h0_ctrl/h_wea_i_1_n_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.124    10.002 r  h0_ctrl/h_douta[13]_i_1/O
                         net (fo=16, routed)          0.518    10.520    h0_ctrl/h_douta[13]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  h0_ctrl/h_douta_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.890     7.140 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.051    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.142 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.689    10.831    h0_ctrl/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  h0_ctrl/h_douta_reg[12]/C
                         clock pessimism              0.332    11.163    
                         clock uncertainty           -0.035    11.127    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.524    10.603    h0_ctrl/h_douta_reg[12]
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 inv_ctrl/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inv_ctrl/exp/idx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 2.525ns (43.208%)  route 3.319ns (56.792%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 10.809 - 6.250 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.039    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.792     4.928    inv_ctrl/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  inv_ctrl/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.456     5.384 r  inv_ctrl/cnt_reg[1]/Q
                         net (fo=50, routed)          1.038     6.422    inv_ctrl/exp/cnt_reg[1]_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.546 r  inv_ctrl/exp/idx1__2_carry_i_28/O
                         net (fo=1, routed)           0.000     6.546    inv_ctrl/exp/idx1__2_carry_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.947 r  inv_ctrl/exp/idx1__2_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.947    inv_ctrl/exp/idx1__2_carry_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  inv_ctrl/exp/idx1__2_carry_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.070    inv_ctrl/exp/idx1__2_carry_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  inv_ctrl/exp/idx1__2_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.184    inv_ctrl/exp/idx1__2_carry_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.406 f  inv_ctrl/exp/idx1__2_carry_i_11/O[0]
                         net (fo=1, routed)           0.598     8.003    inv_ctrl/exp/idx3[12]
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.299     8.302 r  inv_ctrl/exp/idx1__2_carry_i_12/O
                         net (fo=1, routed)           0.622     8.925    inv_ctrl/exp/idx1__2_carry_i_12_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.049 r  inv_ctrl/exp/idx1__2_carry_i_7/O
                         net (fo=17, routed)          0.853     9.902    inv_ctrl/exp/idx1__2_carry_i_7_n_0
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.026 r  inv_ctrl/exp/idx1__2_carry_i_6/O
                         net (fo=1, routed)           0.000    10.026    inv_ctrl/exp/idx1__2_carry_i_6_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.573 r  inv_ctrl/exp/idx1__2_carry/O[2]
                         net (fo=1, routed)           0.199    10.772    inv_ctrl/exp/in13[2]
    SLICE_X36Y23         FDRE                                         r  inv_ctrl/exp/idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.890     7.140 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.051    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.142 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.667    10.809    inv_ctrl/exp/clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  inv_ctrl/exp/idx_reg[2]/C
                         clock pessimism              0.332    11.141    
                         clock uncertainty           -0.035    11.105    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)       -0.245    10.860    inv_ctrl/exp/idx_reg[2]
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 inv_ctrl/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inv_ctrl/exp/idx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 2.402ns (40.975%)  route 3.460ns (59.025%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 10.807 - 6.250 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.039    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.792     4.928    inv_ctrl/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  inv_ctrl/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.456     5.384 r  inv_ctrl/cnt_reg[1]/Q
                         net (fo=50, routed)          1.038     6.422    inv_ctrl/exp/cnt_reg[1]_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.546 r  inv_ctrl/exp/idx1__2_carry_i_28/O
                         net (fo=1, routed)           0.000     6.546    inv_ctrl/exp/idx1__2_carry_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.947 r  inv_ctrl/exp/idx1__2_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.947    inv_ctrl/exp/idx1__2_carry_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  inv_ctrl/exp/idx1__2_carry_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.070    inv_ctrl/exp/idx1__2_carry_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  inv_ctrl/exp/idx1__2_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.184    inv_ctrl/exp/idx1__2_carry_i_16_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.406 f  inv_ctrl/exp/idx1__2_carry_i_11/O[0]
                         net (fo=1, routed)           0.598     8.003    inv_ctrl/exp/idx3[12]
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.299     8.302 r  inv_ctrl/exp/idx1__2_carry_i_12/O
                         net (fo=1, routed)           0.622     8.925    inv_ctrl/exp/idx1__2_carry_i_12_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.049 r  inv_ctrl/exp/idx1__2_carry_i_7/O
                         net (fo=17, routed)          0.853     9.902    inv_ctrl/exp/idx1__2_carry_i_7_n_0
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.124    10.026 r  inv_ctrl/exp/idx1__2_carry_i_6/O
                         net (fo=1, routed)           0.000    10.026    inv_ctrl/exp/idx1__2_carry_i_6_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.450 r  inv_ctrl/exp/idx1__2_carry/O[1]
                         net (fo=1, routed)           0.340    10.790    inv_ctrl/exp/in13[1]
    SLICE_X41Y23         FDRE                                         r  inv_ctrl/exp/idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.890     7.140 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.051    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.142 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.665    10.807    inv_ctrl/exp/clk_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  inv_ctrl/exp/idx_reg[1]/C
                         clock pessimism              0.349    11.156    
                         clock uncertainty           -0.035    11.120    
    SLICE_X41Y23         FDRE (Setup_fdre_C_D)       -0.237    10.883    inv_ctrl/exp/idx_reg[1]
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h0_ctrl/h_doutb_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 2.448ns (43.733%)  route 3.150ns (56.267%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 10.832 - 6.250 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.039    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.861     4.996    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     5.878 r  h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=2, routed)           1.039     6.917    h0_doutb[3]
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  h_chk_done[0]_i_24/O
                         net (fo=1, routed)           0.000     7.041    h_chk_done[0]_i_24_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.591 r  h_chk_done_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.591    h_chk_done_reg[0]_i_12_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.862 r  h_chk_done_reg[0]_i_5/CO[0]
                         net (fo=1, routed)           0.740     8.602    h0_ctrl/bbstub_dout[2][0]
    SLICE_X11Y3          LUT5 (Prop_lut5_I1_O)        0.373     8.975 r  h0_ctrl/h_chk_done[0]_i_2/O
                         net (fo=5, routed)           0.555     9.530    h0_ctrl/h_chk_done[0]_i_2_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     9.654 f  h0_ctrl/h_wea_i_1/O
                         net (fo=10, routed)          0.225     9.879    h0_ctrl/h_wea_i_1_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.003 r  h0_ctrl/h_addrb[6]_i_2/O
                         net (fo=20, routed)          0.591    10.594    h0_ctrl/h_doutb[13]_i_1_n_0
    SLICE_X11Y3          FDRE                                         r  h0_ctrl/h_doutb_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.890     7.140 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.051    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.142 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.690    10.832    h0_ctrl/clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  h0_ctrl/h_doutb_reg[8]/C
                         clock pessimism              0.332    11.164    
                         clock uncertainty           -0.035    11.128    
    SLICE_X11Y3          FDRE (Setup_fdre_C_R)       -0.429    10.699    h0_ctrl/h_doutb_reg[8]
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h0_ctrl/h_douta_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 2.448ns (44.581%)  route 3.043ns (55.419%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 10.832 - 6.250 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.039    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.861     4.996    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     5.878 r  h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=2, routed)           1.039     6.917    h0_doutb[3]
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  h_chk_done[0]_i_24/O
                         net (fo=1, routed)           0.000     7.041    h_chk_done[0]_i_24_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.591 r  h_chk_done_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.591    h_chk_done_reg[0]_i_12_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.862 r  h_chk_done_reg[0]_i_5/CO[0]
                         net (fo=1, routed)           0.740     8.602    h0_ctrl/bbstub_dout[2][0]
    SLICE_X11Y3          LUT5 (Prop_lut5_I1_O)        0.373     8.975 r  h0_ctrl/h_chk_done[0]_i_2/O
                         net (fo=5, routed)           0.555     9.530    h0_ctrl/h_chk_done[0]_i_2_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     9.654 f  h0_ctrl/h_wea_i_1/O
                         net (fo=10, routed)          0.222     9.876    h0_ctrl/h_wea_i_1_n_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.124    10.000 r  h0_ctrl/h_douta[13]_i_1/O
                         net (fo=16, routed)          0.488    10.487    h0_ctrl/h_douta[13]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  h0_ctrl/h_douta_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.890     7.140 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.051    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.142 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.690    10.832    h0_ctrl/clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  h0_ctrl/h_douta_reg[1]/C
                         clock pessimism              0.332    11.164    
                         clock uncertainty           -0.035    11.128    
    SLICE_X10Y4          FDRE (Setup_fdre_C_R)       -0.524    10.604    h0_ctrl/h_douta_reg[1]
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  0.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 f_dina_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.971%)  route 0.257ns (61.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.639     1.557    clk_IBUF_BUFG
    SLICE_X12Y3          FDRE                                         r  f_dina_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  f_dina_reg[2]/Q
                         net (fo=1, routed)           0.257     1.978    f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y0          RAMB36E1                                     r  f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.136    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.956     2.121    f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.637    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.933    f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 h0_dinb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.529%)  route 0.243ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.640     1.558    clk_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  h0_dinb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.128     1.686 r  h0_dinb_reg[8]/Q
                         net (fo=1, routed)           0.243     1.929    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB18_X0Y2          RAMB18E1                                     r  h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.136    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.956     2.121    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.484     1.637    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.242     1.879    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 h0_dinb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.343%)  route 0.224ns (63.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.639     1.557    clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  h0_dinb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.128     1.685 r  h0_dinb_reg[9]/Q
                         net (fo=1, routed)           0.224     1.910    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9]
    RAMB18_X0Y2          RAMB18E1                                     r  h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.136    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.956     2.121    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.505     1.616    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.243     1.859    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 op0_dina_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.957%)  route 0.232ns (61.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.627     1.545    clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  op0_dina_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.148     1.693 r  op0_dina_reg[44]/Q
                         net (fo=1, routed)           0.232     1.925    mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y5          RAMB36E1                                     r  mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.136    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.944     2.109    mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.625    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.868    mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 op0_dina_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.903%)  route 0.232ns (61.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.627     1.545    clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  op0_dina_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.148     1.693 r  op0_dina_reg[60]/Q
                         net (fo=1, routed)           0.232     1.926    mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[24]
    RAMB36_X0Y5          RAMB36E1                                     r  mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.136    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.944     2.109    mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.625    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.242     1.867    mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 h0_dina_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.544%)  route 0.232ns (64.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.639     1.557    clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  h0_dina_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.128     1.685 r  h0_dina_reg[6]/Q
                         net (fo=1, routed)           0.232     1.918    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y2          RAMB18E1                                     r  h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.136    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.955     2.120    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.505     1.615    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.242     1.857    h0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 f_dina_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.104%)  route 0.259ns (66.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.638     1.556    clk_IBUF_BUFG
    SLICE_X16Y3          FDRE                                         r  f_dina_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.128     1.684 r  f_dina_reg[31]/Q
                         net (fo=1, routed)           0.259     1.943    f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[31]
    RAMB36_X0Y0          RAMB36E1                                     r  f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.136    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.956     2.121    f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.637    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.243     1.880    f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 op0_dina_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.513%)  route 0.236ns (61.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.629     1.547    clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  op0_dina_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.148     1.695 r  op0_dina_reg[46]/Q
                         net (fo=1, routed)           0.236     1.932    mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[10]
    RAMB36_X0Y5          RAMB36E1                                     r  mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.136    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.944     2.109    mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.625    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.243     1.868    mul_op0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 f_dina_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.065%)  route 0.259ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.638     1.556    clk_IBUF_BUFG
    SLICE_X16Y3          FDRE                                         r  f_dina_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.128     1.684 r  f_dina_reg[15]/Q
                         net (fo=1, routed)           0.259     1.944    f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[15]
    RAMB36_X0Y0          RAMB36E1                                     r  f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.136    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.956     2.121    f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.637    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.242     1.879    f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 f_dina_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.300%)  route 0.219ns (59.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.892    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.640     1.558    clk_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  f_dina_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.148     1.706 r  f_dina_reg[23]/Q
                         net (fo=1, routed)           0.219     1.926    f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[23]
    RAMB36_X0Y0          RAMB36E1                                     r  f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.136    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.956     2.121    f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505     1.616    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.243     1.859    f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X1Y5  h0_bk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X1Y5  h0_bk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y7  mul_op1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y7  mul_op1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X1Y7  mul_re/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X1Y7  mul_re/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y0  f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y0  f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y6  mul_op1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y6  mul_op1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y4   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[0].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y6   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[10].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y6   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[11].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y6   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[12].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y6   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[13].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y4   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[1].gv4.srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X10Y7  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[24].gv4.srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X10Y7  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[25].gv4.srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X10Y7  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[26].gv4.srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X10Y7  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[27].gv4.srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y4   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[0].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y4   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[0].gv4.srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y6   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[10].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y6   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[10].gv4.srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y6   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[11].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y6   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[11].gv4.srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y6   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[12].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y6   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[12].gv4.srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y6   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[13].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.125       2.145      SLICE_X6Y6   h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[13].gv4.srl16/CLK



