# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/ec67/hdl" --include "../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/0eaf/hdl" --include "../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/4fba" --include "../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ipshared/8713/hdl" --include "C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../../../bus_to_axis.v" \
"../../../../ultra96v2_0.srcs/sources_1/imports/sdraproject/cvt_offsetbinary.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim/ultra96v2_bd_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_xbar_0/sim/ultra96v2_bd_xbar_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_blk_mem_gen_0_0/sim/ultra96v2_bd_blk_mem_gen_0_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_xlslice_0_0/sim/ultra96v2_bd_xlslice_0_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_xlconcat_0_0/sim/ultra96v2_bd_xlconcat_0_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_clk_wiz_0_0/ultra96v2_bd_clk_wiz_0_0_clk_wiz.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_clk_wiz_0_0/ultra96v2_bd_clk_wiz_0_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_dwidth_converter_0_0/sim/ultra96v2_bd_axis_dwidth_converter_0_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_dwidth_converter_1_0/sim/ultra96v2_bd_axis_dwidth_converter_1_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_broadcaster_0_0/hdl/tdata_ultra96v2_bd_axis_broadcaster_0_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_broadcaster_0_0/hdl/tuser_ultra96v2_bd_axis_broadcaster_0_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_broadcaster_0_0/hdl/top_ultra96v2_bd_axis_broadcaster_0_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_broadcaster_0_0/sim/ultra96v2_bd_axis_broadcaster_0_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_combiner_0_0/sim/ultra96v2_bd_axis_combiner_0_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_bus_to_axis_0_0/sim/ultra96v2_bd_bus_to_axis_0_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_sim_clk_gen_0_0/sim/ultra96v2_bd_sim_clk_gen_0_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/sim/ultra96v2_bd.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_xlslice_0_2/sim/ultra96v2_bd_xlslice_0_2.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_xlconstant_0_0/sim/ultra96v2_bd_xlconstant_0_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_xlslice_3_0/sim/ultra96v2_bd_xlslice_3_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_0/sim/ultra96v2_bd_auto_ds_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_pc_0/sim/ultra96v2_bd_auto_pc_0.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_1/sim/ultra96v2_bd_auto_ds_1.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_pc_1/sim/ultra96v2_bd_auto_pc_1.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_2/sim/ultra96v2_bd_auto_ds_2.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_3/sim/ultra96v2_bd_auto_ds_3.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_pc_2/sim/ultra96v2_bd_auto_pc_2.v" \
"../../../../ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_cvt_offset_binary_0_0/sim/ultra96v2_bd_cvt_offset_binary_0_0.v" \
"../../../../ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/hdl/ultra96v2_bd_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
