$date
	Tue Dec 28 15:19:28 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_testbench $end
$scope module dut $end
$var wire 1 ! Cout $end
$var wire 1 " S $end
$var wire 1 # W0 $end
$var wire 1 $ w0 $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' Cin $end
$var wire 1 ( B $end
$var wire 1 ) A $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
z#
0"
x!
$end
#100000
1"
1'
#200000
0'
1(
#300000
1!
1%
0"
1'
#400000
x!
0%
1"
0'
0(
1)
#500000
1!
1&
0"
1'
#600000
x!
0&
1$
0'
1(
#700000
1!
1&
1%
1"
1'
#800000
