                   SYNTHESIS REPORT
====================Information====================
commit date: Wed_Oct_20_21:20:06_2021_+0800
top_name: ysyx_210295
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
246312.2  246312.2  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
23549  23549  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210295
Date   : Sat Oct 23 10:35:17 2021
****************************************
    
Number of ports:                        13218
Number of nets:                         34296
Number of cells:                        23855
Number of combinational cells:          19631
Number of sequential cells:              3918
Number of macros/black boxes:               0
Number of buf/inv:                       4258
Number of references:                       7
Combinational area:             146146.139516
Buf/Inv area:                    19075.987938
Noncombinational area:          100166.086561
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                246312.226077
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------
ysyx_210295                       246312.2261    100.0     962.8768       0.0000  0.0000  ysyx_210295
ecnurvcore                        206652.7288     83.9       6.7240       0.0000  0.0000  ysyx_210295_core_0
ecnurvcore/U_reg_csr               33949.4766     13.8    7495.9152       0.0000  0.0000  ysyx_210295_reg_csr_0
ecnurvcore/U_reg_csr/dff_mcause     2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_23
ecnurvcore/U_reg_csr/dff_mcycle     2065.6129      0.8     430.3360    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_19
ecnurvcore/U_reg_csr/dff_mepc       2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_28
ecnurvcore/U_reg_csr/dff_mhartid    2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_33
ecnurvcore/U_reg_csr/dff_mie        2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_27
ecnurvcore/U_reg_csr/dff_mip        2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_21
ecnurvcore/U_reg_csr/dff_misa       2439.4673      1.0     804.1904    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_31
ecnurvcore/U_reg_csr/dff_mscratch   2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_32
ecnurvcore/U_reg_csr/dff_mstatus    2438.1225      1.0     802.8456    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_30
ecnurvcore/U_reg_csr/dff_mtval      2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_25
ecnurvcore/U_reg_csr/dff_mtvec      2439.4673      1.0     804.1904    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_18
ecnurvcore/U_reg_csr/diff_ex_we_ok_r
                                      32.2752      0.0       6.7240      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_10
ecnurvcore/core_clint               6246.5961      2.5    2669.4280    3577.1681  0.0000  ysyx_210295_clint_0
ecnurvcore/core_ctrl                6879.9968      2.8    6879.9968       0.0000  0.0000  ysyx_210295_ctrl_0
ecnurvcore/core_ex                 30319.8608     12.3      26.8960       0.0000  0.0000  ysyx_210295_ex_stage_0
ecnurvcore/core_ex/U_ex_csr         1916.3400      0.8    1916.3400       0.0000  0.0000  ysyx_210295_ex_csr_0
ecnurvcore/core_ex/core_pipeline_ex_mem
                                    3764.0953      1.5    1085.2536       0.0000  0.0000  ysyx_210295_ex_mem_0
ecnurvcore/core_ex/core_pipeline_ex_mem/dff_addr_reg_wr
                                     200.3752      0.1      72.6192     127.7560  0.0000  ysyx_210295_gnrl_dff_DW5_3
ecnurvcore/core_ex/core_pipeline_ex_mem/dff_data_alu
                                    2435.4329      1.0     800.1560    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_17
ecnurvcore/core_ex/core_pipeline_ex_mem/dff_reg_wr_en
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_15
ecnurvcore/core_ex/ex_alu          24612.5295     10.0   24612.5295       0.0000  0.0000  ysyx_210295_ex_0
ecnurvcore/core_id                 20985.6043      8.5      10.7584       0.0000  0.0000  ysyx_210295_id_stage_0
ecnurvcore/core_id/id_decoder       7657.2912      3.1    7657.2912       0.0000  0.0000  ysyx_210295_decoder_0
ecnurvcore/core_id/pipeline_id_ex  13317.5547      5.4       0.0000       0.0000  0.0000  ysyx_210295_id_ex_0
ecnurvcore/core_id/pipeline_id_ex/dff_add_sub
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_13
ecnurvcore/core_id/pipeline_id_ex/dff_addr_rd
                                     199.0304      0.1      71.2744     127.7560  0.0000  ysyx_210295_gnrl_dff_DW5_2
ecnurvcore/core_id/pipeline_id_ex/dff_alu_num1
                                    2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_26
ecnurvcore/core_id/pipeline_id_ex/dff_alu_num2
                                    2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_22
ecnurvcore/core_id/pipeline_id_ex/dff_alu_opcode
                                     125.0664      0.1      48.4128      76.6536  0.0000  ysyx_210295_gnrl_dff_DW3_7
ecnurvcore/core_id/pipeline_id_ex/dff_csr_data
                                    2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_20
ecnurvcore/core_id/pipeline_id_ex/dff_csr_instr
                                     125.0664      0.1      48.4128      76.6536  0.0000  ysyx_210295_gnrl_dff_DW3_5
ecnurvcore/core_id/pipeline_id_ex/dff_data_rs1
                                    2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_29
ecnurvcore/core_id/pipeline_id_ex/dff_data_rs2
                                    2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_24
ecnurvcore/core_id/pipeline_id_ex/dff_load_code
                                     129.1008      0.1      52.4472      76.6536  0.0000  ysyx_210295_gnrl_dff_DW3_6
ecnurvcore/core_id/pipeline_id_ex/dff_opcode
                                     274.3392      0.1      95.4808     178.8584  0.0000  ysyx_210295_gnrl_dff_DW7_0
ecnurvcore/core_id/pipeline_id_ex/dff_shift_l_a
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_11
ecnurvcore/core_id/pipeline_id_ex/dff_store_code
                                     121.0320      0.0      44.3784      76.6536  0.0000  ysyx_210295_gnrl_dff_DW3_4
ecnurvcore/core_id/pipeline_id_ex/dff_word_intercept
                                      44.3784      0.0      17.4824      26.8960  0.0000  ysyx_210295_gnrl_dff_DW1_5
ecnurvcore/core_id/pipeline_id_ex/dff_wr_en
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_12
ecnurvcore/core_if                   376.5440      0.2     376.5440       0.0000  0.0000  ysyx_210295_if_stage_0
ecnurvcore/core_pc                  4628.8016      1.9    2922.2504    1706.5512  0.0000  ysyx_210295_pc_0
ecnurvcore/diff_except_async_r1       38.9992      0.0      13.4480      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_6
ecnurvcore/genral_regs            103220.1255     41.9   52526.5430   50693.5825  0.0000  ysyx_210295_regs_0
if_interface                        4575.0097      1.9    2037.3720    2537.6377  0.0000  ysyx_210295_if_axi_interface_0
mem_interface                      11393.1457      4.6    7911.4584    3449.4121  0.0000  ysyx_210295_mem_axi_interface_0
mem_interface/diff_wr_en_ok           32.2752      0.0       6.7240      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_14
u_interconnect                     10067.1729      4.1    6616.4160    3450.7569  0.0000  ysyx_210295_axi_interconnect_0
u_timer                            12661.2922      5.1    6656.7600    6004.5322  0.0000  ysyx_210295_timer_0
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------
Total                                                   146146.1395  100166.0866  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210295
Date   : Sat Oct 23 10:35:14 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: u_interconnect/r_state_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ecnurvcore/core_pc/addr_instr_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_interconnect/r_state_reg_1_/CK (LVT_DQHDV4)         0.0000    0.0000 #   0.0000 r
  u_interconnect/r_state_reg_1_/Q (LVT_DQHDV4)          0.0764    0.2567     0.2567 r
  u_interconnect/r_state_1_ (net)               2                 0.0000     0.2567 r
  u_interconnect/U364/A1 (LVT_NAND2HDV4)                0.0764    0.0000     0.2567 r
  u_interconnect/U364/ZN (LVT_NAND2HDV4)                0.1053    0.0548     0.3114 f
  u_interconnect/n418 (net)                     2                 0.0000     0.3114 f
  u_interconnect/U365/I (LVT_INHDV4)                    0.1053    0.0000     0.3114 f
  u_interconnect/U365/ZN (LVT_INHDV4)                   0.0706    0.0596     0.3711 r
  u_interconnect/n415 (net)                     1                 0.0000     0.3711 r
  u_interconnect/U366/A1 (LVT_NAND2HDV8)                0.0706    0.0000     0.3711 r
  u_interconnect/U366/ZN (LVT_NAND2HDV8)                0.0944    0.0724     0.4435 f
  u_interconnect/n491 (net)                     3                 0.0000     0.4435 f
  u_interconnect/U367/I (LVT_INHDV6)                    0.0944    0.0000     0.4435 f
  u_interconnect/U367/ZN (LVT_INHDV6)                   0.0876    0.0702     0.5137 r
  u_interconnect/n736 (net)                     6                 0.0000     0.5137 r
  u_interconnect/U906/S (LVT_MUX2HDV2)                  0.0876    0.0000     0.5137 r
  u_interconnect/U906/Z (LVT_MUX2HDV2)                  0.0831    0.1403     0.6540 r
  u_interconnect/rdata_if[30] (net)             3                 0.0000     0.6540 r
  u_interconnect/rdata_if[30] (ysyx_210295_axi_interconnect_0)    0.0000     0.6540 r
  rdata_if[30] (net)                                              0.0000     0.6540 r
  if_interface/rdata_if[30] (ysyx_210295_if_axi_interface_0)      0.0000     0.6540 r
  if_interface/rdata_if[30] (net)                                 0.0000     0.6540 r
  if_interface/U242/A1 (LVT_NAND2HDV2)                  0.0831    0.0000     0.6540 r
  if_interface/U242/ZN (LVT_NAND2HDV2)                  0.0507    0.0471     0.7011 f
  if_interface/n174 (net)                       1                 0.0000     0.7011 f
  if_interface/U109/B (LVT_OAI21HDV1)                   0.0507    0.0000     0.7011 f
  if_interface/U109/ZN (LVT_OAI21HDV1)                  0.1583    0.0509     0.7520 r
  if_interface/instr[30] (net)                  1                 0.0000     0.7520 r
  if_interface/instr[30] (ysyx_210295_if_axi_interface_0)         0.0000     0.7520 r
  instr[30] (net)                                                 0.0000     0.7520 r
  ecnurvcore/instr_i[30] (ysyx_210295_core_0)                     0.0000     0.7520 r
  ecnurvcore/instr_i[30] (net)                                    0.0000     0.7520 r
  ecnurvcore/core_if/instr_rd_i[30] (ysyx_210295_if_stage_0)      0.0000     0.7520 r
  ecnurvcore/core_if/instr_rd_i[30] (net)                         0.0000     0.7520 r
  ecnurvcore/core_if/U48/A1 (LVT_INOR2HDV4)             0.1583    0.0000     0.7520 r
  ecnurvcore/core_if/U48/ZN (LVT_INOR2HDV4)             0.2038    0.1692     0.9212 r
  ecnurvcore/core_if/instr_rd_o[30] (net)       7                 0.0000     0.9212 r
  ecnurvcore/core_if/instr_rd_o[30] (ysyx_210295_if_stage_0)      0.0000     0.9212 r
  ecnurvcore/instr_id_i[30] (net)                                 0.0000     0.9212 r
  ecnurvcore/core_id/instr_i[30] (ysyx_210295_id_stage_0)         0.0000     0.9212 r
  ecnurvcore/core_id/instr_i[30] (net)                            0.0000     0.9212 r
  ecnurvcore/core_id/id_decoder/instr[30] (ysyx_210295_decoder_0)
                                                                  0.0000     0.9212 r
  ecnurvcore/core_id/id_decoder/instr[30] (net)                   0.0000     0.9212 r
  ecnurvcore/core_id/id_decoder/U177/I (LVT_INHDV4)     0.2038    0.0000     0.9212 r
  ecnurvcore/core_id/id_decoder/U177/ZN (LVT_INHDV4)    0.0944    0.0809     1.0021 f
  ecnurvcore/core_id/id_decoder/n18 (net)      10                 0.0000     1.0021 f
  ecnurvcore/core_id/id_decoder/U204/A1 (LVT_NOR2HDV2)
                                                        0.0944    0.0000     1.0021 f
  ecnurvcore/core_id/id_decoder/U204/ZN (LVT_NOR2HDV2)
                                                        0.1333    0.0948     1.0970 r
  ecnurvcore/core_id/id_decoder/n199 (net)      2                 0.0000     1.0970 r
  ecnurvcore/core_id/id_decoder/U205/A1 (LVT_NAND2HDV2)
                                                        0.1333    0.0000     1.0970 r
  ecnurvcore/core_id/id_decoder/U205/ZN (LVT_NAND2HDV2)
                                                        0.0991    0.0717     1.1687 f
  ecnurvcore/core_id/id_decoder/n193 (net)      3                 0.0000     1.1687 f
  ecnurvcore/core_id/id_decoder/U20/A1 (LVT_NAND2HDV1)
                                                        0.0991    0.0000     1.1687 f
  ecnurvcore/core_id/id_decoder/U20/ZN (LVT_NAND2HDV1)
                                                        0.0966    0.0713     1.2400 r
  ecnurvcore/core_id/id_decoder/n20 (net)       2                 0.0000     1.2400 r
  ecnurvcore/core_id/id_decoder/U113/I (LVT_INHDV1)     0.0966    0.0000     1.2400 r
  ecnurvcore/core_id/id_decoder/U113/ZN (LVT_INHDV1)    0.0462    0.0420     1.2820 f
  ecnurvcore/core_id/id_decoder/n12 (net)       1                 0.0000     1.2820 f
  ecnurvcore/core_id/id_decoder/U112/A2 (LVT_NAND2HDV2)
                                                        0.0462    0.0000     1.2820 f
  ecnurvcore/core_id/id_decoder/U112/ZN (LVT_NAND2HDV2)
                                                        0.0660    0.0529     1.3349 r
  ecnurvcore/core_id/id_decoder/n122 (net)      2                 0.0000     1.3349 r
  ecnurvcore/core_id/id_decoder/U215/A1 (LVT_IAO21HDV4)
                                                        0.0660    0.0000     1.3349 r
  ecnurvcore/core_id/id_decoder/U215/ZN (LVT_IAO21HDV4)
                                                        0.2477    0.1958     1.5307 r
  ecnurvcore/core_id/id_decoder/n397 (net)      8                 0.0000     1.5307 r
  ecnurvcore/core_id/id_decoder/U226/A1 (LVT_NAND2HDV8)
                                                        0.2477    0.0000     1.5307 r
  ecnurvcore/core_id/id_decoder/U226/ZN (LVT_NAND2HDV8)
                                                        0.1060    0.0887     1.6195 f
  ecnurvcore/core_id/id_decoder/n67 (net)       5                 0.0000     1.6195 f
  ecnurvcore/core_id/id_decoder/U294/A1 (LVT_NAND2HDV4)
                                                        0.1060    0.0000     1.6195 f
  ecnurvcore/core_id/id_decoder/U294/ZN (LVT_NAND2HDV4)
                                                        0.0811    0.0591     1.6786 r
  ecnurvcore/core_id/id_decoder/n583 (net)      3                 0.0000     1.6786 r
  ecnurvcore/core_id/id_decoder/U1007/I (LVT_INHDV2)    0.0811    0.0000     1.6786 r
  ecnurvcore/core_id/id_decoder/U1007/ZN (LVT_INHDV2)   0.0842    0.0715     1.7501 f
  ecnurvcore/core_id/id_decoder/reg_rs2_addr[3] (net)
                                                6                 0.0000     1.7501 f
  ecnurvcore/core_id/id_decoder/reg_rs2_addr[3] (ysyx_210295_decoder_0)
                                                                  0.0000     1.7501 f
  ecnurvcore/core_id/addr_rs2_o[3] (net)                          0.0000     1.7501 f
  ecnurvcore/core_id/addr_rs2_o[3] (ysyx_210295_id_stage_0)       0.0000     1.7501 f
  ecnurvcore/addr_rd2_reg_i[3] (net)                              0.0000     1.7501 f
  ecnurvcore/genral_regs/addr_rd2[3] (ysyx_210295_regs_0)         0.0000     1.7501 f
  ecnurvcore/genral_regs/addr_rd2[3] (net)                        0.0000     1.7501 f
  ecnurvcore/genral_regs/U4/A2 (LVT_AND2HDV1)           0.0842    0.0000     1.7501 f
  ecnurvcore/genral_regs/U4/Z (LVT_AND2HDV1)            0.0682    0.1504     1.9005 f
  ecnurvcore/genral_regs/n149 (net)             2                 0.0000     1.9005 f
  ecnurvcore/genral_regs/U35/A1 (LVT_NAND2HDV1)         0.0682    0.0000     1.9005 f
  ecnurvcore/genral_regs/U35/ZN (LVT_NAND2HDV1)         0.1426    0.0941     1.9946 r
  ecnurvcore/genral_regs/n269 (net)             4                 0.0000     1.9946 r
  ecnurvcore/genral_regs/U631/A1 (LVT_NOR2HDV1)         0.1426    0.0000     1.9946 r
  ecnurvcore/genral_regs/U631/ZN (LVT_NOR2HDV1)         0.0926    0.0588     2.0534 f
  ecnurvcore/genral_regs/n2783 (net)            1                 0.0000     2.0534 f
  ecnurvcore/genral_regs/U11/I (LVT_BUFHDV6)            0.0926    0.0000     2.0534 f
  ecnurvcore/genral_regs/U11/Z (LVT_BUFHDV6)            0.2406    0.2313     2.2848 f
  ecnurvcore/genral_regs/n41 (net)             64                 0.0000     2.2848 f
  ecnurvcore/genral_regs/U801/A1 (LVT_AOI22HDV1)        0.2406    0.0000     2.2848 f
  ecnurvcore/genral_regs/U801/ZN (LVT_AOI22HDV1)        0.1766    0.1532     2.4380 r
  ecnurvcore/genral_regs/n444 (net)             1                 0.0000     2.4380 r
  ecnurvcore/genral_regs/U802/A4 (LVT_NAND4HDV1)        0.1766    0.0000     2.4380 r
  ecnurvcore/genral_regs/U802/ZN (LVT_NAND4HDV1)        0.1423    0.1254     2.5634 f
  ecnurvcore/genral_regs/n448 (net)             1                 0.0000     2.5634 f
  ecnurvcore/genral_regs/U803/B1 (LVT_AOI22HDV1)        0.1423    0.0000     2.5634 f
  ecnurvcore/genral_regs/U803/ZN (LVT_AOI22HDV1)        0.1688    0.1135     2.6768 r
  ecnurvcore/genral_regs/n449 (net)             1                 0.0000     2.6768 r
  ecnurvcore/genral_regs/U265/C (LVT_OAI211HDV1)        0.1688    0.0000     2.6768 r
  ecnurvcore/genral_regs/U265/ZN (LVT_OAI211HDV1)       0.1298    0.1080     2.7848 f
  ecnurvcore/genral_regs/n451 (net)             1                 0.0000     2.7848 f
  ecnurvcore/genral_regs/U804/C (LVT_AOI211HDV1)        0.1298    0.0000     2.7848 f
  ecnurvcore/genral_regs/U804/ZN (LVT_AOI211HDV1)       0.2383    0.1473     2.9322 r
  ecnurvcore/genral_regs/n455 (net)             1                 0.0000     2.9322 r
  ecnurvcore/genral_regs/U807/B1 (LVT_INAND4HDV1)       0.2383    0.0000     2.9322 r
  ecnurvcore/genral_regs/U807/ZN (LVT_INAND4HDV1)       0.1606    0.1337     3.0659 f
  ecnurvcore/genral_regs/data_rd2[4] (net)      1                 0.0000     3.0659 f
  ecnurvcore/genral_regs/data_rd2[4] (ysyx_210295_regs_0)         0.0000     3.0659 f
  ecnurvcore/data_rs2_id_i[4] (net)                               0.0000     3.0659 f
  ecnurvcore/core_id/data_rs2_i[4] (ysyx_210295_id_stage_0)       0.0000     3.0659 f
  ecnurvcore/core_id/data_rs2_i[4] (net)                          0.0000     3.0659 f
  ecnurvcore/core_id/id_decoder/data_rs2_reg[4] (ysyx_210295_decoder_0)
                                                                  0.0000     3.0659 f
  ecnurvcore/core_id/id_decoder/data_rs2_reg[4] (net)             0.0000     3.0659 f
  ecnurvcore/core_id/id_decoder/U316/I0 (LVT_MUX2HDV4)
                                                        0.1606    0.0000     3.0659 f
  ecnurvcore/core_id/id_decoder/U316/Z (LVT_MUX2HDV4)   0.0867    0.1977     3.2636 f
  ecnurvcore/core_id/id_decoder/data_rs2[4] (net)
                                                5                 0.0000     3.2636 f
  ecnurvcore/core_id/id_decoder/data_rs2[4] (ysyx_210295_decoder_0)
                                                                  0.0000     3.2636 f
  ecnurvcore/core_id/jmpb_rs2_o[4] (net)                          0.0000     3.2636 f
  ecnurvcore/core_id/jmpb_rs2_o[4] (ysyx_210295_id_stage_0)       0.0000     3.2636 f
  ecnurvcore/data_rs2_ctrl_i[4] (net)                             0.0000     3.2636 f
  ecnurvcore/core_ctrl/data_rs2_i[4] (ysyx_210295_ctrl_0)         0.0000     3.2636 f
  ecnurvcore/core_ctrl/data_rs2_i[4] (net)                        0.0000     3.2636 f
  ecnurvcore/core_ctrl/U113/I (LVT_INHDV4)              0.0867    0.0000     3.2636 f
  ecnurvcore/core_ctrl/U113/ZN (LVT_INHDV4)             0.0460    0.0410     3.3046 r
  ecnurvcore/core_ctrl/n175 (net)               2                 0.0000     3.3046 r
  ecnurvcore/core_ctrl/U114/A1 (LVT_NAND2HDV2)          0.0460    0.0000     3.3046 r
  ecnurvcore/core_ctrl/U114/ZN (LVT_NAND2HDV2)          0.0853    0.0563     3.3609 f
  ecnurvcore/core_ctrl/n177 (net)               2                 0.0000     3.3609 f
  ecnurvcore/core_ctrl/U116/A1 (LVT_NAND3HDV2)          0.0853    0.0000     3.3609 f
  ecnurvcore/core_ctrl/U116/ZN (LVT_NAND3HDV2)          0.0876    0.0533     3.4142 r
  ecnurvcore/core_ctrl/n174 (net)               1                 0.0000     3.4142 r
  ecnurvcore/core_ctrl/U117/B (LVT_OAI21HDV1)           0.0876    0.0000     3.4142 r
  ecnurvcore/core_ctrl/U117/ZN (LVT_OAI21HDV1)          0.0785    0.0693     3.4835 f
  ecnurvcore/core_ctrl/n176 (net)               1                 0.0000     3.4835 f
  ecnurvcore/core_ctrl/U118/B (LVT_AOI31HDV2)           0.0785    0.0000     3.4835 f
  ecnurvcore/core_ctrl/U118/ZN (LVT_AOI31HDV2)          0.1396    0.0971     3.5806 r
  ecnurvcore/core_ctrl/n191 (net)               1                 0.0000     3.5806 r
  ecnurvcore/core_ctrl/U128/A1 (LVT_OAI21HDV2)          0.1396    0.0000     3.5806 r
  ecnurvcore/core_ctrl/U128/ZN (LVT_OAI21HDV2)          0.0802    0.0672     3.6479 f
  ecnurvcore/core_ctrl/n195 (net)               1                 0.0000     3.6479 f
  ecnurvcore/core_ctrl/U132/A1 (LVT_NAND2HDV2)          0.0802    0.0000     3.6479 f
  ecnurvcore/core_ctrl/U132/ZN (LVT_NAND2HDV2)          0.0771    0.0479     3.6958 r
  ecnurvcore/core_ctrl/n200 (net)               1                 0.0000     3.6958 r
  ecnurvcore/core_ctrl/U137/A1 (LVT_NAND2HDV2)          0.0771    0.0000     3.6958 r
  ecnurvcore/core_ctrl/U137/ZN (LVT_NAND2HDV2)          0.0594    0.0496     3.7454 f
  ecnurvcore/core_ctrl/n206 (net)               1                 0.0000     3.7454 f
  ecnurvcore/core_ctrl/U143/A1 (LVT_NAND2HDV2)          0.0594    0.0000     3.7454 f
  ecnurvcore/core_ctrl/U143/ZN (LVT_NAND2HDV2)          0.0548    0.0432     3.7886 r
  ecnurvcore/core_ctrl/n219 (net)               1                 0.0000     3.7886 r
  ecnurvcore/core_ctrl/U158/A1 (LVT_AOI21HDV2)          0.0548    0.0000     3.7886 r
  ecnurvcore/core_ctrl/U158/ZN (LVT_AOI21HDV2)          0.0847    0.0568     3.8454 f
  ecnurvcore/core_ctrl/n236 (net)               1                 0.0000     3.8454 f
  ecnurvcore/core_ctrl/U178/A1 (LVT_OAI21HDV2)          0.0847    0.0000     3.8454 f
  ecnurvcore/core_ctrl/U178/ZN (LVT_OAI21HDV2)          0.1335    0.0987     3.9441 r
  ecnurvcore/core_ctrl/n259 (net)               1                 0.0000     3.9441 r
  ecnurvcore/core_ctrl/U198/A1 (LVT_NAND2HDV2)          0.1335    0.0000     3.9441 r
  ecnurvcore/core_ctrl/U198/ZN (LVT_NAND2HDV2)          0.0650    0.0576     4.0016 f
  ecnurvcore/core_ctrl/n274 (net)               1                 0.0000     4.0016 f
  ecnurvcore/core_ctrl/U210/A1 (LVT_NAND2HDV2)          0.0650    0.0000     4.0016 f
  ecnurvcore/core_ctrl/U210/ZN (LVT_NAND2HDV2)          0.0719    0.0561     4.0578 r
  ecnurvcore/core_ctrl/n293 (net)               1                 0.0000     4.0578 r
  ecnurvcore/core_ctrl/U87/A1 (LVT_AOI21HDV4)           0.0719    0.0000     4.0578 r
  ecnurvcore/core_ctrl/U87/ZN (LVT_AOI21HDV4)           0.0820    0.0583     4.1161 f
  ecnurvcore/core_ctrl/n156 (net)               1                 0.0000     4.1161 f
  ecnurvcore/core_ctrl/U86/A1 (LVT_OAI21HDV4)           0.0820    0.0000     4.1161 f
  ecnurvcore/core_ctrl/U86/ZN (LVT_OAI21HDV4)           0.1106    0.0826     4.1987 r
  ecnurvcore/core_ctrl/n154 (net)               1                 0.0000     4.1987 r
  ecnurvcore/core_ctrl/U9/A1 (LVT_NAND2HDV2)            0.1106    0.0000     4.1987 r
  ecnurvcore/core_ctrl/U9/ZN (LVT_NAND2HDV2)            0.0634    0.0545     4.2532 f
  ecnurvcore/core_ctrl/n152 (net)               1                 0.0000     4.2532 f
  ecnurvcore/core_ctrl/U13/A1 (LVT_NAND4HDV2)           0.0634    0.0000     4.2532 f
  ecnurvcore/core_ctrl/U13/ZN (LVT_NAND4HDV2)           0.0968    0.0542     4.3073 r
  ecnurvcore/core_ctrl/n367 (net)               1                 0.0000     4.3073 r
  ecnurvcore/core_ctrl/U296/B1 (LVT_AOI22HDV2)          0.0968    0.0000     4.3073 r
  ecnurvcore/core_ctrl/U296/ZN (LVT_AOI22HDV2)          0.1074    0.0574     4.3647 f
  ecnurvcore/core_ctrl/n371 (net)               1                 0.0000     4.3647 f
  ecnurvcore/core_ctrl/U298/B1 (LVT_IOA22HDV2)          0.1074    0.0000     4.3647 f
  ecnurvcore/core_ctrl/U298/ZN (LVT_IOA22HDV2)          0.1380    0.1044     4.4691 r
  ecnurvcore/core_ctrl/n374 (net)               1                 0.0000     4.4691 r
  ecnurvcore/core_ctrl/U300/B1 (LVT_AOI22HDV2)          0.1380    0.0000     4.4691 r
  ecnurvcore/core_ctrl/U300/ZN (LVT_AOI22HDV2)          0.1144    0.0638     4.5329 f
  ecnurvcore/core_ctrl/n378 (net)               1                 0.0000     4.5329 f
  ecnurvcore/core_ctrl/U301/B1 (LVT_IOA22HDV2)          0.1144    0.0000     4.5329 f
  ecnurvcore/core_ctrl/U301/ZN (LVT_IOA22HDV2)          0.1389    0.1062     4.6390 r
  ecnurvcore/core_ctrl/n381 (net)               1                 0.0000     4.6390 r
  ecnurvcore/core_ctrl/U302/B1 (LVT_AOI22HDV2)          0.1389    0.0000     4.6390 r
  ecnurvcore/core_ctrl/U302/ZN (LVT_AOI22HDV2)          0.1144    0.0639     4.7029 f
  ecnurvcore/core_ctrl/n385 (net)               1                 0.0000     4.7029 f
  ecnurvcore/core_ctrl/U303/B1 (LVT_IOA22HDV2)          0.1144    0.0000     4.7029 f
  ecnurvcore/core_ctrl/U303/ZN (LVT_IOA22HDV2)          0.1389    0.1062     4.8091 r
  ecnurvcore/core_ctrl/n388 (net)               1                 0.0000     4.8091 r
  ecnurvcore/core_ctrl/U304/B1 (LVT_AOI22HDV2)          0.1389    0.0000     4.8091 r
  ecnurvcore/core_ctrl/U304/ZN (LVT_AOI22HDV2)          0.1090    0.0639     4.8730 f
  ecnurvcore/core_ctrl/n392 (net)               1                 0.0000     4.8730 f
  ecnurvcore/core_ctrl/U305/B1 (LVT_IOA22HDV2)          0.1090    0.0000     4.8730 f
  ecnurvcore/core_ctrl/U305/ZN (LVT_IOA22HDV2)          0.1382    0.1048     4.9778 r
  ecnurvcore/core_ctrl/n395 (net)               1                 0.0000     4.9778 r
  ecnurvcore/core_ctrl/U306/B1 (LVT_AOI22HDV2)          0.1382    0.0000     4.9778 r
  ecnurvcore/core_ctrl/U306/ZN (LVT_AOI22HDV2)          0.1090    0.0638     5.0416 f
  ecnurvcore/core_ctrl/n399 (net)               1                 0.0000     5.0416 f
  ecnurvcore/core_ctrl/U307/B1 (LVT_IOA22HDV2)          0.1090    0.0000     5.0416 f
  ecnurvcore/core_ctrl/U307/ZN (LVT_IOA22HDV2)          0.1382    0.1048     5.1464 r
  ecnurvcore/core_ctrl/n402 (net)               1                 0.0000     5.1464 r
  ecnurvcore/core_ctrl/U308/B1 (LVT_AOI22HDV2)          0.1382    0.0000     5.1464 r
  ecnurvcore/core_ctrl/U308/ZN (LVT_AOI22HDV2)          0.1090    0.0638     5.2102 f
  ecnurvcore/core_ctrl/n406 (net)               1                 0.0000     5.2102 f
  ecnurvcore/core_ctrl/U309/B1 (LVT_IOA22HDV2)          0.1090    0.0000     5.2102 f
  ecnurvcore/core_ctrl/U309/ZN (LVT_IOA22HDV2)          0.1382    0.1048     5.3150 r
  ecnurvcore/core_ctrl/n409 (net)               1                 0.0000     5.3150 r
  ecnurvcore/core_ctrl/U310/B1 (LVT_AOI22HDV2)          0.1382    0.0000     5.3150 r
  ecnurvcore/core_ctrl/U310/ZN (LVT_AOI22HDV2)          0.1065    0.0638     5.3788 f
  ecnurvcore/core_ctrl/n412 (net)               1                 0.0000     5.3788 f
  ecnurvcore/core_ctrl/U311/A1 (LVT_OAI22HDV2)          0.1065    0.0000     5.3788 f
  ecnurvcore/core_ctrl/U311/ZN (LVT_OAI22HDV2)          0.1931    0.0879     5.4667 r
  ecnurvcore/core_ctrl/n414 (net)               1                 0.0000     5.4667 r
  ecnurvcore/core_ctrl/U312/A1 (LVT_NAND2HDV2)          0.1931    0.0000     5.4667 r
  ecnurvcore/core_ctrl/U312/ZN (LVT_NAND2HDV2)          0.1044    0.0895     5.5562 f
  ecnurvcore/core_ctrl/n520 (net)               2                 0.0000     5.5562 f
  ecnurvcore/core_ctrl/U396/A1 (LVT_NOR2HDV3)           0.1044    0.0000     5.5562 f
  ecnurvcore/core_ctrl/U396/ZN (LVT_NOR2HDV3)           0.1302    0.0895     5.6456 r
  ecnurvcore/core_ctrl/n518 (net)               1                 0.0000     5.6456 r
  ecnurvcore/core_ctrl/U398/A1 (LVT_NOR2HDV4)           0.1302    0.0000     5.6456 r
  ecnurvcore/core_ctrl/U398/ZN (LVT_NOR2HDV4)           0.0409    0.0346     5.6802 f
  ecnurvcore/core_ctrl/n523 (net)               1                 0.0000     5.6802 f
  ecnurvcore/core_ctrl/U8/A1 (LVT_NAND2HDV2)            0.0409    0.0000     5.6802 f
  ecnurvcore/core_ctrl/U8/ZN (LVT_NAND2HDV2)            0.0840    0.0493     5.7295 r
  ecnurvcore/core_ctrl/n525 (net)               1                 0.0000     5.7295 r
  ecnurvcore/core_ctrl/U400/A1 (LVT_NAND2HDV4)          0.0840    0.0000     5.7295 r
  ecnurvcore/core_ctrl/U400/ZN (LVT_NAND2HDV4)          0.0734    0.0638     5.7933 f
  ecnurvcore/core_ctrl/n709 (net)               2                 0.0000     5.7933 f
  ecnurvcore/core_ctrl/U91/A1 (LVT_NAND2HDV4)           0.0734    0.0000     5.7933 f
  ecnurvcore/core_ctrl/U91/ZN (LVT_NAND2HDV4)           0.0958    0.0540     5.8473 r
  ecnurvcore/core_ctrl/jmp_en_o (net)           2                 0.0000     5.8473 r
  ecnurvcore/core_ctrl/jmp_en_o (ysyx_210295_ctrl_0)              0.0000     5.8473 r
  ecnurvcore/jmp_en_pc_i (net)                                    0.0000     5.8473 r
  ecnurvcore/core_pc/jmp_en (ysyx_210295_pc_0)                    0.0000     5.8473 r
  ecnurvcore/core_pc/jmp_en (net)                                 0.0000     5.8473 r
  ecnurvcore/core_pc/U78/I (LVT_INHDV4)                 0.0958    0.0000     5.8473 r
  ecnurvcore/core_pc/U78/ZN (LVT_INHDV4)                0.0497    0.0452     5.8925 f
  ecnurvcore/core_pc/n56 (net)                  1                 0.0000     5.8925 f
  ecnurvcore/core_pc/U79/A1 (LVT_NAND2HDV8)             0.0497    0.0000     5.8925 f
  ecnurvcore/core_pc/U79/ZN (LVT_NAND2HDV8)             0.1014    0.0590     5.9515 r
  ecnurvcore/core_pc/n157 (net)                 4                 0.0000     5.9515 r
  ecnurvcore/core_pc/U6/I (LVT_INHDV6)                  0.1014    0.0000     5.9515 r
  ecnurvcore/core_pc/U6/ZN (LVT_INHDV6)                 0.0473    0.0432     5.9947 f
  ecnurvcore/core_pc/n4 (net)                   6                 0.0000     5.9947 f
  ecnurvcore/core_pc/U157/A1 (LVT_AOI211HDV1)           0.0473    0.0000     5.9947 f
  ecnurvcore/core_pc/U157/ZN (LVT_AOI211HDV1)           0.2479    0.1683     6.1630 r
  ecnurvcore/core_pc/n124 (net)                 1                 0.0000     6.1630 r
  ecnurvcore/core_pc/U158/B (LVT_IOA21HDV2)             0.2479    0.0000     6.1630 r
  ecnurvcore/core_pc/U158/ZN (LVT_IOA21HDV2)            0.0705    0.0591     6.2221 f
  ecnurvcore/core_pc/N102 (net)                 1                 0.0000     6.2221 f
  ecnurvcore/core_pc/addr_instr_reg_28_/D (LVT_DQHDV4)
                                                        0.0705    0.0000     6.2221 f
  data arrival time                                                          6.2221
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ecnurvcore/core_pc/addr_instr_reg_28_/CK (LVT_DQHDV4)           0.0000     6.3500 r
  library setup time                                             -0.1279     6.2221
  data required time                                                         6.2221
  ------------------------------------------------------------------------------------
  data required time                                                         6.2221
  data arrival time                                                         -6.2221
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0001
  Startpoint: u_interconnect/r_state_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ecnurvcore/core_pc/addr_instr_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_interconnect/r_state_reg_1_/CK (LVT_DQHDV4)         0.0000    0.0000 #   0.0000 r
  u_interconnect/r_state_reg_1_/Q (LVT_DQHDV4)          0.0764    0.2567     0.2567 r
  u_interconnect/r_state_1_ (net)               2                 0.0000     0.2567 r
  u_interconnect/U364/A1 (LVT_NAND2HDV4)                0.0764    0.0000     0.2567 r
  u_interconnect/U364/ZN (LVT_NAND2HDV4)                0.1053    0.0548     0.3114 f
  u_interconnect/n418 (net)                     2                 0.0000     0.3114 f
  u_interconnect/U365/I (LVT_INHDV4)                    0.1053    0.0000     0.3114 f
  u_interconnect/U365/ZN (LVT_INHDV4)                   0.0706    0.0596     0.3711 r
  u_interconnect/n415 (net)                     1                 0.0000     0.3711 r
  u_interconnect/U366/A1 (LVT_NAND2HDV8)                0.0706    0.0000     0.3711 r
  u_interconnect/U366/ZN (LVT_NAND2HDV8)                0.0944    0.0724     0.4435 f
  u_interconnect/n491 (net)                     3                 0.0000     0.4435 f
  u_interconnect/U367/I (LVT_INHDV6)                    0.0944    0.0000     0.4435 f
  u_interconnect/U367/ZN (LVT_INHDV6)                   0.0876    0.0702     0.5137 r
  u_interconnect/n736 (net)                     6                 0.0000     0.5137 r
  u_interconnect/U373/S (LVT_MUX2HDV4)                  0.0876    0.0000     0.5137 r
  u_interconnect/U373/Z (LVT_MUX2HDV4)                  0.0617    0.1417     0.6554 f
  u_interconnect/rdata_if[2] (net)              3                 0.0000     0.6554 f
  u_interconnect/rdata_if[2] (ysyx_210295_axi_interconnect_0)     0.0000     0.6554 f
  rdata_if[2] (net)                                               0.0000     0.6554 f
  if_interface/rdata_if[2] (ysyx_210295_if_axi_interface_0)       0.0000     0.6554 f
  if_interface/rdata_if[2] (net)                                  0.0000     0.6554 f
  if_interface/U201/A1 (LVT_NAND2HDV1)                  0.0617    0.0000     0.6554 f
  if_interface/U201/ZN (LVT_NAND2HDV1)                  0.0633    0.0485     0.7040 r
  if_interface/n154 (net)                       1                 0.0000     0.7040 r
  if_interface/U202/B (LVT_OAI21HDV1)                   0.0633    0.0000     0.7040 r
  if_interface/U202/ZN (LVT_OAI21HDV1)                  0.0759    0.0641     0.7681 f
  if_interface/instr[2] (net)                   1                 0.0000     0.7681 f
  if_interface/instr[2] (ysyx_210295_if_axi_interface_0)          0.0000     0.7681 f
  instr[2] (net)                                                  0.0000     0.7681 f
  ecnurvcore/instr_i[2] (ysyx_210295_core_0)                      0.0000     0.7681 f
  ecnurvcore/instr_i[2] (net)                                     0.0000     0.7681 f
  ecnurvcore/core_if/instr_rd_i[2] (ysyx_210295_if_stage_0)       0.0000     0.7681 f
  ecnurvcore/core_if/instr_rd_i[2] (net)                          0.0000     0.7681 f
  ecnurvcore/core_if/U34/A1 (LVT_INOR2HDV4)             0.0759    0.0000     0.7681 f
  ecnurvcore/core_if/U34/ZN (LVT_INOR2HDV4)             0.0762    0.1066     0.8746 f
  ecnurvcore/core_if/instr_rd_o[2] (net)        4                 0.0000     0.8746 f
  ecnurvcore/core_if/instr_rd_o[2] (ysyx_210295_if_stage_0)       0.0000     0.8746 f
  ecnurvcore/instr_id_i[2] (net)                                  0.0000     0.8746 f
  ecnurvcore/core_id/instr_i[2] (ysyx_210295_id_stage_0)          0.0000     0.8746 f
  ecnurvcore/core_id/instr_i[2] (net)                             0.0000     0.8746 f
  ecnurvcore/core_id/id_decoder/instr[2] (ysyx_210295_decoder_0)
                                                                  0.0000     0.8746 f
  ecnurvcore/core_id/id_decoder/instr[2] (net)                    0.0000     0.8746 f
  ecnurvcore/core_id/id_decoder/U207/I (LVT_BUFHDV1)    0.0762    0.0000     0.8746 f
  ecnurvcore/core_id/id_decoder/U207/Z (LVT_BUFHDV1)    0.0716    0.1249     0.9995 f
  ecnurvcore/core_id/id_decoder/operation_code[2] (net)
                                                3                 0.0000     0.9995 f
  ecnurvcore/core_id/id_decoder/U220/A2 (LVT_NOR2HDV2)
                                                        0.0716    0.0000     0.9995 f
  ecnurvcore/core_id/id_decoder/U220/ZN (LVT_NOR2HDV2)
                                                        0.2518    0.1624     1.1619 r
  ecnurvcore/core_id/id_decoder/n535 (net)      6                 0.0000     1.1619 r
  ecnurvcore/core_id/id_decoder/U265/I (LVT_INHDV1)     0.2518    0.0000     1.1619 r
  ecnurvcore/core_id/id_decoder/U265/ZN (LVT_INHDV1)    0.1012    0.0816     1.2435 f
  ecnurvcore/core_id/id_decoder/n152 (net)      3                 0.0000     1.2435 f
  ecnurvcore/core_id/id_decoder/U266/A2 (LVT_NOR2HDV1)
                                                        0.1012    0.0000     1.2435 f
  ecnurvcore/core_id/id_decoder/U266/ZN (LVT_NOR2HDV1)
                                                        0.1560    0.1148     1.3582 r
  ecnurvcore/core_id/id_decoder/n134 (net)      2                 0.0000     1.3582 r
  ecnurvcore/core_id/id_decoder/U267/A1 (LVT_NAND3HDV1)
                                                        0.1560    0.0000     1.3582 r
  ecnurvcore/core_id/id_decoder/U267/ZN (LVT_NAND3HDV1)
                                                        0.1167    0.0963     1.4546 f
  ecnurvcore/core_id/id_decoder/n45 (net)       1                 0.0000     1.4546 f
  ecnurvcore/core_id/id_decoder/U268/A2 (LVT_NAND2HDV2)
                                                        0.1167    0.0000     1.4546 f
  ecnurvcore/core_id/id_decoder/U268/ZN (LVT_NAND2HDV2)
                                                        0.0849    0.0734     1.5280 r
  ecnurvcore/core_id/id_decoder/n118 (net)      2                 0.0000     1.5280 r
  ecnurvcore/core_id/id_decoder/U270/A1 (LVT_NOR2HDV2)
                                                        0.0849    0.0000     1.5280 r
  ecnurvcore/core_id/id_decoder/U270/ZN (LVT_NOR2HDV2)
                                                        0.0843    0.0488     1.5768 f
  ecnurvcore/core_id/id_decoder/n48 (net)       1                 0.0000     1.5768 f
  ecnurvcore/core_id/id_decoder/U76/A2 (LVT_NAND3HDV4)
                                                        0.0843    0.0000     1.5768 f
  ecnurvcore/core_id/id_decoder/U76/ZN (LVT_NAND3HDV4)
                                                        0.1112    0.0835     1.6603 r
  ecnurvcore/core_id/id_decoder/n51 (net)       4                 0.0000     1.6603 r
  ecnurvcore/core_id/id_decoder/U7/A1 (LVT_NAND2HDV2)   0.1112    0.0000     1.6603 r
  ecnurvcore/core_id/id_decoder/U7/ZN (LVT_NAND2HDV2)   0.1053    0.0710     1.7312 f
  ecnurvcore/core_id/id_decoder/n85 (net)       2                 0.0000     1.7312 f
  ecnurvcore/core_id/id_decoder/U315/I (LVT_INHDV2)     0.1053    0.0000     1.7312 f
  ecnurvcore/core_id/id_decoder/U315/ZN (LVT_INHDV2)    0.1197    0.0918     1.8231 r
  ecnurvcore/core_id/id_decoder/reg_rs1_addr[0] (net)
                                                5                 0.0000     1.8231 r
  ecnurvcore/core_id/id_decoder/reg_rs1_addr[0] (ysyx_210295_decoder_0)
                                                                  0.0000     1.8231 r
  ecnurvcore/core_id/addr_rs1_o[0] (net)                          0.0000     1.8231 r
  ecnurvcore/core_id/addr_rs1_o[0] (ysyx_210295_id_stage_0)       0.0000     1.8231 r
  ecnurvcore/addr_rd1_reg_i[0] (net)                              0.0000     1.8231 r
  ecnurvcore/genral_regs/addr_rd1[0] (ysyx_210295_regs_0)         0.0000     1.8231 r
  ecnurvcore/genral_regs/addr_rd1[0] (net)                        0.0000     1.8231 r
  ecnurvcore/genral_regs/U469/A1 (LVT_XNOR2HDV2)        0.1197    0.0000     1.8231 r
  ecnurvcore/genral_regs/U469/ZN (LVT_XNOR2HDV2)        0.0845    0.1786     2.0017 f
  ecnurvcore/genral_regs/n156 (net)             1                 0.0000     2.0017 f
  ecnurvcore/genral_regs/U80/A2 (LVT_NOR2HDV4)          0.0845    0.0000     2.0017 f
  ecnurvcore/genral_regs/U80/ZN (LVT_NOR2HDV4)          0.0958    0.0786     2.0803 r
  ecnurvcore/genral_regs/n147 (net)             1                 0.0000     2.0803 r
  ecnurvcore/genral_regs/U434/A2 (LVT_NAND2HDV4)        0.0958    0.0000     2.0803 r
  ecnurvcore/genral_regs/U434/ZN (LVT_NAND2HDV4)        0.1050    0.0854     2.1657 f
  ecnurvcore/genral_regs/n176 (net)             4                 0.0000     2.1657 f
  ecnurvcore/genral_regs/U433/A1 (LVT_NAND2HDV4)        0.1050    0.0000     2.1657 f
  ecnurvcore/genral_regs/U433/ZN (LVT_NAND2HDV4)        0.0965    0.0776     2.2433 r
  ecnurvcore/genral_regs/n146 (net)             1                 0.0000     2.2433 r
  ecnurvcore/genral_regs/U423/I (LVT_INHDV12)           0.0965    0.0000     2.2433 r
  ecnurvcore/genral_regs/U423/ZN (LVT_INHDV12)          0.0696    0.0620     2.3053 f
  ecnurvcore/genral_regs/n6331 (net)           25                 0.0000     2.3053 f
  ecnurvcore/genral_regs/U471/A1 (LVT_NAND2HDV8)        0.0696    0.0000     2.3053 f
  ecnurvcore/genral_regs/U471/ZN (LVT_NAND2HDV8)        0.1251    0.0710     2.3763 r
  ecnurvcore/genral_regs/n5598 (net)            8                 0.0000     2.3763 r
  ecnurvcore/genral_regs/U298/A1 (LVT_NOR2HDV4)         0.1251    0.0000     2.3763 r
  ecnurvcore/genral_regs/U298/ZN (LVT_NOR2HDV4)         0.0632    0.0442     2.4205 f
  ecnurvcore/genral_regs/n6319 (net)            3                 0.0000     2.4205 f
  ecnurvcore/genral_regs/U287/I (LVT_INHDV1)            0.0632    0.0000     2.4205 f
  ecnurvcore/genral_regs/U287/ZN (LVT_INHDV1)           0.0713    0.0579     2.4784 r
  ecnurvcore/genral_regs/n135 (net)             2                 0.0000     2.4784 r
  ecnurvcore/genral_regs/U44/I (LVT_INHDV1)             0.0713    0.0000     2.4784 r
  ecnurvcore/genral_regs/U44/ZN (LVT_INHDV1)            0.1861    0.1308     2.6091 f
  ecnurvcore/genral_regs/n27 (net)             12                 0.0000     2.6091 f
  ecnurvcore/genral_regs/U6566/B1 (LVT_AOI22HDV1)       0.1861    0.0000     2.6091 f
  ecnurvcore/genral_regs/U6566/ZN (LVT_AOI22HDV1)       0.1652    0.1237     2.7328 r
  ecnurvcore/genral_regs/n6376 (net)            1                 0.0000     2.7328 r
  ecnurvcore/genral_regs/U6568/B (LVT_OAI211HDV1)       0.1652    0.0000     2.7328 r
  ecnurvcore/genral_regs/U6568/ZN (LVT_OAI211HDV1)      0.1133    0.0998     2.8326 f
  ecnurvcore/genral_regs/n6381 (net)            1                 0.0000     2.8326 f
  ecnurvcore/genral_regs/U6571/A1 (LVT_INAND3HDV1)      0.1133    0.0000     2.8326 f
  ecnurvcore/genral_regs/U6571/ZN (LVT_INAND3HDV1)      0.0941    0.1470     2.9796 f
  ecnurvcore/genral_regs/n6400 (net)            1                 0.0000     2.9796 f
  ecnurvcore/genral_regs/U6586/A1 (LVT_OR3HDV1)         0.0941    0.0000     2.9796 f
  ecnurvcore/genral_regs/U6586/Z (LVT_OR3HDV1)          0.0903    0.2425     3.2221 f
  ecnurvcore/genral_regs/data_rd1[12] (net)     1                 0.0000     3.2221 f
  ecnurvcore/genral_regs/data_rd1[12] (ysyx_210295_regs_0)        0.0000     3.2221 f
  ecnurvcore/data_rs1_id_i[12] (net)                              0.0000     3.2221 f
  ecnurvcore/core_id/data_rs1_i[12] (ysyx_210295_id_stage_0)      0.0000     3.2221 f
  ecnurvcore/core_id/data_rs1_i[12] (net)                         0.0000     3.2221 f
  ecnurvcore/core_id/id_decoder/data_rs1_reg[12] (ysyx_210295_decoder_0)
                                                                  0.0000     3.2221 f
  ecnurvcore/core_id/id_decoder/data_rs1_reg[12] (net)            0.0000     3.2221 f
  ecnurvcore/core_id/id_decoder/U577/A1 (LVT_NAND2HDV1)
                                                        0.0903    0.0000     3.2221 f
  ecnurvcore/core_id/id_decoder/U577/ZN (LVT_NAND2HDV1)
                                                        0.1365    0.0692     3.2912 r
  ecnurvcore/core_id/id_decoder/n610 (net)      2                 0.0000     3.2912 r
  ecnurvcore/core_id/id_decoder/U1030/I (LVT_INHDV1)    0.1365    0.0000     3.2912 r
  ecnurvcore/core_id/id_decoder/U1030/ZN (LVT_INHDV1)   0.0491    0.0411     3.3323 f
  ecnurvcore/core_id/id_decoder/n611 (net)      1                 0.0000     3.3323 f
  ecnurvcore/core_id/id_decoder/U1031/B1 (LVT_AOI22HDV1)
                                                        0.0491    0.0000     3.3323 f
  ecnurvcore/core_id/id_decoder/U1031/ZN (LVT_AOI22HDV1)
                                                        0.2091    0.0895     3.4218 r
  ecnurvcore/core_id/id_decoder/n612 (net)      1                 0.0000     3.4218 r
  ecnurvcore/core_id/id_decoder/U1032/B (LVT_OAI21HDV1)
                                                        0.2091    0.0000     3.4218 r
  ecnurvcore/core_id/id_decoder/U1032/ZN (LVT_OAI21HDV1)
                                                        0.1101    0.0980     3.5198 f
  ecnurvcore/core_id/id_decoder/jmp_op_num1[12] (net)
                                                2                 0.0000     3.5198 f
  ecnurvcore/core_id/id_decoder/jmp_op_num1[12] (ysyx_210295_decoder_0)
                                                                  0.0000     3.5198 f
  ecnurvcore/core_id/jmp_op_num1_o[12] (net)                      0.0000     3.5198 f
  ecnurvcore/core_id/jmp_op_num1_o[12] (ysyx_210295_id_stage_0)   0.0000     3.5198 f
  ecnurvcore/jmp_num1_ctrl_i[12] (net)                            0.0000     3.5198 f
  ecnurvcore/core_ctrl/jmp_num1_i[12] (ysyx_210295_ctrl_0)        0.0000     3.5198 f
  ecnurvcore/core_ctrl/jmp_num1_i[12] (net)                       0.0000     3.5198 f
  ecnurvcore/core_ctrl/U419/A1 (LVT_OR2HDV1)            0.1101    0.0000     3.5198 f
  ecnurvcore/core_ctrl/U419/Z (LVT_OR2HDV1)             0.0954    0.2005     3.7203 f
  ecnurvcore/core_ctrl/n766 (net)               3                 0.0000     3.7203 f
  ecnurvcore/core_ctrl/U472/A2 (LVT_AOI21HDV1)          0.0954    0.0000     3.7203 f
  ecnurvcore/core_ctrl/U472/ZN (LVT_AOI21HDV1)          0.1798    0.1412     3.8615 r
  ecnurvcore/core_ctrl/n771 (net)               2                 0.0000     3.8615 r
  ecnurvcore/core_ctrl/U478/A2 (LVT_OAI21HDV1)          0.1798    0.0000     3.8615 r
  ecnurvcore/core_ctrl/U478/ZN (LVT_OAI21HDV1)          0.1062    0.1020     3.9634 f
  ecnurvcore/core_ctrl/n785 (net)               2                 0.0000     3.9634 f
  ecnurvcore/core_ctrl/U482/A2 (LVT_AOI21HDV1)          0.1062    0.0000     3.9634 f
  ecnurvcore/core_ctrl/U482/ZN (LVT_AOI21HDV1)          0.1333    0.1169     4.0803 r
  ecnurvcore/core_ctrl/n546 (net)               1                 0.0000     4.0803 r
  ecnurvcore/core_ctrl/U483/B (LVT_OAI21HDV1)           0.1333    0.0000     4.0803 r
  ecnurvcore/core_ctrl/U483/ZN (LVT_OAI21HDV1)          0.1138    0.0955     4.1758 f
  ecnurvcore/core_ctrl/n800 (net)               2                 0.0000     4.1758 f
  ecnurvcore/core_ctrl/U499/A2 (LVT_AOI21HDV2)          0.1138    0.0000     4.1758 f
  ecnurvcore/core_ctrl/U499/ZN (LVT_AOI21HDV2)          0.1578    0.1288     4.3047 r
  ecnurvcore/core_ctrl/n648 (net)               2                 0.0000     4.3047 r
  ecnurvcore/core_ctrl/U535/A1 (LVT_OAI21HDV2)          0.1578    0.0000     4.3047 r
  ecnurvcore/core_ctrl/U535/ZN (LVT_OAI21HDV2)          0.0906    0.0811     4.3857 f
  ecnurvcore/core_ctrl/n912 (net)               2                 0.0000     4.3857 f
  ecnurvcore/core_ctrl/U566/A1 (LVT_AOI21HDV2)          0.0906    0.0000     4.3857 f
  ecnurvcore/core_ctrl/U566/ZN (LVT_AOI21HDV2)          0.1542    0.1124     4.4981 r
  ecnurvcore/core_ctrl/n666 (net)               2                 0.0000     4.4981 r
  ecnurvcore/core_ctrl/U96/A1 (LVT_OAI21HDV2)           0.1542    0.0000     4.4981 r
  ecnurvcore/core_ctrl/U96/ZN (LVT_OAI21HDV2)           0.0976    0.0858     4.5839 f
  ecnurvcore/core_ctrl/n976 (net)               2                 0.0000     4.5839 f
  ecnurvcore/core_ctrl/U667/A1 (LVT_AOI21HDV2)          0.0976    0.0000     4.5839 f
  ecnurvcore/core_ctrl/U667/ZN (LVT_AOI21HDV2)          0.1716    0.1225     4.7064 r
  ecnurvcore/core_ctrl/n985 (net)               2                 0.0000     4.7064 r
  ecnurvcore/core_ctrl/U100/A1 (LVT_OAI21HDV2)          0.1716    0.0000     4.7064 r
  ecnurvcore/core_ctrl/U100/ZN (LVT_OAI21HDV2)          0.1226    0.1031     4.8095 f
  ecnurvcore/core_ctrl/n987 (net)               2                 0.0000     4.8095 f
  ecnurvcore/core_ctrl/U673/A1 (LVT_AOI21HDV4)          0.1226    0.0000     4.8095 f
  ecnurvcore/core_ctrl/U673/ZN (LVT_AOI21HDV4)          0.1397    0.1079     4.9174 r
  ecnurvcore/core_ctrl/n996 (net)               2                 0.0000     4.9174 r
  ecnurvcore/core_ctrl/U675/A1 (LVT_OAI21HDV4)          0.1397    0.0000     4.9174 r
  ecnurvcore/core_ctrl/U675/ZN (LVT_OAI21HDV4)          0.0985    0.0730     4.9905 f
  ecnurvcore/core_ctrl/n1001 (net)              2                 0.0000     4.9905 f
  ecnurvcore/core_ctrl/U679/A1 (LVT_AOI21HDV4)          0.0985    0.0000     4.9905 f
  ecnurvcore/core_ctrl/U679/ZN (LVT_AOI21HDV4)          0.1197    0.0929     5.0834 r
  ecnurvcore/core_ctrl/n1007 (net)              2                 0.0000     5.0834 r
  ecnurvcore/core_ctrl/U85/A1 (LVT_OAI21HDV2)           0.1197    0.0000     5.0834 r
  ecnurvcore/core_ctrl/U85/ZN (LVT_OAI21HDV2)           0.1226    0.0944     5.1778 f
  ecnurvcore/core_ctrl/n1009 (net)              2                 0.0000     5.1778 f
  ecnurvcore/core_ctrl/U83/A1 (LVT_AOI21HDV4)           0.1226    0.0000     5.1778 f
  ecnurvcore/core_ctrl/U83/ZN (LVT_AOI21HDV4)           0.1397    0.1079     5.2857 r
  ecnurvcore/core_ctrl/n1018 (net)              2                 0.0000     5.2857 r
  ecnurvcore/core_ctrl/U19/A1 (LVT_OAI21HDV4)           0.1397    0.0000     5.2857 r
  ecnurvcore/core_ctrl/U19/ZN (LVT_OAI21HDV4)           0.0985    0.0730     5.3588 f
  ecnurvcore/core_ctrl/n1020 (net)              2                 0.0000     5.3588 f
  ecnurvcore/core_ctrl/U688/A1 (LVT_AOI21HDV4)          0.0985    0.0000     5.3588 f
  ecnurvcore/core_ctrl/U688/ZN (LVT_AOI21HDV4)          0.1397    0.1043     5.4631 r
  ecnurvcore/core_ctrl/n1029 (net)              2                 0.0000     5.4631 r
  ecnurvcore/core_ctrl/U690/A1 (LVT_OAI21HDV4)          0.1397    0.0000     5.4631 r
  ecnurvcore/core_ctrl/U690/ZN (LVT_OAI21HDV4)          0.0993    0.0736     5.5367 f
  ecnurvcore/core_ctrl/n1031 (net)              1                 0.0000     5.5367 f
  ecnurvcore/core_ctrl/U949/CI (LVT_AD1HDV4)            0.0993    0.0000     5.5367 f
  ecnurvcore/core_ctrl/U949/CO (LVT_AD1HDV4)            0.0668    0.1305     5.6672 f
  ecnurvcore/core_ctrl/n705 (net)               1                 0.0000     5.6672 f
  ecnurvcore/core_ctrl/U717/CI (LVT_AD1HDV1)            0.0668    0.0000     5.6672 f
  ecnurvcore/core_ctrl/U717/CO (LVT_AD1HDV1)            0.1201    0.1969     5.8641 f
  ecnurvcore/core_ctrl/n673 (net)               1                 0.0000     5.8641 f
  ecnurvcore/core_ctrl/U692/A1 (LVT_XOR2HDV2)           0.1201    0.0000     5.8641 f
  ecnurvcore/core_ctrl/U692/Z (LVT_XOR2HDV2)            0.0682    0.1524     6.0164 f
  ecnurvcore/core_ctrl/n674 (net)               1                 0.0000     6.0164 f
  ecnurvcore/core_ctrl/U693/A1 (LVT_NAND2HDV2)          0.0682    0.0000     6.0164 f
  ecnurvcore/core_ctrl/U693/ZN (LVT_NAND2HDV2)          0.0577    0.0464     6.0628 r
  ecnurvcore/core_ctrl/n675 (net)               1                 0.0000     6.0628 r
  ecnurvcore/core_ctrl/U694/B (LVT_OAI21HDV2)           0.0577    0.0000     6.0628 r
  ecnurvcore/core_ctrl/U694/ZN (LVT_OAI21HDV2)          0.0806    0.0547     6.1175 f
  ecnurvcore/core_ctrl/jmp_to_o[63] (net)       1                 0.0000     6.1175 f
  ecnurvcore/core_ctrl/jmp_to_o[63] (ysyx_210295_ctrl_0)          0.0000     6.1175 f
  ecnurvcore/jmp_to_pc_i[63] (net)                                0.0000     6.1175 f
  ecnurvcore/core_pc/jmp_to[63] (ysyx_210295_pc_0)                0.0000     6.1175 f
  ecnurvcore/core_pc/jmp_to[63] (net)                             0.0000     6.1175 f
  ecnurvcore/core_pc/U161/A1 (LVT_IOA21HDV4)            0.0806    0.0000     6.1175 f
  ecnurvcore/core_pc/U161/ZN (LVT_IOA21HDV4)            0.0628    0.1052     6.2227 f
  ecnurvcore/core_pc/N137 (net)                 1                 0.0000     6.2227 f
  ecnurvcore/core_pc/addr_instr_reg_63_/D (LVT_DQHDV4)
                                                        0.0628    0.0000     6.2227 f
  data arrival time                                                          6.2227
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ecnurvcore/core_pc/addr_instr_reg_63_/CK (LVT_DQHDV4)           0.0000     6.3500 r
  library setup time                                             -0.1266     6.2234
  data required time                                                         6.2234
  ------------------------------------------------------------------------------------
  data required time                                                         6.2234
  data arrival time                                                         -6.2227
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0007
  Startpoint: ecnurvcore/core_id/pipeline_id_ex/dff_alu_num2/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ecnurvcore/core_pc/addr_instr_reg_3_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ecnurvcore/core_id/pipeline_id_ex/dff_alu_num2/data_r_reg_1_/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  ecnurvcore/core_id/pipeline_id_ex/dff_alu_num2/data_r_reg_1_/Q (LVT_DQHDV2)
                                                        0.4188    0.4438     0.4438 r
  ecnurvcore/core_id/pipeline_id_ex/dff_alu_num2/data_out[1] (net)
                                               17                 0.0000     0.4438 r
  ecnurvcore/core_id/pipeline_id_ex/dff_alu_num2/data_out[1] (ysyx_210295_gnrl_dff_DW64_22)
                                                                  0.0000     0.4438 r
  ecnurvcore/core_id/pipeline_id_ex/alu_op_num2_o[1] (net)        0.0000     0.4438 r
  ecnurvcore/core_id/pipeline_id_ex/alu_op_num2_o[1] (ysyx_210295_id_ex_0)
                                                                  0.0000     0.4438 r
  ecnurvcore/core_id/alu_op_num2_o[1] (net)                       0.0000     0.4438 r
  ecnurvcore/core_id/alu_op_num2_o[1] (ysyx_210295_id_stage_0)    0.0000     0.4438 r
  ecnurvcore/alu_op_num2_ex_i[1] (net)                            0.0000     0.4438 r
  ecnurvcore/core_ex/alu_op_num2_i[1] (ysyx_210295_ex_stage_0)    0.0000     0.4438 r
  ecnurvcore/core_ex/alu_op_num2_i[1] (net)                       0.0000     0.4438 r
  ecnurvcore/core_ex/ex_alu/alu_op_num2[1] (ysyx_210295_ex_0)     0.0000     0.4438 r
  ecnurvcore/core_ex/ex_alu/alu_op_num2[1] (net)                  0.0000     0.4438 r
  ecnurvcore/core_ex/ex_alu/U51/I (LVT_INHDV4)          0.4188    0.0000     0.4438 r
  ecnurvcore/core_ex/ex_alu/U51/ZN (LVT_INHDV4)         0.1152    0.0795     0.5232 f
  ecnurvcore/core_ex/ex_alu/n9 (net)            5                 0.0000     0.5232 f
  ecnurvcore/core_ex/ex_alu/U606/A1 (LVT_OR2HDV4)       0.1152    0.0000     0.5232 f
  ecnurvcore/core_ex/ex_alu/U606/Z (LVT_OR2HDV4)        0.0794    0.1611     0.6843 f
  ecnurvcore/core_ex/ex_alu/n10 (net)           4                 0.0000     0.6843 f
  ecnurvcore/core_ex/ex_alu/U14/I (LVT_INHDV4)          0.0794    0.0000     0.6843 f
  ecnurvcore/core_ex/ex_alu/U14/ZN (LVT_INHDV4)         0.2776    0.1723     0.8566 r
  ecnurvcore/core_ex/ex_alu/n4 (net)           31                 0.0000     0.8566 r
  ecnurvcore/core_ex/ex_alu/U1319/A1 (LVT_NAND2HDV1)    0.2776    0.0000     0.8566 r
  ecnurvcore/core_ex/ex_alu/U1319/ZN (LVT_NAND2HDV1)    0.1056    0.0775     0.9342 f
  ecnurvcore/core_ex/ex_alu/n496 (net)          1                 0.0000     0.9342 f
  ecnurvcore/core_ex/ex_alu/U209/C (LVT_OAI211HDV1)     0.1056    0.0000     0.9342 f
  ecnurvcore/core_ex/ex_alu/U209/ZN (LVT_OAI211HDV1)    0.4488    0.1456     1.0797 r
  ecnurvcore/core_ex/ex_alu/n3170 (net)         7                 0.0000     1.0797 r
  ecnurvcore/core_ex/ex_alu/U371/A1 (LVT_IAO21HDV1)     0.4488    0.0000     1.0797 r
  ecnurvcore/core_ex/ex_alu/U371/ZN (LVT_IAO21HDV1)     0.1197    0.1687     1.2484 r
  ecnurvcore/core_ex/ex_alu/n498 (net)          1                 0.0000     1.2484 r
  ecnurvcore/core_ex/ex_alu/U1320/B (LVT_OAI21HDV1)     0.1197    0.0000     1.2484 r
  ecnurvcore/core_ex/ex_alu/U1320/ZN (LVT_OAI21HDV1)    0.1000    0.0662     1.3147 f
  ecnurvcore/core_ex/ex_alu/n499 (net)          1                 0.0000     1.3147 f
  ecnurvcore/core_ex/ex_alu/U255/A1 (LVT_AO21HDV1)      0.1000    0.0000     1.3147 f
  ecnurvcore/core_ex/ex_alu/U255/Z (LVT_AO21HDV1)       0.0780    0.2088     1.5235 f
  ecnurvcore/core_ex/ex_alu/n12 (net)           1                 0.0000     1.5235 f
  ecnurvcore/core_ex/ex_alu/U62/B (LVT_OAI211HDV2)      0.0780    0.0000     1.5235 f
  ecnurvcore/core_ex/ex_alu/U62/ZN (LVT_OAI211HDV2)     0.2007    0.0660     1.5895 r
  ecnurvcore/core_ex/ex_alu/n529 (net)          2                 0.0000     1.5895 r
  ecnurvcore/core_ex/ex_alu/U579/A1 (LVT_OAI21HDV2)     0.2007    0.0000     1.5895 r
  ecnurvcore/core_ex/ex_alu/U579/ZN (LVT_OAI21HDV2)     0.1212    0.0692     1.6587 f
  ecnurvcore/core_ex/ex_alu/n511 (net)          1                 0.0000     1.6587 f
  ecnurvcore/core_ex/ex_alu/U1342/A1 (LVT_NAND2HDV1)    0.1212    0.0000     1.6587 f
  ecnurvcore/core_ex/ex_alu/U1342/ZN (LVT_NAND2HDV1)    0.0760    0.0660     1.7247 r
  ecnurvcore/core_ex/ex_alu/n512 (net)          1                 0.0000     1.7247 r
  ecnurvcore/core_ex/ex_alu/U1343/B (LVT_AOI21HDV2)     0.0760    0.0000     1.7247 r
  ecnurvcore/core_ex/ex_alu/U1343/ZN (LVT_AOI21HDV2)    0.1768    0.0555     1.7802 f
  ecnurvcore/core_ex/ex_alu/n3398 (net)         2                 0.0000     1.7802 f
  ecnurvcore/core_ex/ex_alu/U3692/A1 (LVT_AOI211HDV4)   0.1768    0.0000     1.7802 f
  ecnurvcore/core_ex/ex_alu/U3692/ZN (LVT_AOI211HDV4)   0.3285    0.2273     2.0075 r
  ecnurvcore/core_ex/ex_alu/addr_mem_rd[1] (net)
                                                6                 0.0000     2.0075 r
  ecnurvcore/core_ex/ex_alu/addr_mem_rd[1] (ysyx_210295_ex_0)     0.0000     2.0075 r
  ecnurvcore/core_ex/addr_mem_rd_o[1] (net)                       0.0000     2.0075 r
  ecnurvcore/core_ex/addr_mem_rd_o[1] (ysyx_210295_ex_stage_0)    0.0000     2.0075 r
  ecnurvcore/addr_mem_rd_o[1] (net)                               0.0000     2.0075 r
  ecnurvcore/addr_mem_rd_o[1] (ysyx_210295_core_0)                0.0000     2.0075 r
  addr_mem_rd[1] (net)                                            0.0000     2.0075 r
  mem_interface/addr_mem_rd[1] (ysyx_210295_mem_axi_interface_0)
                                                                  0.0000     2.0075 r
  mem_interface/addr_mem_rd[1] (net)                              0.0000     2.0075 r
  mem_interface/U35/A1 (LVT_NOR2HDV2)                   0.3285    0.0000     2.0075 r
  mem_interface/U35/ZN (LVT_NOR2HDV2)                   0.1074    0.0633     2.0708 f
  mem_interface/n14 (net)                       2                 0.0000     2.0708 f
  mem_interface/U19/A2 (LVT_AND2HDV4)                   0.1074    0.0000     2.0708 f
  mem_interface/U19/Z (LVT_AND2HDV4)                    0.1774    0.2147     2.2855 f
  mem_interface/n851 (net)                     29                 0.0000     2.2855 f
  mem_interface/U3/I (LVT_INHDV2)                       0.1774    0.0000     2.2855 f
  mem_interface/U3/ZN (LVT_INHDV2)                      0.2171    0.1668     2.4523 r
  mem_interface/n542 (net)                     11                 0.0000     2.4523 r
  mem_interface/U970/A1 (LVT_OAI22HDV1)                 0.2171    0.0000     2.4523 r
  mem_interface/U970/ZN (LVT_OAI22HDV1)                 0.1693    0.0957     2.5481 f
  mem_interface/n545 (net)                      1                 0.0000     2.5481 f
  mem_interface/U37/B (LVT_AOI211HDV2)                  0.1693    0.0000     2.5481 f
  mem_interface/U37/ZN (LVT_AOI211HDV2)                 0.2130    0.1609     2.7089 r
  mem_interface/n547 (net)                      1                 0.0000     2.7089 r
  mem_interface/U102/B (LVT_OAI211HDV2)                 0.2130    0.0000     2.7089 r
  mem_interface/U102/ZN (LVT_OAI211HDV2)                0.1572    0.1253     2.8343 f
  mem_interface/data_mem_rd[15] (net)           2                 0.0000     2.8343 f
  mem_interface/data_mem_rd[15] (ysyx_210295_mem_axi_interface_0)
                                                                  0.0000     2.8343 f
  data_mem_rd[15] (net)                                           0.0000     2.8343 f
  ecnurvcore/data_mem_i[15] (ysyx_210295_core_0)                  0.0000     2.8343 f
  ecnurvcore/data_mem_i[15] (net)                                 0.0000     2.8343 f
  ecnurvcore/core_ex/data_mem_i[15] (ysyx_210295_ex_stage_0)      0.0000     2.8343 f
  ecnurvcore/core_ex/data_mem_i[15] (net)                         0.0000     2.8343 f
  ecnurvcore/core_ex/core_pipeline_ex_mem/data_mem_i[15] (ysyx_210295_ex_mem_0)
                                                                  0.0000     2.8343 f
  ecnurvcore/core_ex/core_pipeline_ex_mem/data_mem_i[15] (net)    0.0000     2.8343 f
  ecnurvcore/core_ex/core_pipeline_ex_mem/U7/A1 (LVT_NAND2HDV2)
                                                        0.1572    0.0000     2.8343 f
  ecnurvcore/core_ex/core_pipeline_ex_mem/U7/ZN (LVT_NAND2HDV2)
                                                        0.0892    0.0746     2.9089 r
  ecnurvcore/core_ex/core_pipeline_ex_mem/n41 (net)
                                                1                 0.0000     2.9089 r
  ecnurvcore/core_ex/core_pipeline_ex_mem/U47/A1 (LVT_NAND2HDV4)
                                                        0.0892    0.0000     2.9089 r
  ecnurvcore/core_ex/core_pipeline_ex_mem/U47/ZN (LVT_NAND2HDV4)
                                                        0.0879    0.0618     2.9707 f
  ecnurvcore/core_ex/core_pipeline_ex_mem/n80 (net)
                                                2                 0.0000     2.9707 f
  ecnurvcore/core_ex/core_pipeline_ex_mem/U5/I (LVT_INHDV6)
                                                        0.0879    0.0000     2.9707 f
  ecnurvcore/core_ex/core_pipeline_ex_mem/U5/ZN (LVT_INHDV6)
                                                        0.1031    0.0790     3.0497 r
  ecnurvcore/core_ex/core_pipeline_ex_mem/n70 (net)
                                               14                 0.0000     3.0497 r
  ecnurvcore/core_ex/core_pipeline_ex_mem/U40/A2 (LVT_AND2HDV4)
                                                        0.1031    0.0000     3.0497 r
  ecnurvcore/core_ex/core_pipeline_ex_mem/U40/Z (LVT_AND2HDV4)
                                                        0.1329    0.1568     3.2065 r
  ecnurvcore/core_ex/core_pipeline_ex_mem/n35 (net)
                                                9                 0.0000     3.2065 r
  ecnurvcore/core_ex/core_pipeline_ex_mem/U120/I (LVT_INHDV8)
                                                        0.1329    0.0000     3.2065 r
  ecnurvcore/core_ex/core_pipeline_ex_mem/U120/ZN (LVT_INHDV8)
                                                        0.0604    0.0531     3.2596 f
  ecnurvcore/core_ex/core_pipeline_ex_mem/n97 (net)
                                               12                 0.0000     3.2596 f
  ecnurvcore/core_ex/core_pipeline_ex_mem/U129/B (LVT_AOI21HDV1)
                                                        0.0604    0.0000     3.2596 f
  ecnurvcore/core_ex/core_pipeline_ex_mem/U129/ZN (LVT_AOI21HDV1)
                                                        0.1428    0.0866     3.3462 r
  ecnurvcore/core_ex/core_pipeline_ex_mem/n90 (net)
                                                1                 0.0000     3.3462 r
  ecnurvcore/core_ex/core_pipeline_ex_mem/U2/B (LVT_IOA21HDV1)
                                                        0.1428    0.0000     3.3462 r
  ecnurvcore/core_ex/core_pipeline_ex_mem/U2/ZN (LVT_IOA21HDV1)
                                                        0.0989    0.0806     3.4269 f
  ecnurvcore/core_ex/core_pipeline_ex_mem/alu_reg_wr_o[42] (net)
                                                3                 0.0000     3.4269 f
  ecnurvcore/core_ex/core_pipeline_ex_mem/alu_reg_wr_o[42] (ysyx_210295_ex_mem_0)
                                                                  0.0000     3.4269 f
  ecnurvcore/core_ex/alu_result_o[42] (net)                       0.0000     3.4269 f
  ecnurvcore/core_ex/alu_result_o[42] (ysyx_210295_ex_stage_0)    0.0000     3.4269 f
  ecnurvcore/data_bypass_id_i[42] (net)                           0.0000     3.4269 f
  ecnurvcore/core_id/data_bypass_i[42] (ysyx_210295_id_stage_0)   0.0000     3.4269 f
  ecnurvcore/core_id/data_bypass_i[42] (net)                      0.0000     3.4269 f
  ecnurvcore/core_id/id_decoder/data_bypass[42] (ysyx_210295_decoder_0)
                                                                  0.0000     3.4269 f
  ecnurvcore/core_id/id_decoder/data_bypass[42] (net)             0.0000     3.4269 f
  ecnurvcore/core_id/id_decoder/U755/I0 (LVT_MUX2HDV2)
                                                        0.0989    0.0000     3.4269 f
  ecnurvcore/core_id/id_decoder/U755/Z (LVT_MUX2HDV2)   0.1013    0.2132     3.6400 f
  ecnurvcore/core_id/id_decoder/data_rs1[42] (net)
                                                5                 0.0000     3.6400 f
  ecnurvcore/core_id/id_decoder/data_rs1[42] (ysyx_210295_decoder_0)
                                                                  0.0000     3.6400 f
  ecnurvcore/core_id/jmpb_rs1_o[42] (net)                         0.0000     3.6400 f
  ecnurvcore/core_id/jmpb_rs1_o[42] (ysyx_210295_id_stage_0)      0.0000     3.6400 f
  ecnurvcore/data_rs1_ctrl_i[42] (net)                            0.0000     3.6400 f
  ecnurvcore/core_ctrl/data_rs1_i[42] (ysyx_210295_ctrl_0)        0.0000     3.6400 f
  ecnurvcore/core_ctrl/data_rs1_i[42] (net)                       0.0000     3.6400 f
  ecnurvcore/core_ctrl/U254/A1 (LVT_INOR2HDV1)          0.1013    0.0000     3.6400 f
  ecnurvcore/core_ctrl/U254/ZN (LVT_INOR2HDV1)          0.0825    0.1289     3.7689 f
  ecnurvcore/core_ctrl/n340 (net)               2                 0.0000     3.7689 f
  ecnurvcore/core_ctrl/U255/I (LVT_INHDV1)              0.0825    0.0000     3.7689 f
  ecnurvcore/core_ctrl/U255/ZN (LVT_INHDV1)             0.0525    0.0472     3.8161 r
  ecnurvcore/core_ctrl/n319 (net)               1                 0.0000     3.8161 r
  ecnurvcore/core_ctrl/U258/A3 (LVT_NAND4HDV1)          0.0525    0.0000     3.8161 r
  ecnurvcore/core_ctrl/U258/ZN (LVT_NAND4HDV1)          0.1326    0.1094     3.9255 f
  ecnurvcore/core_ctrl/n323 (net)               1                 0.0000     3.9255 f
  ecnurvcore/core_ctrl/U263/A2 (LVT_NOR3HDV1)           0.1326    0.0000     3.9255 f
  ecnurvcore/core_ctrl/U263/ZN (LVT_NOR3HDV1)           0.3116    0.2104     4.1359 r
  ecnurvcore/core_ctrl/n325 (net)               1                 0.0000     4.1359 r
  ecnurvcore/core_ctrl/U86/B (LVT_OAI21HDV4)            0.3116    0.0000     4.1359 r
  ecnurvcore/core_ctrl/U86/ZN (LVT_OAI21HDV4)           0.0922    0.0795     4.2154 f
  ecnurvcore/core_ctrl/n154 (net)               1                 0.0000     4.2154 f
  ecnurvcore/core_ctrl/U9/A1 (LVT_NAND2HDV2)            0.0922    0.0000     4.2154 f
  ecnurvcore/core_ctrl/U9/ZN (LVT_NAND2HDV2)            0.0654    0.0490     4.2643 r
  ecnurvcore/core_ctrl/n152 (net)               1                 0.0000     4.2643 r
  ecnurvcore/core_ctrl/U13/A1 (LVT_NAND4HDV2)           0.0654    0.0000     4.2643 r
  ecnurvcore/core_ctrl/U13/ZN (LVT_NAND4HDV2)           0.1266    0.0822     4.3466 f
  ecnurvcore/core_ctrl/n367 (net)               1                 0.0000     4.3466 f
  ecnurvcore/core_ctrl/U296/B1 (LVT_AOI22HDV2)          0.1266    0.0000     4.3466 f
  ecnurvcore/core_ctrl/U296/ZN (LVT_AOI22HDV2)          0.1538    0.1013     4.4479 r
  ecnurvcore/core_ctrl/n371 (net)               1                 0.0000     4.4479 r
  ecnurvcore/core_ctrl/U298/B1 (LVT_IOA22HDV2)          0.1538    0.0000     4.4479 r
  ecnurvcore/core_ctrl/U298/ZN (LVT_IOA22HDV2)          0.0758    0.0693     4.5172 f
  ecnurvcore/core_ctrl/n374 (net)               1                 0.0000     4.5172 f
  ecnurvcore/core_ctrl/U300/B1 (LVT_AOI22HDV2)          0.0758    0.0000     4.5172 f
  ecnurvcore/core_ctrl/U300/ZN (LVT_AOI22HDV2)          0.1501    0.0883     4.6055 r
  ecnurvcore/core_ctrl/n378 (net)               1                 0.0000     4.6055 r
  ecnurvcore/core_ctrl/U301/B1 (LVT_IOA22HDV2)          0.1501    0.0000     4.6055 r
  ecnurvcore/core_ctrl/U301/ZN (LVT_IOA22HDV2)          0.0758    0.0689     4.6744 f
  ecnurvcore/core_ctrl/n381 (net)               1                 0.0000     4.6744 f
  ecnurvcore/core_ctrl/U302/B1 (LVT_AOI22HDV2)          0.0758    0.0000     4.6744 f
  ecnurvcore/core_ctrl/U302/ZN (LVT_AOI22HDV2)          0.1501    0.0883     4.7627 r
  ecnurvcore/core_ctrl/n385 (net)               1                 0.0000     4.7627 r
  ecnurvcore/core_ctrl/U303/B1 (LVT_IOA22HDV2)          0.1501    0.0000     4.7627 r
  ecnurvcore/core_ctrl/U303/ZN (LVT_IOA22HDV2)          0.0758    0.0689     4.8316 f
  ecnurvcore/core_ctrl/n388 (net)               1                 0.0000     4.8316 f
  ecnurvcore/core_ctrl/U304/B1 (LVT_AOI22HDV2)          0.0758    0.0000     4.8316 f
  ecnurvcore/core_ctrl/U304/ZN (LVT_AOI22HDV2)          0.1539    0.0883     4.9199 r
  ecnurvcore/core_ctrl/n392 (net)               1                 0.0000     4.9199 r
  ecnurvcore/core_ctrl/U305/B1 (LVT_IOA22HDV2)          0.1539    0.0000     4.9199 r
  ecnurvcore/core_ctrl/U305/ZN (LVT_IOA22HDV2)          0.0758    0.0693     4.9893 f
  ecnurvcore/core_ctrl/n395 (net)               1                 0.0000     4.9893 f
  ecnurvcore/core_ctrl/U306/B1 (LVT_AOI22HDV2)          0.0758    0.0000     4.9893 f
  ecnurvcore/core_ctrl/U306/ZN (LVT_AOI22HDV2)          0.1539    0.0883     5.0776 r
  ecnurvcore/core_ctrl/n399 (net)               1                 0.0000     5.0776 r
  ecnurvcore/core_ctrl/U307/B1 (LVT_IOA22HDV2)          0.1539    0.0000     5.0776 r
  ecnurvcore/core_ctrl/U307/ZN (LVT_IOA22HDV2)          0.0758    0.0693     5.1469 f
  ecnurvcore/core_ctrl/n402 (net)               1                 0.0000     5.1469 f
  ecnurvcore/core_ctrl/U308/B1 (LVT_AOI22HDV2)          0.0758    0.0000     5.1469 f
  ecnurvcore/core_ctrl/U308/ZN (LVT_AOI22HDV2)          0.1539    0.0883     5.2352 r
  ecnurvcore/core_ctrl/n406 (net)               1                 0.0000     5.2352 r
  ecnurvcore/core_ctrl/U309/B1 (LVT_IOA22HDV2)          0.1539    0.0000     5.2352 r
  ecnurvcore/core_ctrl/U309/ZN (LVT_IOA22HDV2)          0.0753    0.0693     5.3045 f
  ecnurvcore/core_ctrl/n409 (net)               1                 0.0000     5.3045 f
  ecnurvcore/core_ctrl/U310/B1 (LVT_AOI22HDV2)          0.0753    0.0000     5.3045 f
  ecnurvcore/core_ctrl/U310/ZN (LVT_AOI22HDV2)          0.1484    0.0873     5.3918 r
  ecnurvcore/core_ctrl/n412 (net)               1                 0.0000     5.3918 r
  ecnurvcore/core_ctrl/U311/A1 (LVT_OAI22HDV2)          0.1484    0.0000     5.3918 r
  ecnurvcore/core_ctrl/U311/ZN (LVT_OAI22HDV2)          0.0892    0.0761     5.4679 f
  ecnurvcore/core_ctrl/n414 (net)               1                 0.0000     5.4679 f
  ecnurvcore/core_ctrl/U312/A1 (LVT_NAND2HDV2)          0.0892    0.0000     5.4679 f
  ecnurvcore/core_ctrl/U312/ZN (LVT_NAND2HDV2)          0.0905    0.0695     5.5374 r
  ecnurvcore/core_ctrl/n520 (net)               2                 0.0000     5.5374 r
  ecnurvcore/core_ctrl/U396/A1 (LVT_NOR2HDV3)           0.0905    0.0000     5.5374 r
  ecnurvcore/core_ctrl/U396/ZN (LVT_NOR2HDV3)           0.0609    0.0419     5.5793 f
  ecnurvcore/core_ctrl/n518 (net)               1                 0.0000     5.5793 f
  ecnurvcore/core_ctrl/U398/A1 (LVT_NOR2HDV4)           0.0609    0.0000     5.5793 f
  ecnurvcore/core_ctrl/U398/ZN (LVT_NOR2HDV4)           0.0731    0.0538     5.6332 r
  ecnurvcore/core_ctrl/n523 (net)               1                 0.0000     5.6332 r
  ecnurvcore/core_ctrl/U8/A1 (LVT_NAND2HDV2)            0.0731    0.0000     5.6332 r
  ecnurvcore/core_ctrl/U8/ZN (LVT_NAND2HDV2)            0.0865    0.0620     5.6951 f
  ecnurvcore/core_ctrl/n525 (net)               1                 0.0000     5.6951 f
  ecnurvcore/core_ctrl/U400/A1 (LVT_NAND2HDV4)          0.0865    0.0000     5.6951 f
  ecnurvcore/core_ctrl/U400/ZN (LVT_NAND2HDV4)          0.0797    0.0616     5.7567 r
  ecnurvcore/core_ctrl/n709 (net)               2                 0.0000     5.7567 r
  ecnurvcore/core_ctrl/U90/I (LVT_INHDV4)               0.0797    0.0000     5.7567 r
  ecnurvcore/core_ctrl/U90/ZN (LVT_INHDV4)              0.0465    0.0432     5.7998 f
  ecnurvcore/core_ctrl/n157 (net)               1                 0.0000     5.7998 f
  ecnurvcore/core_ctrl/U89/A1 (LVT_NAND2HDV8)           0.0465    0.0000     5.7998 f
  ecnurvcore/core_ctrl/U89/ZN (LVT_NAND2HDV8)           0.1229    0.0633     5.8632 r
  ecnurvcore/core_ctrl/n707 (net)               2                 0.0000     5.8632 r
  ecnurvcore/core_ctrl/U718/I (LVT_INHDV8)              0.1229    0.0000     5.8632 r
  ecnurvcore/core_ctrl/U718/ZN (LVT_INHDV8)             0.0790    0.0694     5.9326 f
  ecnurvcore/core_ctrl/n1032 (net)             25                 0.0000     5.9326 f
  ecnurvcore/core_ctrl/U743/B1 (LVT_AO22HDV2)           0.0790    0.0000     5.9326 f
  ecnurvcore/core_ctrl/U743/Z (LVT_AO22HDV2)            0.0650    0.1704     6.1029 f
  ecnurvcore/core_ctrl/jmp_to_o[3] (net)        1                 0.0000     6.1029 f
  ecnurvcore/core_ctrl/jmp_to_o[3] (ysyx_210295_ctrl_0)           0.0000     6.1029 f
  ecnurvcore/jmp_to_pc_i[3] (net)                                 0.0000     6.1029 f
  ecnurvcore/core_pc/jmp_to[3] (ysyx_210295_pc_0)                 0.0000     6.1029 f
  ecnurvcore/core_pc/jmp_to[3] (net)                              0.0000     6.1029 f
  ecnurvcore/core_pc/U337/A1 (LVT_IOA21HDV2)            0.0650    0.0000     6.1029 f
  ecnurvcore/core_pc/U337/ZN (LVT_IOA21HDV2)            0.0623    0.1192     6.2221 f
  ecnurvcore/core_pc/N77 (net)                  1                 0.0000     6.2221 f
  ecnurvcore/core_pc/addr_instr_reg_3_/D (LVT_DQHDV4)   0.0623    0.0000     6.2221 f
  data arrival time                                                          6.2221
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ecnurvcore/core_pc/addr_instr_reg_3_/CK (LVT_DQHDV4)            0.0000     6.3500 r
  library setup time                                             -0.1265     6.2235
  data required time                                                         6.2235
  ------------------------------------------------------------------------------------
  data required time                                                         6.2235
  data arrival time                                                         -6.2221
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0014
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    788
    Unconnected ports (LINT-28)                                   289
    Feedthrough (LINT-29)                                         230
    Shorted outputs (LINT-31)                                     132
    Constant outputs (LINT-52)                                    137
Cells                                                            1268
    Cells do not drive (LINT-1)                                    10
    Connected to power or ground (LINT-32)                       1197
    Nets connected to multiple pins on same cell (LINT-33)         61
Nets                                                              227
    Unloaded nets (LINT-2)                                        227
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210295_timer', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_pc', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_reg_csr', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_ctrl', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_ctrl', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_ctrl', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_ctrl', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_ex', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_btb_ctrl', cell 'C1637' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_btb_ctrl', cell 'C1646' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295', net 'araddr[32]' driven by pin 'u_interconnect/araddr_axi[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[33]' driven by pin 'u_interconnect/araddr_axi[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[34]' driven by pin 'u_interconnect/araddr_axi[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[35]' driven by pin 'u_interconnect/araddr_axi[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[36]' driven by pin 'u_interconnect/araddr_axi[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[37]' driven by pin 'u_interconnect/araddr_axi[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[38]' driven by pin 'u_interconnect/araddr_axi[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[39]' driven by pin 'u_interconnect/araddr_axi[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[40]' driven by pin 'u_interconnect/araddr_axi[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[41]' driven by pin 'u_interconnect/araddr_axi[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[42]' driven by pin 'u_interconnect/araddr_axi[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[43]' driven by pin 'u_interconnect/araddr_axi[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[44]' driven by pin 'u_interconnect/araddr_axi[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[45]' driven by pin 'u_interconnect/araddr_axi[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[46]' driven by pin 'u_interconnect/araddr_axi[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[47]' driven by pin 'u_interconnect/araddr_axi[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[48]' driven by pin 'u_interconnect/araddr_axi[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[49]' driven by pin 'u_interconnect/araddr_axi[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[50]' driven by pin 'u_interconnect/araddr_axi[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[51]' driven by pin 'u_interconnect/araddr_axi[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[52]' driven by pin 'u_interconnect/araddr_axi[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[53]' driven by pin 'u_interconnect/araddr_axi[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[54]' driven by pin 'u_interconnect/araddr_axi[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[55]' driven by pin 'u_interconnect/araddr_axi[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[56]' driven by pin 'u_interconnect/araddr_axi[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[57]' driven by pin 'u_interconnect/araddr_axi[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[58]' driven by pin 'u_interconnect/araddr_axi[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[59]' driven by pin 'u_interconnect/araddr_axi[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[60]' driven by pin 'u_interconnect/araddr_axi[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[61]' driven by pin 'u_interconnect/araddr_axi[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[62]' driven by pin 'u_interconnect/araddr_axi[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[63]' driven by pin 'u_interconnect/araddr_axi[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[32]' driven by pin 'u_interconnect/awaddr_axi[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[33]' driven by pin 'u_interconnect/awaddr_axi[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[34]' driven by pin 'u_interconnect/awaddr_axi[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[35]' driven by pin 'u_interconnect/awaddr_axi[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[36]' driven by pin 'u_interconnect/awaddr_axi[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[37]' driven by pin 'u_interconnect/awaddr_axi[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[38]' driven by pin 'u_interconnect/awaddr_axi[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[39]' driven by pin 'u_interconnect/awaddr_axi[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[40]' driven by pin 'u_interconnect/awaddr_axi[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[41]' driven by pin 'u_interconnect/awaddr_axi[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[42]' driven by pin 'u_interconnect/awaddr_axi[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[43]' driven by pin 'u_interconnect/awaddr_axi[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[44]' driven by pin 'u_interconnect/awaddr_axi[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[45]' driven by pin 'u_interconnect/awaddr_axi[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[46]' driven by pin 'u_interconnect/awaddr_axi[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[47]' driven by pin 'u_interconnect/awaddr_axi[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[48]' driven by pin 'u_interconnect/awaddr_axi[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[49]' driven by pin 'u_interconnect/awaddr_axi[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[50]' driven by pin 'u_interconnect/awaddr_axi[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[51]' driven by pin 'u_interconnect/awaddr_axi[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[52]' driven by pin 'u_interconnect/awaddr_axi[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[53]' driven by pin 'u_interconnect/awaddr_axi[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[54]' driven by pin 'u_interconnect/awaddr_axi[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[55]' driven by pin 'u_interconnect/awaddr_axi[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[56]' driven by pin 'u_interconnect/awaddr_axi[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[57]' driven by pin 'u_interconnect/awaddr_axi[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[58]' driven by pin 'u_interconnect/awaddr_axi[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[59]' driven by pin 'u_interconnect/awaddr_axi[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[60]' driven by pin 'u_interconnect/awaddr_axi[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[61]' driven by pin 'u_interconnect/awaddr_axi[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[62]' driven by pin 'u_interconnect/awaddr_axi[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[63]' driven by pin 'u_interconnect/awaddr_axi[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[32]' driven by pin 'u_interconnect/araddr_timer[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[33]' driven by pin 'u_interconnect/araddr_timer[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[34]' driven by pin 'u_interconnect/araddr_timer[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[35]' driven by pin 'u_interconnect/araddr_timer[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[36]' driven by pin 'u_interconnect/araddr_timer[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[37]' driven by pin 'u_interconnect/araddr_timer[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[38]' driven by pin 'u_interconnect/araddr_timer[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[39]' driven by pin 'u_interconnect/araddr_timer[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[40]' driven by pin 'u_interconnect/araddr_timer[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[41]' driven by pin 'u_interconnect/araddr_timer[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[42]' driven by pin 'u_interconnect/araddr_timer[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[43]' driven by pin 'u_interconnect/araddr_timer[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[44]' driven by pin 'u_interconnect/araddr_timer[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[45]' driven by pin 'u_interconnect/araddr_timer[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[46]' driven by pin 'u_interconnect/araddr_timer[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[47]' driven by pin 'u_interconnect/araddr_timer[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[48]' driven by pin 'u_interconnect/araddr_timer[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[49]' driven by pin 'u_interconnect/araddr_timer[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[50]' driven by pin 'u_interconnect/araddr_timer[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[51]' driven by pin 'u_interconnect/araddr_timer[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[52]' driven by pin 'u_interconnect/araddr_timer[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[53]' driven by pin 'u_interconnect/araddr_timer[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[54]' driven by pin 'u_interconnect/araddr_timer[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[55]' driven by pin 'u_interconnect/araddr_timer[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[56]' driven by pin 'u_interconnect/araddr_timer[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[57]' driven by pin 'u_interconnect/araddr_timer[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[58]' driven by pin 'u_interconnect/araddr_timer[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[59]' driven by pin 'u_interconnect/araddr_timer[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[60]' driven by pin 'u_interconnect/araddr_timer[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[61]' driven by pin 'u_interconnect/araddr_timer[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[62]' driven by pin 'u_interconnect/araddr_timer[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[63]' driven by pin 'u_interconnect/araddr_timer[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[32]' driven by pin 'u_interconnect/awaddr_timer[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[33]' driven by pin 'u_interconnect/awaddr_timer[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[34]' driven by pin 'u_interconnect/awaddr_timer[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[35]' driven by pin 'u_interconnect/awaddr_timer[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[36]' driven by pin 'u_interconnect/awaddr_timer[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[37]' driven by pin 'u_interconnect/awaddr_timer[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[38]' driven by pin 'u_interconnect/awaddr_timer[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[39]' driven by pin 'u_interconnect/awaddr_timer[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[40]' driven by pin 'u_interconnect/awaddr_timer[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[41]' driven by pin 'u_interconnect/awaddr_timer[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[42]' driven by pin 'u_interconnect/awaddr_timer[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[43]' driven by pin 'u_interconnect/awaddr_timer[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[44]' driven by pin 'u_interconnect/awaddr_timer[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[45]' driven by pin 'u_interconnect/awaddr_timer[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[46]' driven by pin 'u_interconnect/awaddr_timer[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[47]' driven by pin 'u_interconnect/awaddr_timer[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[48]' driven by pin 'u_interconnect/awaddr_timer[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[49]' driven by pin 'u_interconnect/awaddr_timer[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[50]' driven by pin 'u_interconnect/awaddr_timer[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[51]' driven by pin 'u_interconnect/awaddr_timer[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[52]' driven by pin 'u_interconnect/awaddr_timer[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[53]' driven by pin 'u_interconnect/awaddr_timer[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[54]' driven by pin 'u_interconnect/awaddr_timer[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[55]' driven by pin 'u_interconnect/awaddr_timer[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[56]' driven by pin 'u_interconnect/awaddr_timer[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[57]' driven by pin 'u_interconnect/awaddr_timer[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[58]' driven by pin 'u_interconnect/awaddr_timer[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[59]' driven by pin 'u_interconnect/awaddr_timer[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[60]' driven by pin 'u_interconnect/awaddr_timer[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[61]' driven by pin 'u_interconnect/awaddr_timer[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[62]' driven by pin 'u_interconnect/awaddr_timer[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[63]' driven by pin 'u_interconnect/awaddr_timer[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/mem_except' driven by pin 'ecnurvcore/core_ex/mem_except_o' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[0]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[1]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[2]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[3]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[3]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[4]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[4]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[5]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[5]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[6]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[6]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[7]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[7]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[8]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[8]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[9]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[9]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[10]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[10]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[11]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[11]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[12]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[12]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[13]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[13]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[14]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[14]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[15]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[15]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[16]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[16]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[17]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[17]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[18]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[18]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[19]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[19]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[20]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[20]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[21]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[21]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[22]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[22]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[23]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[23]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[24]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[24]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[25]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[25]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[26]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[26]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[27]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[27]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[28]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[28]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[29]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[29]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[30]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[30]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[31]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[31]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/prediction_result_t' driven by pin 'ecnurvcore/core_ctrl/prediction_reg/data_out[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[0]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[1]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[2]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[3]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[3]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[4]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[4]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[5]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[5]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[6]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[6]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[7]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[7]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[8]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[8]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[9]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[9]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[10]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[10]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[11]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[11]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[12]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[12]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[13]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[13]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[14]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[14]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[15]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[15]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[16]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[16]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[17]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[17]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[18]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[18]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[19]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[19]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[20]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[20]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[21]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[21]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[22]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[22]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[23]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[23]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[24]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[24]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[25]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[25]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[26]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[26]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[27]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[27]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[28]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[28]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[29]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[29]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[30]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[30]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[31]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[31]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[32]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[33]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[34]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[35]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[36]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[37]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[38]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[39]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[40]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[41]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[42]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[43]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[44]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[45]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[46]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[47]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[48]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[49]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[50]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[51]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[52]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[53]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[54]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[55]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[56]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[57]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[58]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[59]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[60]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[61]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[62]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[63]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_en_prediction' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/jmp_prediction_o' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', port 'io_master_bid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_bid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_bid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_bid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_bresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_bresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_rid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_rid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_rid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_rid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_rresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_rresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'instr_rd_en' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_stage', port 'hold_code[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_stage', port 'instr_mask_i' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_ex_stage', port 'hold_code[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_ex_stage', port 'hold_code[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mstatus[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mstatus[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[7]' is connected directly to output port 'awlen_axi[7]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[6]' is connected directly to output port 'awlen_axi[6]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[5]' is connected directly to output port 'awlen_axi[5]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[4]' is connected directly to output port 'awlen_axi[4]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[3]' is connected directly to output port 'awlen_axi[3]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[2]' is connected directly to output port 'awlen_axi[2]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[1]' is connected directly to output port 'awlen_axi[1]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[0]' is connected directly to output port 'awlen_axi[0]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awsize_mem[2]' is connected directly to output port 'awsize_axi[2]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awsize_mem[1]' is connected directly to output port 'awsize_axi[1]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awsize_mem[0]' is connected directly to output port 'awsize_axi[0]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awburst_mem[1]' is connected directly to output port 'awburst_axi[1]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awburst_mem[0]' is connected directly to output port 'awburst_axi[0]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[63]' is connected directly to output port 'araddr_if[63]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[62]' is connected directly to output port 'araddr_if[62]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[61]' is connected directly to output port 'araddr_if[61]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[60]' is connected directly to output port 'araddr_if[60]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[59]' is connected directly to output port 'araddr_if[59]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[58]' is connected directly to output port 'araddr_if[58]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[57]' is connected directly to output port 'araddr_if[57]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[56]' is connected directly to output port 'araddr_if[56]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[55]' is connected directly to output port 'araddr_if[55]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[54]' is connected directly to output port 'araddr_if[54]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[53]' is connected directly to output port 'araddr_if[53]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[52]' is connected directly to output port 'araddr_if[52]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[51]' is connected directly to output port 'araddr_if[51]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[50]' is connected directly to output port 'araddr_if[50]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[49]' is connected directly to output port 'araddr_if[49]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[48]' is connected directly to output port 'araddr_if[48]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[47]' is connected directly to output port 'araddr_if[47]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[46]' is connected directly to output port 'araddr_if[46]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[45]' is connected directly to output port 'araddr_if[45]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[44]' is connected directly to output port 'araddr_if[44]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[43]' is connected directly to output port 'araddr_if[43]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[42]' is connected directly to output port 'araddr_if[42]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[41]' is connected directly to output port 'araddr_if[41]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[40]' is connected directly to output port 'araddr_if[40]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[39]' is connected directly to output port 'araddr_if[39]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[38]' is connected directly to output port 'araddr_if[38]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[37]' is connected directly to output port 'araddr_if[37]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[36]' is connected directly to output port 'araddr_if[36]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[35]' is connected directly to output port 'araddr_if[35]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[34]' is connected directly to output port 'araddr_if[34]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[33]' is connected directly to output port 'araddr_if[33]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[32]' is connected directly to output port 'araddr_if[32]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[31]' is connected directly to output port 'araddr_if[31]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[30]' is connected directly to output port 'araddr_if[30]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[29]' is connected directly to output port 'araddr_if[29]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[28]' is connected directly to output port 'araddr_if[28]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[27]' is connected directly to output port 'araddr_if[27]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[26]' is connected directly to output port 'araddr_if[26]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[25]' is connected directly to output port 'araddr_if[25]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[24]' is connected directly to output port 'araddr_if[24]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[23]' is connected directly to output port 'araddr_if[23]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[22]' is connected directly to output port 'araddr_if[22]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[21]' is connected directly to output port 'araddr_if[21]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[20]' is connected directly to output port 'araddr_if[20]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[19]' is connected directly to output port 'araddr_if[19]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[18]' is connected directly to output port 'araddr_if[18]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[17]' is connected directly to output port 'araddr_if[17]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[16]' is connected directly to output port 'araddr_if[16]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[15]' is connected directly to output port 'araddr_if[15]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[14]' is connected directly to output port 'araddr_if[14]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[13]' is connected directly to output port 'araddr_if[13]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[12]' is connected directly to output port 'araddr_if[12]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[11]' is connected directly to output port 'araddr_if[11]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[10]' is connected directly to output port 'araddr_if[10]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[9]' is connected directly to output port 'araddr_if[9]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[8]' is connected directly to output port 'araddr_if[8]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[7]' is connected directly to output port 'araddr_if[7]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[6]' is connected directly to output port 'araddr_if[6]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[5]' is connected directly to output port 'araddr_if[5]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[4]' is connected directly to output port 'araddr_if[4]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[3]' is connected directly to output port 'araddr_if[3]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[2]' is connected directly to output port 'araddr_if[2]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[1]' is connected directly to output port 'araddr_if[1]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[0]' is connected directly to output port 'araddr_if[0]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[63]' is connected directly to output port 'awaddr_mem[63]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[62]' is connected directly to output port 'awaddr_mem[62]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[61]' is connected directly to output port 'awaddr_mem[61]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[60]' is connected directly to output port 'awaddr_mem[60]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[59]' is connected directly to output port 'awaddr_mem[59]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[58]' is connected directly to output port 'awaddr_mem[58]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[57]' is connected directly to output port 'awaddr_mem[57]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[56]' is connected directly to output port 'awaddr_mem[56]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[55]' is connected directly to output port 'awaddr_mem[55]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[54]' is connected directly to output port 'awaddr_mem[54]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[53]' is connected directly to output port 'awaddr_mem[53]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[52]' is connected directly to output port 'awaddr_mem[52]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[51]' is connected directly to output port 'awaddr_mem[51]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[50]' is connected directly to output port 'awaddr_mem[50]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[49]' is connected directly to output port 'awaddr_mem[49]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[48]' is connected directly to output port 'awaddr_mem[48]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[47]' is connected directly to output port 'awaddr_mem[47]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[46]' is connected directly to output port 'awaddr_mem[46]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[45]' is connected directly to output port 'awaddr_mem[45]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[44]' is connected directly to output port 'awaddr_mem[44]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[43]' is connected directly to output port 'awaddr_mem[43]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[42]' is connected directly to output port 'awaddr_mem[42]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[41]' is connected directly to output port 'awaddr_mem[41]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[40]' is connected directly to output port 'awaddr_mem[40]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[39]' is connected directly to output port 'awaddr_mem[39]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[38]' is connected directly to output port 'awaddr_mem[38]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[37]' is connected directly to output port 'awaddr_mem[37]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[36]' is connected directly to output port 'awaddr_mem[36]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[35]' is connected directly to output port 'awaddr_mem[35]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[34]' is connected directly to output port 'awaddr_mem[34]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[33]' is connected directly to output port 'awaddr_mem[33]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[32]' is connected directly to output port 'awaddr_mem[32]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[31]' is connected directly to output port 'awaddr_mem[31]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[30]' is connected directly to output port 'awaddr_mem[30]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[29]' is connected directly to output port 'awaddr_mem[29]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[28]' is connected directly to output port 'awaddr_mem[28]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[27]' is connected directly to output port 'awaddr_mem[27]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[26]' is connected directly to output port 'awaddr_mem[26]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[25]' is connected directly to output port 'awaddr_mem[25]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[24]' is connected directly to output port 'awaddr_mem[24]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[23]' is connected directly to output port 'awaddr_mem[23]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[22]' is connected directly to output port 'awaddr_mem[22]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[21]' is connected directly to output port 'awaddr_mem[21]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[20]' is connected directly to output port 'awaddr_mem[20]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[19]' is connected directly to output port 'awaddr_mem[19]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[18]' is connected directly to output port 'awaddr_mem[18]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[17]' is connected directly to output port 'awaddr_mem[17]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[16]' is connected directly to output port 'awaddr_mem[16]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[15]' is connected directly to output port 'awaddr_mem[15]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[14]' is connected directly to output port 'awaddr_mem[14]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[13]' is connected directly to output port 'awaddr_mem[13]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[12]' is connected directly to output port 'awaddr_mem[12]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[11]' is connected directly to output port 'awaddr_mem[11]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[10]' is connected directly to output port 'awaddr_mem[10]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[9]' is connected directly to output port 'awaddr_mem[9]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[8]' is connected directly to output port 'awaddr_mem[8]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[7]' is connected directly to output port 'awaddr_mem[7]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[6]' is connected directly to output port 'awaddr_mem[6]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[5]' is connected directly to output port 'awaddr_mem[5]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[4]' is connected directly to output port 'awaddr_mem[4]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[3]' is connected directly to output port 'awaddr_mem[3]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[2]' is connected directly to output port 'awaddr_mem[2]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[1]' is connected directly to output port 'awaddr_mem[1]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[0]' is connected directly to output port 'awaddr_mem[0]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[63]' is connected directly to output port 'araddr_mem[63]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[62]' is connected directly to output port 'araddr_mem[62]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[61]' is connected directly to output port 'araddr_mem[61]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[60]' is connected directly to output port 'araddr_mem[60]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[59]' is connected directly to output port 'araddr_mem[59]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[58]' is connected directly to output port 'araddr_mem[58]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[57]' is connected directly to output port 'araddr_mem[57]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[56]' is connected directly to output port 'araddr_mem[56]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[55]' is connected directly to output port 'araddr_mem[55]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[54]' is connected directly to output port 'araddr_mem[54]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[53]' is connected directly to output port 'araddr_mem[53]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[52]' is connected directly to output port 'araddr_mem[52]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[51]' is connected directly to output port 'araddr_mem[51]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[50]' is connected directly to output port 'araddr_mem[50]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[49]' is connected directly to output port 'araddr_mem[49]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[48]' is connected directly to output port 'araddr_mem[48]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[47]' is connected directly to output port 'araddr_mem[47]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[46]' is connected directly to output port 'araddr_mem[46]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[45]' is connected directly to output port 'araddr_mem[45]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[44]' is connected directly to output port 'araddr_mem[44]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[43]' is connected directly to output port 'araddr_mem[43]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[42]' is connected directly to output port 'araddr_mem[42]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[41]' is connected directly to output port 'araddr_mem[41]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[40]' is connected directly to output port 'araddr_mem[40]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[39]' is connected directly to output port 'araddr_mem[39]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[38]' is connected directly to output port 'araddr_mem[38]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[37]' is connected directly to output port 'araddr_mem[37]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[36]' is connected directly to output port 'araddr_mem[36]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[35]' is connected directly to output port 'araddr_mem[35]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[34]' is connected directly to output port 'araddr_mem[34]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[33]' is connected directly to output port 'araddr_mem[33]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[32]' is connected directly to output port 'araddr_mem[32]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[31]' is connected directly to output port 'araddr_mem[31]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[30]' is connected directly to output port 'araddr_mem[30]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[29]' is connected directly to output port 'araddr_mem[29]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[28]' is connected directly to output port 'araddr_mem[28]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[27]' is connected directly to output port 'araddr_mem[27]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[26]' is connected directly to output port 'araddr_mem[26]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[25]' is connected directly to output port 'araddr_mem[25]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[24]' is connected directly to output port 'araddr_mem[24]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[23]' is connected directly to output port 'araddr_mem[23]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[22]' is connected directly to output port 'araddr_mem[22]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[21]' is connected directly to output port 'araddr_mem[21]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[20]' is connected directly to output port 'araddr_mem[20]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[19]' is connected directly to output port 'araddr_mem[19]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[18]' is connected directly to output port 'araddr_mem[18]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[17]' is connected directly to output port 'araddr_mem[17]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[16]' is connected directly to output port 'araddr_mem[16]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[15]' is connected directly to output port 'araddr_mem[15]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[14]' is connected directly to output port 'araddr_mem[14]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[13]' is connected directly to output port 'araddr_mem[13]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[12]' is connected directly to output port 'araddr_mem[12]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[11]' is connected directly to output port 'araddr_mem[11]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[10]' is connected directly to output port 'araddr_mem[10]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[9]' is connected directly to output port 'araddr_mem[9]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[8]' is connected directly to output port 'araddr_mem[8]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[7]' is connected directly to output port 'araddr_mem[7]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[6]' is connected directly to output port 'araddr_mem[6]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[5]' is connected directly to output port 'araddr_mem[5]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[4]' is connected directly to output port 'araddr_mem[4]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[3]' is connected directly to output port 'araddr_mem[3]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[2]' is connected directly to output port 'araddr_mem[2]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[1]' is connected directly to output port 'araddr_mem[1]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[0]' is connected directly to output port 'araddr_mem[0]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'size_mem_wr[2]' is connected directly to output port 'awsize_mem[2]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'size_mem_wr[1]' is connected directly to output port 'awsize_mem[1]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'size_mem_wr[0]' is connected directly to output port 'awsize_mem[0]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'size_mem_rd[2]' is connected directly to output port 'arsize_mem[2]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'size_mem_rd[1]' is connected directly to output port 'arsize_mem[1]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'size_mem_rd[0]' is connected directly to output port 'arsize_mem[0]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[6]' is connected directly to output port 'operation_code[6]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[5]' is connected directly to output port 'operation_code[5]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[4]' is connected directly to output port 'operation_code[4]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[3]' is connected directly to output port 'operation_code[3]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[2]' is connected directly to output port 'operation_code[2]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[1]' is connected directly to output port 'operation_code[1]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[0]' is connected directly to output port 'operation_code[0]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[11]' is connected directly to output port 'csr_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[10]' is connected directly to output port 'csr_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[9]' is connected directly to output port 'csr_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[8]' is connected directly to output port 'csr_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[7]' is connected directly to output port 'csr_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[6]' is connected directly to output port 'csr_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[5]' is connected directly to output port 'csr_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[4]' is connected directly to output port 'csr_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[3]' is connected directly to output port 'csr_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[2]' is connected directly to output port 'csr_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[1]' is connected directly to output port 'csr_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[0]' is connected directly to output port 'csr_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arburst_if[1]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arsize_if[0]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arsize_if[2]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arlen_if[0]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arlen_if[1]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arlen_if[2]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arlen_if[3]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arlen_if[4]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arlen_if[5]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arlen_if[6]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arlen_if[7]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arid_if[0]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arid_if[1]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to output port 'arid_if[2]'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arsize_if[1]' is connected directly to output port 'rready_if'. (LINT-31)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arsize_if[1]' is connected directly to output port 'arburst_if[0]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'arburst_mem[0]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'arburst_mem[1]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'arlen_mem[0]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'arlen_mem[1]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'arlen_mem[2]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'arlen_mem[3]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'arlen_mem[4]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'arlen_mem[5]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'arlen_mem[6]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'arlen_mem[7]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'awburst_mem[0]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'awburst_mem[1]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'awlen_mem[0]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'awlen_mem[1]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'awlen_mem[2]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'awlen_mem[3]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'awlen_mem[4]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'awlen_mem[5]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'awlen_mem[6]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'awlen_mem[7]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'arid_mem[1]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'arid_mem[2]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'arid_mem[3]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'awid_mem[1]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to output port 'awid_mem[2]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[0]' is connected directly to output port 'bready_mem'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[0]' is connected directly to output port 'arid_mem[0]'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'wvalid_mem' is connected directly to output port 'wlast_mem'. (LINT-31)
Warning: In design 'ysyx_210295_if_stage', output port 'fetch_except_o' is connected directly to output port 'except_cause_o[0]'. (LINT-31)
Warning: In design 'ysyx_210295_if_stage', output port 'except_cause_o[3]' is connected directly to output port 'except_cause_o[1]'. (LINT-31)
Warning: In design 'ysyx_210295_if_stage', output port 'except_cause_o[3]' is connected directly to output port 'except_cause_o[2]'. (LINT-31)
Warning: In design 'ysyx_210295_ctrl', output port 'hold_code_o[1]' is connected directly to output port 'hold_code_o[0]'. (LINT-31)
Warning: In design 'ysyx_210295_ex', output port 'strb_mem_wr[0]' is connected directly to output port 'mem_wr_en'. (LINT-31)
Warning: In design 'ysyx_210295_ex', output port 'size_mem_wr[2]' is connected directly to output port 'size_mem_rd[2]'. (LINT-31)
Warning: In design 'ysyx_210295_ex', output port 'size_mem_wr[2]' is connected directly to output port 'except_cause[3]'. (LINT-31)
Warning: In design 'ysyx_210295_core', a pin on submodule 'core_clint' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'except_src_ex' is connected to logic 0. 
Warning: In design 'ysyx_210295_core', a pin on submodule 'diff_except_async_r1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_mem_axi_interface', a pin on submodule 'diff_wr_en_ok' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_en' is connected to logic 1. 
Warning: In design 'ysyx_210295_mem_axi_interface', a pin on submodule 'diff_wr_en_ok' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'diff_ex_we_ok_r' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_en' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'diff_ex_we_ok_r' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_en' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ctrl', a pin on submodule 'diff_irq_jmp_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ctrl', a pin on submodule 'prediction_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ctrl', a pin on submodule 'ctrl_prediction' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hold_code[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ctrl', a pin on submodule 'ctrl_prediction' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hold_code[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_addr_rd' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_addr_rd' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_addr_rd' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_addr_rd' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_addr_rd' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_wr_en' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_store_code' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 1. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_store_code' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 1. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_store_code' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 1. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_load_code' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 1. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_load_code' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 1. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_load_code' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 1. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_add_sub' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_shift_l_a' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_word_intercept' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_addr_reg_wr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_addr_reg_wr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_addr_reg_wr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_addr_reg_wr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_addr_reg_wr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_reg_wr_en' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[31]' is connected to pins 'instr_i[31]', 'diff_instr_i[31]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[30]' is connected to pins 'instr_i[30]', 'diff_instr_i[30]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[29]' is connected to pins 'instr_i[29]', 'diff_instr_i[29]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[28]' is connected to pins 'instr_i[28]', 'diff_instr_i[28]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[27]' is connected to pins 'instr_i[27]', 'diff_instr_i[27]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[26]' is connected to pins 'instr_i[26]', 'diff_instr_i[26]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[25]' is connected to pins 'instr_i[25]', 'diff_instr_i[25]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[24]' is connected to pins 'instr_i[24]', 'diff_instr_i[24]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[23]' is connected to pins 'instr_i[23]', 'diff_instr_i[23]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[22]' is connected to pins 'instr_i[22]', 'diff_instr_i[22]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[21]' is connected to pins 'instr_i[21]', 'diff_instr_i[21]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[20]' is connected to pins 'instr_i[20]', 'diff_instr_i[20]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[19]' is connected to pins 'instr_i[19]', 'diff_instr_i[19]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[18]' is connected to pins 'instr_i[18]', 'diff_instr_i[18]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[17]' is connected to pins 'instr_i[17]', 'diff_instr_i[17]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[16]' is connected to pins 'instr_i[16]', 'diff_instr_i[16]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[15]' is connected to pins 'instr_i[15]', 'diff_instr_i[15]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[14]' is connected to pins 'instr_i[14]', 'diff_instr_i[14]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[13]' is connected to pins 'instr_i[13]', 'diff_instr_i[13]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[12]' is connected to pins 'instr_i[12]', 'diff_instr_i[12]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[11]' is connected to pins 'instr_i[11]', 'diff_instr_i[11]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[10]' is connected to pins 'instr_i[10]', 'diff_instr_i[10]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[9]' is connected to pins 'instr_i[9]', 'diff_instr_i[9]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[8]' is connected to pins 'instr_i[8]', 'diff_instr_i[8]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[7]' is connected to pins 'instr_i[7]', 'diff_instr_i[7]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[6]' is connected to pins 'instr_i[6]', 'diff_instr_i[6]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[5]' is connected to pins 'instr_i[5]', 'diff_instr_i[5]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[4]' is connected to pins 'instr_i[4]', 'diff_instr_i[4]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[3]' is connected to pins 'instr_i[3]', 'diff_instr_i[3]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[2]' is connected to pins 'instr_i[2]', 'diff_instr_i[2]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[1]' is connected to pins 'instr_i[1]', 'diff_instr_i[1]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[0]' is connected to pins 'instr_i[0]', 'diff_instr_i[0]''.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mstatus'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_misa'. (LINT-33)
   Net '*Logic1*' is connected to pins 'data_r_ini[63]', 'data_r_ini[8]''.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_misa'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[62]', 'data_r_ini[61]'', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mie'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mtvec'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mtvec'. (LINT-33)
   Net '*Logic1*' is connected to pins 'data_r_ini[29]', 'data_r_ini[28]''.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mscratch'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mepc'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mcause'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mtval'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mip'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mcycle'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mhartid'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_ctrl', the same net is connected to more than one pin on submodule 'ctrl_prediction'. (LINT-33)
   Net '*Logic0*' is connected to pins 'hold_code[1]', 'hold_code[0]''.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'diff_instr'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[31]', 'data_r_ini[30]'', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_data_rs1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_data_rs2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_addr_rd'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[4]', 'data_r_ini[3]'', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_store_code'. (LINT-33)
   Net '*Logic1*' is connected to pins 'data_r_ini[2]', 'data_r_ini[1]'', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_load_code'. (LINT-33)
   Net '*Logic1*' is connected to pins 'data_r_ini[2]', 'data_r_ini[1]'', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_alu_opcode'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[2]', 'data_r_ini[1]'', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_alu_num1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_alu_num2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_csr_instr'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[2]', 'data_r_ini[1]'', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_csr_data'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_opcode'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[6]', 'data_r_ini[5]'', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_ex_mem', the same net is connected to more than one pin on submodule 'diff_ex_instr_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[31]', 'data_r_ini[30]'', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_ex_mem', the same net is connected to more than one pin on submodule 'dff_addr_reg_wr'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[4]', 'data_r_ini[3]'', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_ex_mem', the same net is connected to more than one pin on submodule 'dff_data_alu'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arid_if[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arlen_if[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arlen_if[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arlen_if[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arlen_if[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arlen_if[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arlen_if[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arlen_if[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arlen_if[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arsize_if[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arsize_if[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arsize_if[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arburst_if[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'arburst_if[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210295_if_axi_interface', output port 'rready_if' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awid_mem[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awlen_mem[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awlen_mem[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awlen_mem[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awlen_mem[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awlen_mem[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awlen_mem[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awlen_mem[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awlen_mem[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awburst_mem[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'awburst_mem[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'bready_mem' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arid_mem[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arid_mem[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arid_mem[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arid_mem[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arlen_mem[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arlen_mem[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arlen_mem[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arlen_mem[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arlen_mem[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arlen_mem[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arlen_mem[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arlen_mem[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arburst_mem[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'arburst_mem[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_stage', output port 'except_cause_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_stage', output port 'except_cause_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_stage', output port 'except_cause_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_ctrl', output port 'hold_code_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_ctrl', output port 'hold_code_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_ex', output port 'size_mem_wr[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_ex', output port 'size_mem_rd[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_ex', output port 'except_cause[3]' is connected directly to 'logic 0'. (LINT-52)
1
