

================================================================
== Vivado HLS Report for 'run'
================================================================
* Date:           Thu Feb 22 01:24:19 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        minst
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|    12.646|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  78763|    2|  78763|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-------+-------+-------+-------+---------+
        |                              |                   |    Latency    |    Interval   | Pipeline|
        |           Instance           |       Module      |  min  |  max  |  min  |  max  |   Type  |
        +------------------------------+-------------------+-------+-------+-------+-------+---------+
        |grp_Conv2_layer_fu_382        |Conv2_layer        |  12220|  12220|  12220|  12220|   none  |
        |grp_Conv1_layer_fu_542        |Conv1_layer        |  22558|  22558|  22558|  22558|   none  |
        |grp_FC2_layer_fu_550          |FC2_layer          |   3582|   3582|   3582|   3582|   none  |
        |grp_MaxPooling1_layer_fu_563  |MaxPooling1_layer  |   6127|   6127|   6127|   6127|   none  |
        |grp_MaxPooling2_layer_fu_571  |MaxPooling2_layer  |   1171|   1171|   1171|   1171|   none  |
        |grp_Init_fu_579               |Init               |   4700|   4700|   4700|   4700|   none  |
        |grp_Flatten_layer_fu_601      |Flatten_layer      |     42|     42|     42|     42|   none  |
        +------------------------------+-------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- FC1_layer_label2   |  28350|  28350|       567|          -|          -|    50|    no    |
        | + FC1_layer_label5  |    560|    560|         7|          -|          -|    80|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    187|
|FIFO             |        -|      -|       -|      -|
|Instance         |        1|     30|   11256|   8864|
|Memory           |       25|      -|      64|      5|
|Multiplexer      |        -|      -|       -|    139|
|Register         |        -|      -|     327|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       26|     30|   11647|   9195|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        9|     13|      10|     17|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+------+------+
    |           Instance           |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------+----------------------+---------+-------+------+------+
    |grp_Conv1_layer_fu_542        |Conv1_layer           |        0|     10|  2157|  2409|
    |grp_Conv2_layer_fu_382        |Conv2_layer           |        0|     10|  7289|  2954|
    |grp_FC2_layer_fu_550          |FC2_layer             |        1|      5|   704|  1109|
    |grp_Flatten_layer_fu_601      |Flatten_layer         |        0|      0|    59|   270|
    |grp_Init_fu_579               |Init                  |        0|      0|   245|   315|
    |grp_MaxPooling1_layer_fu_563  |MaxPooling1_layer     |        0|      0|   202|   457|
    |grp_MaxPooling2_layer_fu_571  |MaxPooling2_layer     |        0|      0|   179|   387|
    |run_fadd_32ns_32nbkb_U143     |run_fadd_32ns_32nbkb  |        0|      2|   227|   404|
    |run_fcmp_32ns_32ndEe_U145     |run_fcmp_32ns_32ndEe  |        0|      0|    66|   239|
    |run_fmul_32ns_32ncud_U144     |run_fmul_32ns_32ncud  |        0|      3|   128|   320|
    +------------------------------+----------------------+---------+-------+------+------+
    |Total                         |                      |        1|     30| 11256|  8864|
    +------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+--------------------+---------+----+----+------+-----+------+-------------+
    |      Memory      |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------+---------+----+----+------+-----+------+-------------+
    |conv1_input_U     |run_conv1_input     |        2|   0|   0|   784|   32|     1|        25088|
    |conv1_output_U    |run_conv1_output    |        4|   0|   0|  1728|   32|     1|        55296|
    |conv2_output_U    |run_conv2_output    |        1|   0|   0|   320|   32|     1|        10240|
    |data_U            |run_data            |        2|   0|   0|   784|   32|     1|        25088|
    |fc1_bias_U        |run_fc1_bias        |        1|   0|   0|    50|   32|     1|         1600|
    |fc1_output_U      |run_fc1_output      |        1|   0|   0|    50|   32|     1|         1600|
    |fc1_wei_U         |run_fc1_wei         |        8|   0|   0|  4000|   32|     1|       128000|
    |fc2_output_U      |run_fc2_output      |        0|  64|   5|    10|   32|     1|          320|
    |flatten_output_U  |run_flatten_output  |        2|   0|   0|    80|   32|     1|         2560|
    |pool1_output_U    |run_pool1_output    |        2|   0|   0|   432|   32|     1|        13824|
    |pool2_output_U    |run_pool2_output    |        2|   0|   0|    80|   32|     1|         2560|
    +------------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total             |                    |       25|  64|   5|  8318|  352|    11|       266176|
    +------------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_725_p2                       |     +    |      0|  0|   6|           6|           1|
    |k_fu_746_p2                       |     +    |      0|  0|   7|           7|           1|
    |next_mul_fu_757_p2                |     +    |      0|  0|  12|          12|           6|
    |tmp_1_fu_644_p2                   |     +    |      0|  0|  32|           1|          32|
    |tmp_5_fu_701_p2                   |     +    |      0|  0|  32|          32|           1|
    |tmp_8_fu_684_p2                   |     +    |      0|  0|  11|          11|          11|
    |tmp_s_fu_763_p2                   |     +    |      0|  0|  12|          12|          12|
    |tmp_7_fu_678_p2                   |     -    |      0|  0|  11|          11|          11|
    |ap_block_state27_on_subcall_done  |    and   |      0|  0|   1|           1|           1|
    |ap_condition_189                  |    and   |      0|  0|   1|           1|           1|
    |exitcond1_i_fu_719_p2             |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_i_fu_740_p2              |   icmp   |      0|  0|   3|           7|           7|
    |tmp_4_fu_695_p2                   |   icmp   |      0|  0|  12|          32|           5|
    |tmp_fu_634_p2                     |   icmp   |      0|  0|  12|          32|           5|
    |tmp_43_i_fu_773_p3                |  select  |      0|  0|  32|           1|          32|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 187|         172|         131|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  10|         28|    1|         28|
    |column_new_reg_338       |   3|          2|   32|         64|
    |conv1_input_address0     |   3|          3|   10|         30|
    |conv1_input_ce0          |   3|          3|    1|          3|
    |conv1_input_ce1          |   3|          2|    1|          2|
    |conv1_input_we0          |   3|          2|    1|          2|
    |conv1_output_address0    |   3|          4|   11|         44|
    |conv1_output_ce0         |   3|          4|    1|          4|
    |conv1_output_d0          |   3|          3|   32|         96|
    |conv1_output_we0         |   3|          3|    1|          3|
    |conv2_output_address0    |   3|          4|    9|         36|
    |conv2_output_ce0         |   3|          4|    1|          4|
    |conv2_output_d0          |   3|          3|   32|         96|
    |conv2_output_we0         |   3|          3|    1|          3|
    |data_address0            |   3|          3|   10|         30|
    |data_ce0                 |   3|          3|    1|          3|
    |fc1_output_address0      |   3|          4|    6|         24|
    |fc1_output_ce0           |   3|          4|    1|          4|
    |fc1_output_d0            |   3|          4|   32|        128|
    |fc1_output_we0           |   3|          3|    1|          3|
    |fc2_output_address0      |   3|          3|    4|         12|
    |fc2_output_ce0           |   3|          3|    1|          3|
    |fc2_output_d0            |   3|          3|   32|         96|
    |fc2_output_we0           |   3|          3|    1|          3|
    |flatten_output_address0  |   3|          4|    7|         28|
    |flatten_output_ce0       |   3|          4|    1|          4|
    |flatten_output_ce1       |   3|          2|    1|          2|
    |flatten_output_d0        |   3|          3|   32|         96|
    |flatten_output_we0       |   3|          3|    1|          3|
    |flatten_output_we1       |   3|          2|    1|          2|
    |grp_fu_609_p1            |   3|          3|   32|         96|
    |i_i_reg_349              |   3|          2|    6|         12|
    |k_i_reg_360              |   3|          2|    7|         14|
    |phi_mul_reg_371          |   3|          2|   12|         24|
    |pool1_output_address0    |   3|          4|    9|         36|
    |pool1_output_ce0         |   3|          4|    1|          4|
    |pool1_output_ce1         |   3|          2|    1|          2|
    |pool1_output_d0          |   3|          3|   32|         96|
    |pool1_output_we0         |   3|          3|    1|          3|
    |pool2_output_address0    |   3|          4|    7|         28|
    |pool2_output_ce0         |   3|          4|    1|          4|
    |pool2_output_ce1         |   3|          2|    1|          2|
    |pool2_output_d0          |   3|          3|   32|         96|
    |pool2_output_we0         |   3|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 139|        160|  409|       1276|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  27|   0|   27|          0|
    |column                                     |  32|   0|   32|          0|
    |column_new_reg_338                         |  32|   0|   32|          0|
    |fc1_output_addr_reg_811                    |   6|   0|    6|          0|
    |fc1_wei_load_reg_849                       |  32|   0|   32|          0|
    |flatten_output_load_reg_844                |  32|   0|   32|          0|
    |grp_Conv1_layer_fu_542_ap_start_reg        |   1|   0|    1|          0|
    |grp_Conv2_layer_fu_382_ap_start_reg        |   1|   0|    1|          0|
    |grp_FC2_layer_fu_550_ap_start_reg          |   1|   0|    1|          0|
    |grp_Flatten_layer_fu_601_ap_start_reg      |   1|   0|    1|          0|
    |grp_Init_fu_579_ap_start_reg               |   1|   0|    1|          0|
    |grp_MaxPooling1_layer_fu_563_ap_start_reg  |   1|   0|    1|          0|
    |grp_MaxPooling2_layer_fu_571_ap_start_reg  |   1|   0|    1|          0|
    |i_i_reg_349                                |   6|   0|    6|          0|
    |i_reg_796                                  |   6|   0|    6|          0|
    |k_i_reg_360                                |   7|   0|    7|          0|
    |k_reg_819                                  |   7|   0|    7|          0|
    |next_mul_reg_824                           |  12|   0|   12|          0|
    |phi_mul_reg_371                            |  12|   0|   12|          0|
    |row                                        |  32|   0|   32|          0|
    |tmp_45_i_reg_854                           |  32|   0|   32|          0|
    |tmp_i_3_reg_864                            |  32|   0|   32|          0|
    |tmp_i_cast_reg_806                         |   6|   0|   12|          6|
    |tmp_i_reg_801                              |   6|   0|   64|         58|
    |tmp_reg_781                                |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 327|   0|  391|         64|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      run     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      run     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      run     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      run     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      run     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      run     | return value |
|data_in         |  in |   32|   ap_none  |    data_in   |    pointer   |
|predict         | out |   32|   ap_vld   |    predict   |    pointer   |
|predict_ap_vld  | out |    1|   ap_vld   |    predict   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

