diff --git a/board/engicam/mx6_icore/mx6_icore.c b/board/engicam/mx6_icore/mx6_icore.c
index eb6664f..e126c11 100644
--- a/board/engicam/mx6_icore/mx6_icore.c
+++ b/board/engicam/mx6_icore/mx6_icore.c
@@ -965,7 +965,15 @@ void board_recovery_setup(void)
 
 int checkboard(void)
 {
-	printf("Board: MX6Q/SDL-i.Core M6\n");
+#if defined CONFIG_MX6Q
+	printf("Board: i.Core M6Q\n");
+#elif defined CONFIG_MX6D
+	printf("Board: i.Core M6D\n");
+#elif defined CONFIG_MX6DL
+	printf("Board: i.Core M6DL\n");
+#elif defined CONFIG_MX6SOLO
+	printf("Board: i.Core M6S\n");
+#endif
 	return 0;
 }
 
diff --git a/board/engicam/mx6_icore_rqs/Makefile b/board/engicam/mx6_icore_rqs/Makefile
index 5b040d4..de1d936 100644
--- a/board/engicam/mx6_icore_rqs/Makefile
+++ b/board/engicam/mx6_icore_rqs/Makefile
@@ -1,5 +1,7 @@
 #
-# (C) Copyright 2011 Freescale Semiconductor, Inc.
+# Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
+#
+# (C) Copyright 2011-2013 Freescale Semiconductor, Inc.
 #
 # This program is free software; you can redistribute it and/or
 # modify it under the terms of the GNU General Public License as
@@ -19,23 +21,20 @@
 
 include $(TOPDIR)/config.mk
 
-LIB	= $(obj)lib$(BOARD).a
+LIB    = $(obj)lib$(BOARD).o
 
-COBJS	:= $(BOARD).o
-SOBJS	:= lowlevel_init.o flash_header.o
+COBJS  := mx6_icore_rqs.o
 
-SRCS	:= $(SOBJS:.o=.S) $(COBJS:.o=.c)
-OBJS	:= $(addprefix $(obj),$(COBJS))
-SOBJS	:= $(addprefix $(obj),$(SOBJS))
+SRCS   := $(COBJS:.o=.c)
+OBJS   := $(addprefix $(obj),$(COBJS))
 
-$(LIB):	$(obj).depend $(OBJS) $(SOBJS)
-	$(AR) $(ARFLAGS) $@ $(OBJS) $(SOBJS)
+all:	$(LIB) plugin.bin
 
-clean:
-	rm -f $(SOBJS) $(OBJS)
+$(LIB):        $(obj).depend $(OBJS)
+	$(call cmd_link_o_target, $(OBJS))
 
-distclean:	clean
-	rm -f $(LIB) core *.bak .depend
+plugin.bin: plugin.o
+	$(OBJCOPY) -O binary --gap-fill 0xff $< $@
 
 #########################################################################
 
diff --git a/board/engicam/mx6_icore_rqs/config.mk b/board/engicam/mx6_icore_rqs/config.mk
deleted file mode 100644
index a0ce2a1..0000000
--- a/board/engicam/mx6_icore_rqs/config.mk
+++ /dev/null
@@ -1,7 +0,0 @@
-LDSCRIPT := $(SRCTREE)/board/$(VENDOR)/$(BOARD)/u-boot.lds
-
-sinclude $(OBJTREE)/board/$(VENDOR)/$(BOARD)/config.tmp
-
-ifndef TEXT_BASE
-	TEXT_BASE = 0x27800000
-endif
diff --git a/board/engicam/mx6_icore_rqs/flash_header.S b/board/engicam/mx6_icore_rqs/flash_header.S
deleted file mode 100644
index f3e1dc3..0000000
--- a/board/engicam/mx6_icore_rqs/flash_header.S
+++ /dev/null
@@ -1,450 +0,0 @@
-/*
- * Copyright (C) 2011-2012 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
-
-#include <config.h>
-#include <asm/arch/mx6.h>
-
-#ifdef	CONFIG_FLASH_HEADER
-#ifndef CONFIG_FLASH_HEADER_OFFSET
-# error "Must define the offset of flash header"
-#endif
-
-#define CPU_2_BE_32(l) \
-       ((((l) & 0x000000FF) << 24) | \
-	(((l) & 0x0000FF00) << 8)  | \
-	(((l) & 0x00FF0000) >> 8)  | \
-	(((l) & 0xFF000000) >> 24))
-
-#define MXC_DCD_ITEM(i, addr, val)   \
-dcd_node_##i:                        \
-        .word CPU_2_BE_32(addr) ;     \
-        .word CPU_2_BE_32(val)  ;     \
-
-.section ".text.flasheader", "x"
-	b	_start
-	.org	CONFIG_FLASH_HEADER_OFFSET
-
-ivt_header:       .word 0x402000D1 /* Tag=0xD1, Len=0x0020, Ver=0x40 */
-app_code_jump_v:  .word _start
-reserv1:          .word 0x0
-dcd_ptr:          .word dcd_hdr
-boot_data_ptr:	  .word boot_data
-self_ptr:         .word ivt_header
-app_code_csf:     .word 0x0
-reserv2:          .word 0x0
-
-boot_data:        .word TEXT_BASE
-image_len:        .word _end_of_copy  - TEXT_BASE + CONFIG_FLASH_HEADER_OFFSET
-plugin:           .word 0x0
-
-
-#if defined CONFIG_ICORE_SOLO
-
-dcd_hdr:          .word 0x40C002D2 /* Tag=0xD2, Len=87*8 + 4 + 4, Ver=0x40 */
-write_dcd_cmd:    .word 0x04BC02CC /* Tag=0xCC, Len=87*8 + 4, Param=0x04 */
-
-/* DCD */
-/* DDR3 initialization based on the MX6Solo Auto Reference Design (ARD) */
-/* DDR IO TYPE */
-
-MXC_DCD_ITEM(1, IOMUXC_BASE_ADDR + 0x774, 0x000c0000)
-MXC_DCD_ITEM(2, IOMUXC_BASE_ADDR + 0x754, 0x00000000)
-/* CLOCK */
-MXC_DCD_ITEM(3, IOMUXC_BASE_ADDR + 0x4ac, 0x00000030)
-MXC_DCD_ITEM(4, IOMUXC_BASE_ADDR + 0x4b0, 0x00000030)
-/* ADDRESS */
-MXC_DCD_ITEM(5, IOMUXC_BASE_ADDR + 0x464, 0x00000030)
-MXC_DCD_ITEM(6, IOMUXC_BASE_ADDR + 0x490, 0x00000030)
-MXC_DCD_ITEM(7, IOMUXC_BASE_ADDR + 0x74c, 0x00000030)
-/* CONTROLE */
-MXC_DCD_ITEM(8, IOMUXC_BASE_ADDR + 0x494, 0x000c0030)
-MXC_DCD_ITEM(9, IOMUXC_BASE_ADDR + 0x4a4, 0x00003000)
-MXC_DCD_ITEM(10, IOMUXC_BASE_ADDR + 0x4a8, 0x00003000)
-MXC_DCD_ITEM(11, IOMUXC_BASE_ADDR + 0x4a0, 0x00000000)
-MXC_DCD_ITEM(12, IOMUXC_BASE_ADDR + 0x4b4, 0x00003030)
-MXC_DCD_ITEM(13, IOMUXC_BASE_ADDR + 0x4b8, 0x00003030)
-MXC_DCD_ITEM(14, IOMUXC_BASE_ADDR + 0x76c, 0x00000030)
-/* DATA STROBE */
-MXC_DCD_ITEM(15, IOMUXC_BASE_ADDR + 0x750, 0x00020000)
-MXC_DCD_ITEM(16, IOMUXC_BASE_ADDR + 0x4bc, 0x00000038)
-MXC_DCD_ITEM(17, IOMUXC_BASE_ADDR + 0x4c0, 0x00000038)
-MXC_DCD_ITEM(18, IOMUXC_BASE_ADDR + 0x4c4, 0x00000038)
-MXC_DCD_ITEM(19, IOMUXC_BASE_ADDR + 0x4c8, 0x00000038)
-MXC_DCD_ITEM(20, IOMUXC_BASE_ADDR + 0x4cc, 0x00000038)
-MXC_DCD_ITEM(21, IOMUXC_BASE_ADDR + 0x4d0, 0x00000038)
-MXC_DCD_ITEM(22, IOMUXC_BASE_ADDR + 0x4d4, 0x00000038)
-MXC_DCD_ITEM(23, IOMUXC_BASE_ADDR + 0x4d8, 0x00000038)
-/* DATA */
-MXC_DCD_ITEM(24, IOMUXC_BASE_ADDR + 0x760, 0x00020000)
-MXC_DCD_ITEM(25, IOMUXC_BASE_ADDR + 0x764, 0x00000030)
-MXC_DCD_ITEM(26, IOMUXC_BASE_ADDR + 0x770, 0x00000030)
-MXC_DCD_ITEM(27, IOMUXC_BASE_ADDR + 0x778, 0x00000030)
-MXC_DCD_ITEM(28, IOMUXC_BASE_ADDR + 0x77c, 0x00000030)
-MXC_DCD_ITEM(29, IOMUXC_BASE_ADDR + 0x780, 0x00000030)
-MXC_DCD_ITEM(30, IOMUXC_BASE_ADDR + 0x784, 0x00000030)
-MXC_DCD_ITEM(31, IOMUXC_BASE_ADDR + 0x78c, 0x00000030)
-MXC_DCD_ITEM(32, IOMUXC_BASE_ADDR + 0x748, 0x00000030)
-
-MXC_DCD_ITEM(33, IOMUXC_BASE_ADDR + 0x470, 0x00000030)
-MXC_DCD_ITEM(34, IOMUXC_BASE_ADDR + 0x474, 0x00000030)
-MXC_DCD_ITEM(35, IOMUXC_BASE_ADDR + 0x478, 0x00000030)
-MXC_DCD_ITEM(36, IOMUXC_BASE_ADDR + 0x47c, 0x00000030)
-MXC_DCD_ITEM(37, IOMUXC_BASE_ADDR + 0x480, 0x00000030)
-MXC_DCD_ITEM(38, IOMUXC_BASE_ADDR + 0x484, 0x00000030)
-MXC_DCD_ITEM(39, IOMUXC_BASE_ADDR + 0x488, 0x00000030)
-MXC_DCD_ITEM(40, IOMUXC_BASE_ADDR + 0x48c, 0x000C0030)
-
-/* ZQ */
-MXC_DCD_ITEM(41, MMDC_P0_BASE_ADDR + 0x800, 0xa1390003)
-MXC_DCD_ITEM(42, MMDC_P1_BASE_ADDR + 0x800, 0xa1390003)
-/* Write leveling */
-//MXC_DCD_ITEM(43, MMDC_P0_BASE_ADDR + 0x80c, 0x0040003c)
-//MXC_DCD_ITEM(44, MMDC_P0_BASE_ADDR + 0x810, 0x0032003e)
-MXC_DCD_ITEM(43, MMDC_P0_BASE_ADDR + 0x80c, 0x001F001F)
-MXC_DCD_ITEM(44, MMDC_P0_BASE_ADDR + 0x810, 0x001F001F)
-
-MXC_DCD_ITEM(45, MMDC_P0_BASE_ADDR + 0x83c, 0x41750170)
-MXC_DCD_ITEM(46, MMDC_P0_BASE_ADDR + 0x840, 0x01600163)
-MXC_DCD_ITEM(47, MMDC_P0_BASE_ADDR + 0x848, 0x3F434945)
-MXC_DCD_ITEM(48, MMDC_P0_BASE_ADDR + 0x850, 0x42402D32)
-/* Read data bit delay */
-MXC_DCD_ITEM(49, MMDC_P0_BASE_ADDR + 0x81c, 0x33333333)
-MXC_DCD_ITEM(50, MMDC_P0_BASE_ADDR + 0x820, 0x33333333)
-MXC_DCD_ITEM(51, MMDC_P0_BASE_ADDR + 0x824, 0x33333333)
-MXC_DCD_ITEM(52, MMDC_P0_BASE_ADDR + 0x828, 0x33333333)
-MXC_DCD_ITEM(53, MMDC_P1_BASE_ADDR + 0x81c, 0x33333333)
-MXC_DCD_ITEM(54, MMDC_P1_BASE_ADDR + 0x820, 0x33333333)
-MXC_DCD_ITEM(55, MMDC_P1_BASE_ADDR + 0x824, 0x33333333)
-MXC_DCD_ITEM(56, MMDC_P1_BASE_ADDR + 0x828, 0x33333333)
-
-/* Complete calibration by forced measurement */
-MXC_DCD_ITEM(57, MMDC_P0_BASE_ADDR + 0x8b8, 0x00000800)
-MXC_DCD_ITEM(58, MMDC_P1_BASE_ADDR + 0x8b8, 0x00000800)
-
-MXC_DCD_ITEM(59, MMDC_P0_BASE_ADDR + 0x004, 0x0002002d)
-MXC_DCD_ITEM(60, MMDC_P0_BASE_ADDR + 0x008, 0x00333030)
-MXC_DCD_ITEM(61, MMDC_P0_BASE_ADDR + 0x00c, 0x696d5323)
-MXC_DCD_ITEM(62, MMDC_P0_BASE_ADDR + 0x010, 0xb66e8c63)
-MXC_DCD_ITEM(63, MMDC_P0_BASE_ADDR + 0x014, 0x01ff00db)
-MXC_DCD_ITEM(64, MMDC_P0_BASE_ADDR + 0x018, 0x00001740)
-MXC_DCD_ITEM(65, MMDC_P0_BASE_ADDR + 0x01c, 0x00008000)
-MXC_DCD_ITEM(66, MMDC_P0_BASE_ADDR + 0x02c, 0x000026d2)
-MXC_DCD_ITEM(67, MMDC_P0_BASE_ADDR + 0x030, 0x006d0e21)
-MXC_DCD_ITEM(68, MMDC_P0_BASE_ADDR + 0x040, 0x00000027)
-//MP: era MXC_DCD_ITEM(69, MMDC_P0_BASE_ADDR + 0x000, 0x84190000)
-MXC_DCD_ITEM(69, MMDC_P0_BASE_ADDR + 0x000, 0x83190000)
-MXC_DCD_ITEM(70, MMDC_P0_BASE_ADDR + 0x01c, 0x04008032)
-MXC_DCD_ITEM(71, MMDC_P0_BASE_ADDR + 0x01c, 0x00008033)
-MXC_DCD_ITEM(72, MMDC_P0_BASE_ADDR + 0x01c, 0x00048031) //MR1
-MXC_DCD_ITEM(73, MMDC_P0_BASE_ADDR + 0x01c, 0x07208030)
-MXC_DCD_ITEM(74, MMDC_P0_BASE_ADDR + 0x01c, 0x04008040)
-MXC_DCD_ITEM(75, MMDC_P0_BASE_ADDR + 0x020, 0x00005800)
-MXC_DCD_ITEM(76, MMDC_P0_BASE_ADDR + 0x818, 0x00011117)
-MXC_DCD_ITEM(77, MMDC_P1_BASE_ADDR + 0x818, 0x00011117)
-MXC_DCD_ITEM(78, MMDC_P0_BASE_ADDR + 0x004, 0x0002556d)
-MXC_DCD_ITEM(79, MMDC_P1_BASE_ADDR + 0x004, 0x00011006)
-MXC_DCD_ITEM(80, MMDC_P0_BASE_ADDR + 0x01c, 0x00000000)
-
-MXC_DCD_ITEM(81, 0x020c4068, 0x00003F3F)
-MXC_DCD_ITEM(82, 0x020c406C, 0x0030FC00)
-MXC_DCD_ITEM(83, 0x020c4070, 0x000FC000)
-MXC_DCD_ITEM(84, 0x020c4074, 0x33300000)
-MXC_DCD_ITEM(85, 0x020c4078, 0xFF00F300)
-MXC_DCD_ITEM(86, 0x020c407C, 0x0F000003)
-MXC_DCD_ITEM(87, 0x020c4080, 0x000003CF)
-
-
-#elif defined CONFIG_ICORE_DUALLIGHT
-
-dcd_hdr:          .word 0x40E002D2 /* Tag=0xD2, Len=91*8 + 4 + 4, Ver=0x40 */
-write_dcd_cmd:    .word 0x04DC02CC /* Tag=0xCC, Len=91*8 + 4, Param=0x04 */
-
-/* DCD */
-/* DDR3 initialization based on the MX6Solo Auto Reference Design (ARD) */
-/* DDR IO TYPE */
-
-MXC_DCD_ITEM(1, IOMUXC_BASE_ADDR + 0x774, 0x000c0000)
-MXC_DCD_ITEM(2, IOMUXC_BASE_ADDR + 0x754, 0x00000000)
-/* CLOCK */
-MXC_DCD_ITEM(3, IOMUXC_BASE_ADDR + 0x4ac, 0x00000030)
-MXC_DCD_ITEM(4, IOMUXC_BASE_ADDR + 0x4b0, 0x00000030)
-/* ADDRESS */
-MXC_DCD_ITEM(5, IOMUXC_BASE_ADDR + 0x464, 0x00000030)
-MXC_DCD_ITEM(6, IOMUXC_BASE_ADDR + 0x490, 0x00000030)
-MXC_DCD_ITEM(7, IOMUXC_BASE_ADDR + 0x74c, 0x00000030)
-/* CONTROLE */
-MXC_DCD_ITEM(8, IOMUXC_BASE_ADDR + 0x494, 0x000c0030)
-MXC_DCD_ITEM(9, IOMUXC_BASE_ADDR + 0x4a4, 0x00003000)
-MXC_DCD_ITEM(10, IOMUXC_BASE_ADDR + 0x4a8, 0x00003000)
-MXC_DCD_ITEM(11, IOMUXC_BASE_ADDR + 0x4a0, 0x00000000)
-MXC_DCD_ITEM(12, IOMUXC_BASE_ADDR + 0x4b4, 0x00003030)
-MXC_DCD_ITEM(13, IOMUXC_BASE_ADDR + 0x4b8, 0x00003030)
-MXC_DCD_ITEM(14, IOMUXC_BASE_ADDR + 0x76c, 0x00000030)
-/* DATA STROBE */
-MXC_DCD_ITEM(15, IOMUXC_BASE_ADDR + 0x750, 0x00020000)
-MXC_DCD_ITEM(16, IOMUXC_BASE_ADDR + 0x4bc, 0x00000038)
-MXC_DCD_ITEM(17, IOMUXC_BASE_ADDR + 0x4c0, 0x00000038)
-MXC_DCD_ITEM(18, IOMUXC_BASE_ADDR + 0x4c4, 0x00000038)
-MXC_DCD_ITEM(19, IOMUXC_BASE_ADDR + 0x4c8, 0x00000038)
-MXC_DCD_ITEM(20, IOMUXC_BASE_ADDR + 0x4cc, 0x00000038)
-MXC_DCD_ITEM(21, IOMUXC_BASE_ADDR + 0x4d0, 0x00000038)
-MXC_DCD_ITEM(22, IOMUXC_BASE_ADDR + 0x4d4, 0x00000038)
-MXC_DCD_ITEM(23, IOMUXC_BASE_ADDR + 0x4d8, 0x00000038)
-/* DATA */
-MXC_DCD_ITEM(24, IOMUXC_BASE_ADDR + 0x760, 0x00020000)
-MXC_DCD_ITEM(25, IOMUXC_BASE_ADDR + 0x764, 0x00000030)
-MXC_DCD_ITEM(26, IOMUXC_BASE_ADDR + 0x770, 0x00000030)
-MXC_DCD_ITEM(27, IOMUXC_BASE_ADDR + 0x778, 0x00000030)
-MXC_DCD_ITEM(28, IOMUXC_BASE_ADDR + 0x77c, 0x00000030)
-MXC_DCD_ITEM(29, IOMUXC_BASE_ADDR + 0x780, 0x00000030)
-MXC_DCD_ITEM(30, IOMUXC_BASE_ADDR + 0x784, 0x00000030)
-MXC_DCD_ITEM(31, IOMUXC_BASE_ADDR + 0x78c, 0x00000030)
-MXC_DCD_ITEM(32, IOMUXC_BASE_ADDR + 0x748, 0x00000030)
-
-MXC_DCD_ITEM(33, IOMUXC_BASE_ADDR + 0x470, 0x00000030)
-MXC_DCD_ITEM(34, IOMUXC_BASE_ADDR + 0x474, 0x00000030)
-MXC_DCD_ITEM(35, IOMUXC_BASE_ADDR + 0x478, 0x00000030)
-MXC_DCD_ITEM(36, IOMUXC_BASE_ADDR + 0x47c, 0x00000030)
-MXC_DCD_ITEM(37, IOMUXC_BASE_ADDR + 0x480, 0x00000030)
-MXC_DCD_ITEM(38, IOMUXC_BASE_ADDR + 0x484, 0x00000030)
-MXC_DCD_ITEM(39, IOMUXC_BASE_ADDR + 0x488, 0x00000030)
-MXC_DCD_ITEM(40, IOMUXC_BASE_ADDR + 0x48c, 0x000C0030)
-
-/* ZQ */
-MXC_DCD_ITEM(41, MMDC_P0_BASE_ADDR + 0x800, 0xa1390003)
-MXC_DCD_ITEM(42, MMDC_P1_BASE_ADDR + 0x800, 0xa1390003)
-/* Write leveling */
-//MXC_DCD_ITEM(43, MMDC_P0_BASE_ADDR + 0x80c, 0x0040003c)
-//MXC_DCD_ITEM(44, MMDC_P0_BASE_ADDR + 0x810, 0x0032003e)
-MXC_DCD_ITEM(43, MMDC_P0_BASE_ADDR + 0x80c, 0x001F001F)
-MXC_DCD_ITEM(44, MMDC_P0_BASE_ADDR + 0x810, 0x001F001F)
-
-MXC_DCD_ITEM(45, MMDC_P0_BASE_ADDR + 0x83c, 0x41750170)
-MXC_DCD_ITEM(46, MMDC_P0_BASE_ADDR + 0x840, 0x01600163)
-MXC_DCD_ITEM(47, MMDC_P1_BASE_ADDR + 0x83c, 0x41750170)
-MXC_DCD_ITEM(48, MMDC_P1_BASE_ADDR + 0x840, 0x01600163)
-
-MXC_DCD_ITEM(49, MMDC_P0_BASE_ADDR + 0x848, 0x3F434945)
-MXC_DCD_ITEM(50, MMDC_P0_BASE_ADDR + 0x850, 0x42402D32)
-MXC_DCD_ITEM(51, MMDC_P1_BASE_ADDR + 0x848, 0x3F434945)
-MXC_DCD_ITEM(52, MMDC_P1_BASE_ADDR + 0x850, 0x42402D32)
-
-
-/* Read data bit delay */
-MXC_DCD_ITEM(53, MMDC_P0_BASE_ADDR + 0x81c, 0x33333333)
-MXC_DCD_ITEM(54, MMDC_P0_BASE_ADDR + 0x820, 0x33333333)
-MXC_DCD_ITEM(55, MMDC_P0_BASE_ADDR + 0x824, 0x33333333)
-MXC_DCD_ITEM(56, MMDC_P0_BASE_ADDR + 0x828, 0x33333333)
-MXC_DCD_ITEM(57, MMDC_P1_BASE_ADDR + 0x81c, 0x33333333)
-MXC_DCD_ITEM(58, MMDC_P1_BASE_ADDR + 0x820, 0x33333333)
-MXC_DCD_ITEM(59, MMDC_P1_BASE_ADDR + 0x824, 0x33333333)
-MXC_DCD_ITEM(60, MMDC_P1_BASE_ADDR + 0x828, 0x33333333)
-
-/* Complete calibration by forced measurement */
-MXC_DCD_ITEM(61, MMDC_P0_BASE_ADDR + 0x8b8, 0x00000800)
-MXC_DCD_ITEM(62, MMDC_P1_BASE_ADDR + 0x8b8, 0x00000800)
-
-MXC_DCD_ITEM(63, MMDC_P0_BASE_ADDR + 0x004, 0x0002002d)
-MXC_DCD_ITEM(64, MMDC_P0_BASE_ADDR + 0x008, 0x00333030)
-MXC_DCD_ITEM(65, MMDC_P0_BASE_ADDR + 0x00c, 0x696d5323)
-MXC_DCD_ITEM(66, MMDC_P0_BASE_ADDR + 0x010, 0xb66e8c63)
-MXC_DCD_ITEM(67, MMDC_P0_BASE_ADDR + 0x014, 0x01ff00db)
-MXC_DCD_ITEM(68, MMDC_P0_BASE_ADDR + 0x018, 0x00001740)
-MXC_DCD_ITEM(69, MMDC_P0_BASE_ADDR + 0x01c, 0x00008000)
-MXC_DCD_ITEM(70, MMDC_P0_BASE_ADDR + 0x02c, 0x000026d2)
-MXC_DCD_ITEM(71, MMDC_P0_BASE_ADDR + 0x030, 0x006d0e21)
-MXC_DCD_ITEM(72, MMDC_P0_BASE_ADDR + 0x040, 0x00000027)
-
-MXC_DCD_ITEM(73, MMDC_P0_BASE_ADDR + 0x000, 0x831A0000)
-MXC_DCD_ITEM(74, MMDC_P0_BASE_ADDR + 0x01c, 0x04008032)
-MXC_DCD_ITEM(75, MMDC_P0_BASE_ADDR + 0x01c, 0x00008033)
-MXC_DCD_ITEM(76, MMDC_P0_BASE_ADDR + 0x01c, 0x00048031) //MR1
-MXC_DCD_ITEM(77, MMDC_P0_BASE_ADDR + 0x01c, 0x07208030)
-MXC_DCD_ITEM(78, MMDC_P0_BASE_ADDR + 0x01c, 0x04008040)
-MXC_DCD_ITEM(79, MMDC_P0_BASE_ADDR + 0x020, 0x00005800)
-MXC_DCD_ITEM(80, MMDC_P0_BASE_ADDR + 0x818, 0x00011117)
-MXC_DCD_ITEM(81, MMDC_P1_BASE_ADDR + 0x818, 0x00011117)
-MXC_DCD_ITEM(82, MMDC_P0_BASE_ADDR + 0x004, 0x0002556d)
-MXC_DCD_ITEM(83, MMDC_P1_BASE_ADDR + 0x004, 0x00011006)
-MXC_DCD_ITEM(84, MMDC_P0_BASE_ADDR + 0x01c, 0x00000000)
-
-MXC_DCD_ITEM(85, 0x020c4068, 0x00003F3F)
-MXC_DCD_ITEM(86, 0x020c406C, 0x0030FC00)
-MXC_DCD_ITEM(87, 0x020c4070, 0x000FC000)
-MXC_DCD_ITEM(88, 0x020c4074, 0x33300000)
-MXC_DCD_ITEM(89, 0x020c4078, 0xFF00F300)
-MXC_DCD_ITEM(90, 0x020c407C, 0x0F000003)
-MXC_DCD_ITEM(91, 0x020c4080, 0x000003CF)
-#else
-dcd_hdr:          .word 0x401003D2 /* Tag=0xD2, Len=97*8 + 4 + 4, Ver=0x40 */
-write_dcd_cmd:    .word 0x040C03CC /* Tag=0xCC, Len=97*8 + 4, Param=0x04 */
-
-
-/* DCD */
-
-MXC_DCD_ITEM(1, IOMUXC_BASE_ADDR + 0x5a8, 0x00000030)
-MXC_DCD_ITEM(2, IOMUXC_BASE_ADDR + 0x5b0, 0x00000030)
-MXC_DCD_ITEM(3, IOMUXC_BASE_ADDR + 0x524, 0x00000030)
-MXC_DCD_ITEM(4, IOMUXC_BASE_ADDR + 0x51c, 0x00000030)
-
-MXC_DCD_ITEM(5, IOMUXC_BASE_ADDR + 0x518, 0x00000030)
-MXC_DCD_ITEM(6, IOMUXC_BASE_ADDR + 0x50c, 0x00000030)
-MXC_DCD_ITEM(7, IOMUXC_BASE_ADDR + 0x5b8, 0x00000030)
-MXC_DCD_ITEM(8, IOMUXC_BASE_ADDR + 0x5c0, 0x00000030)
-
-MXC_DCD_ITEM(9, IOMUXC_BASE_ADDR + 0x5ac, 0x00020030)
-MXC_DCD_ITEM(10, IOMUXC_BASE_ADDR + 0x5b4, 0x00020030)
-MXC_DCD_ITEM(11, IOMUXC_BASE_ADDR + 0x528, 0x00020030)
-MXC_DCD_ITEM(12, IOMUXC_BASE_ADDR + 0x520, 0x00020030)
-
-MXC_DCD_ITEM(13, IOMUXC_BASE_ADDR + 0x514, 0x00020030)
-MXC_DCD_ITEM(14, IOMUXC_BASE_ADDR + 0x510, 0x00020030)
-MXC_DCD_ITEM(15, IOMUXC_BASE_ADDR + 0x5bc, 0x00020030)
-MXC_DCD_ITEM(16, IOMUXC_BASE_ADDR + 0x5c4, 0x00020030)
-
-MXC_DCD_ITEM(17, IOMUXC_BASE_ADDR + 0x56c, 0x00020030)
-MXC_DCD_ITEM(18, IOMUXC_BASE_ADDR + 0x578, 0x00020030)
-MXC_DCD_ITEM(19, IOMUXC_BASE_ADDR + 0x588, 0x00020030)
-MXC_DCD_ITEM(20, IOMUXC_BASE_ADDR + 0x594, 0x00020030)
-
-MXC_DCD_ITEM(21, IOMUXC_BASE_ADDR + 0x57c, 0x00020030)
-MXC_DCD_ITEM(22, IOMUXC_BASE_ADDR + 0x590, 0x00003000)
-MXC_DCD_ITEM(23, IOMUXC_BASE_ADDR + 0x598, 0x00003000)
-MXC_DCD_ITEM(24, IOMUXC_BASE_ADDR + 0x58c, 0x00000000)
-
-MXC_DCD_ITEM(25, IOMUXC_BASE_ADDR + 0x59c, 0x00003030)
-MXC_DCD_ITEM(26, IOMUXC_BASE_ADDR + 0x5a0, 0x00003030)
-MXC_DCD_ITEM(27, IOMUXC_BASE_ADDR + 0x784, 0x00000030)
-MXC_DCD_ITEM(28, IOMUXC_BASE_ADDR + 0x788, 0x00000030)
-
-MXC_DCD_ITEM(29, IOMUXC_BASE_ADDR + 0x794, 0x00000030)
-MXC_DCD_ITEM(30, IOMUXC_BASE_ADDR + 0x79c, 0x00000030)
-MXC_DCD_ITEM(31, IOMUXC_BASE_ADDR + 0x7a0, 0x00000030)
-MXC_DCD_ITEM(32, IOMUXC_BASE_ADDR + 0x7a4, 0x00000030)
-
-MXC_DCD_ITEM(33, IOMUXC_BASE_ADDR + 0x7a8, 0x00000030)
-MXC_DCD_ITEM(34, IOMUXC_BASE_ADDR + 0x748, 0x00000030)
-MXC_DCD_ITEM(35, IOMUXC_BASE_ADDR + 0x74c, 0x00000030)
-MXC_DCD_ITEM(36, IOMUXC_BASE_ADDR + 0x750, 0x00020000)
-
-MXC_DCD_ITEM(37, IOMUXC_BASE_ADDR + 0x758, 0x00000000)
-MXC_DCD_ITEM(38, IOMUXC_BASE_ADDR + 0x774, 0x00020000)
-MXC_DCD_ITEM(39, IOMUXC_BASE_ADDR + 0x78c, 0x00000030)
-MXC_DCD_ITEM(40, IOMUXC_BASE_ADDR + 0x798, 0x000C0000)
-
-MXC_DCD_ITEM(41, MMDC_P0_BASE_ADDR + 0x81c, 0x33333333)
-MXC_DCD_ITEM(42, MMDC_P0_BASE_ADDR + 0x820, 0x33333333)
-MXC_DCD_ITEM(43, MMDC_P0_BASE_ADDR + 0x824, 0x33333333)
-MXC_DCD_ITEM(44, MMDC_P0_BASE_ADDR + 0x828, 0x33333333)
-
-MXC_DCD_ITEM(45, MMDC_P1_BASE_ADDR + 0x81c, 0x33333333)
-MXC_DCD_ITEM(46, MMDC_P1_BASE_ADDR + 0x820, 0x33333333)
-MXC_DCD_ITEM(47, MMDC_P1_BASE_ADDR + 0x824, 0x33333333)
-MXC_DCD_ITEM(48, MMDC_P1_BASE_ADDR + 0x828, 0x33333333)
-
-MXC_DCD_ITEM(49, MMDC_P0_BASE_ADDR + 0x018, 0x00081740)
-
-MXC_DCD_ITEM(50, MMDC_P0_BASE_ADDR + 0x01c, 0x00008000)
-MXC_DCD_ITEM(51, MMDC_P0_BASE_ADDR + 0x00c, 0x555A7975)
-MXC_DCD_ITEM(52, MMDC_P0_BASE_ADDR + 0x010, 0xFF538E64)
-MXC_DCD_ITEM(53, MMDC_P0_BASE_ADDR + 0x014, 0x01FF00DB)
-MXC_DCD_ITEM(54, MMDC_P0_BASE_ADDR + 0x02c, 0x000026D2)
-
-MXC_DCD_ITEM(55, MMDC_P0_BASE_ADDR + 0x030, 0x005B0E21)
-MXC_DCD_ITEM(56, MMDC_P0_BASE_ADDR + 0x008, 0x09444040)
-MXC_DCD_ITEM(57, MMDC_P0_BASE_ADDR + 0x004, 0x00025576)
-/* MP: erano 
-MXC_DCD_ITEM(58, MMDC_P0_BASE_ADDR + 0x040, 0x00000027)
-MXC_DCD_ITEM(59, MMDC_P0_BASE_ADDR + 0x000, 0x831A0000)
-*/
-MXC_DCD_ITEM(58, MMDC_P0_BASE_ADDR + 0x040, 0x0000005F)
-
-MXC_DCD_ITEM(59, MMDC_P0_BASE_ADDR + 0x000, 0xC41A0000)
-
-MXC_DCD_ITEM(60, MMDC_P0_BASE_ADDR + 0x01c, 0x04088032)
-MXC_DCD_ITEM(61, MMDC_P0_BASE_ADDR + 0x01c, 0x0408803A)
-MXC_DCD_ITEM(62, MMDC_P0_BASE_ADDR + 0x01c, 0x00008033)
-MXC_DCD_ITEM(63, MMDC_P0_BASE_ADDR + 0x01c, 0x0000803B)
-MXC_DCD_ITEM(64, MMDC_P0_BASE_ADDR + 0x01c, 0x00428031)
-MXC_DCD_ITEM(65, MMDC_P0_BASE_ADDR + 0x01c, 0x00428039)
-MXC_DCD_ITEM(66, MMDC_P0_BASE_ADDR + 0x01c, 0x09408030)
-MXC_DCD_ITEM(67, MMDC_P0_BASE_ADDR + 0x01c, 0x09408038)
-
-MXC_DCD_ITEM(68, MMDC_P0_BASE_ADDR + 0x01c, 0x04008040)
-MXC_DCD_ITEM(69, MMDC_P0_BASE_ADDR + 0x01c, 0x04008048)
-MXC_DCD_ITEM(70, MMDC_P0_BASE_ADDR + 0x800, 0xA1380003)
-MXC_DCD_ITEM(71, MMDC_P1_BASE_ADDR + 0x800, 0xA1380003)
-MXC_DCD_ITEM(72, MMDC_P0_BASE_ADDR + 0x020, 0x00005800)
-/* MP: erano 
-MXC_DCD_ITEM(73, MMDC_P0_BASE_ADDR + 0x818, 0x00000007)
-MXC_DCD_ITEM(74, MMDC_P1_BASE_ADDR + 0x818, 0x00000007)
-*/
-MXC_DCD_ITEM(73, MMDC_P0_BASE_ADDR + 0x818, 0x00022227)
-MXC_DCD_ITEM(74, MMDC_P1_BASE_ADDR + 0x818, 0x00022227)
-
-/* MP: erano 
-MXC_DCD_ITEM(75, MMDC_P0_BASE_ADDR + 0x83c, 0x434B0350)
-MXC_DCD_ITEM(76, MMDC_P0_BASE_ADDR + 0x840, 0x034C0359)
-MXC_DCD_ITEM(77, MMDC_P1_BASE_ADDR + 0x83c, 0x434B0350)
-MXC_DCD_ITEM(78, MMDC_P1_BASE_ADDR + 0x840, 0x03650348)
-*/
-
-MXC_DCD_ITEM(75, MMDC_P0_BASE_ADDR + 0x83c, 0x42610269)
-MXC_DCD_ITEM(76, MMDC_P0_BASE_ADDR + 0x840, 0x02480248)
-MXC_DCD_ITEM(77, MMDC_P1_BASE_ADDR + 0x83c, 0x42540252)
-MXC_DCD_ITEM(78, MMDC_P1_BASE_ADDR + 0x840, 0x0246020E)
-
-/* MP: erano 
-MXC_DCD_ITEM(79, MMDC_P0_BASE_ADDR + 0x848, 0x4436383B)
-MXC_DCD_ITEM(80, MMDC_P1_BASE_ADDR + 0x848, 0x39393341)
-MXC_DCD_ITEM(81, MMDC_P0_BASE_ADDR + 0x850, 0x35373933)
-MXC_DCD_ITEM(82, MMDC_P1_BASE_ADDR + 0x850, 0x48254A36)
-*/
-
-MXC_DCD_ITEM(79, MMDC_P0_BASE_ADDR + 0x848, 0x3D33393D)
-MXC_DCD_ITEM(80, MMDC_P1_BASE_ADDR + 0x848, 0x3A35323A)
-MXC_DCD_ITEM(81, MMDC_P0_BASE_ADDR + 0x850, 0x45454645)
-MXC_DCD_ITEM(82, MMDC_P1_BASE_ADDR + 0x850, 0x403F3F3F)
-
-
-MXC_DCD_ITEM(83, MMDC_P0_BASE_ADDR + 0x80c, 0x001F001F)
-MXC_DCD_ITEM(84, MMDC_P0_BASE_ADDR + 0x810, 0x001F001F)
-
-MXC_DCD_ITEM(85, MMDC_P1_BASE_ADDR + 0x80c, 0x00440044)
-MXC_DCD_ITEM(86, MMDC_P1_BASE_ADDR + 0x810, 0x00440044)
-
-MXC_DCD_ITEM(87, MMDC_P0_BASE_ADDR + 0x8b8, 0x00000800)
-MXC_DCD_ITEM(88, MMDC_P1_BASE_ADDR + 0x8b8, 0x00000800)
-
-MXC_DCD_ITEM(89, MMDC_P0_BASE_ADDR + 0x01c, 0x00000000)
-MXC_DCD_ITEM(90, MMDC_P0_BASE_ADDR + 0x404, 0x00011006)
-
-
-//gating some clocks to save power
-MXC_DCD_ITEM(91, 0x020c4068, 0x00003F3F)
-MXC_DCD_ITEM(92, 0x020c406C, 0x0030FC00)
-MXC_DCD_ITEM(93, 0x020c4070, 0x000FC000)
-MXC_DCD_ITEM(94, 0x020c4074, 0x33300000)
-MXC_DCD_ITEM(95, 0x020c4078, 0xFF00F300)
-MXC_DCD_ITEM(96, 0x020c407C, 0x0F000003)
-MXC_DCD_ITEM(97, 0x020c4080, 0x000003CF)
-
-
-#endif
-#endif
diff --git a/board/engicam/mx6_icore_rqs/lowlevel_init.S b/board/engicam/mx6_icore_rqs/lowlevel_init.S
deleted file mode 100644
index 1607603..0000000
--- a/board/engicam/mx6_icore_rqs/lowlevel_init.S
+++ /dev/null
@@ -1,163 +0,0 @@
-/*
- * Copyright (C) 2011 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
-
-#include <config.h>
-#include <asm/arch/mx6.h>
-
-/*
- Disable L2Cache because ROM turn it on when uboot use plug-in.
- If L2Cache is on default, there are cache coherence problem if kernel have
- not config L2Cache.
-*/
-.macro init_l2cc
-    ldr     r1, =0xa02000
-    ldr     r0, =0x0
-    str     r0, [r1, #0x100]
-.endm /* init_l2cc */
-
-/* invalidate the D-CACHE */
-.macro inv_dcache
-    mov     r0,#0
-    mcr     p15,2,r0,c0,c0,0  /* cache size selection register, select dcache */
-    mrc     p15,1,r0,c0,c0,0  /* cache size ID register */
-    mov     r0,r0,ASR #13
-    ldr     r3,=0xfff
-    and     r0,r0,r3
-    cmp     r0,#0x7f
-    moveq   r6,#0x1000
-    beq     size_done
-    cmp     r0,#0xff
-    moveq   r6,#0x2000
-    movne   r6,#0x4000
-
-size_done:
-    mov     r2,#0
-    mov     r3,#0x40000000
-    mov     r4,#0x80000000
-    mov     r5,#0xc0000000
-
-d_inv_loop:
-    mcr     p15,0,r2,c7,c6,2  /* invalidate dcache by set / way */
-    mcr     p15,0,r3,c7,c6,2  /* invalidate dcache by set / way */
-    mcr     p15,0,r4,c7,c6,2  /* invalidate dcache by set / way */
-    mcr     p15,0,r5,c7,c6,2  /* invalidate dcache by set / way */
-    add     r2,r2,#0x20
-    add     r3,r3,#0x20
-    add     r4,r4,#0x20
-    add     r5,r5,#0x20
-
-    cmp     r2,r6
-    bne     d_inv_loop
-.endm
-
-/* AIPS setup - Only setup MPROTx registers.
- * The PACR default values are good.*/
-.macro init_aips
-	/*
-	 * Set all MPROTx to be non-bufferable, trusted for R/W,
-	 * not forced to user-mode.
-	 */
-	ldr r0, =AIPS1_ON_BASE_ADDR
-	ldr r1, =0x77777777
-	str r1, [r0, #0x0]
-	str r1, [r0, #0x4]
-	ldr r1, =0x0
-	str r1, [r0, #0x40]
-	str r1, [r0, #0x44]
-	str r1, [r0, #0x48]
-	str r1, [r0, #0x4C]
-	str r1, [r0, #0x50]
-
-	ldr r0, =AIPS2_ON_BASE_ADDR
-	ldr r1, =0x77777777
-	str r1, [r0, #0x0]
-	str r1, [r0, #0x4]
-	ldr r1, =0x0
-	str r1, [r0, #0x40]
-	str r1, [r0, #0x44]
-	str r1, [r0, #0x48]
-	str r1, [r0, #0x4C]
-	str r1, [r0, #0x50]
-.endm /* init_aips */
-
-.macro setup_pll pll, freq
-.endm
-
-.macro init_clock
-
-/* PLL1, PLL2, and PLL3 are enabled by ROM */
-#ifdef CONFIG_PLL3
-	/* enable PLL3 for UART */
-	ldr r0, ANATOP_BASE_ADDR_W
-
-	/* power up PLL */
-	ldr r1, [r0, #ANATOP_USB1]
-	orr r1, r1, #0x1000
-	str r1, [r0, #ANATOP_USB1]
-
-	/* enable PLL */
-	ldr r1, [r0, #ANATOP_USB1]
-	orr r1, r1, #0x2000
-	str r1, [r0, #ANATOP_USB1]
-
-	/* wait PLL lock */
-100:
-	ldr r1, [r0, #ANATOP_USB1]
-	mov r1, r1, lsr #31
-	cmp r1, #0x1
-	bne 100b
-
-	/* clear bypass bit */
-	ldr r1, [r0, #ANATOP_USB1]
-	and r1, r1, #0xfffeffff
-	str r1, [r0, #ANATOP_USB1]
-#endif
-#if 0
-	/* Restore the default values in the Gate registers */
-	ldr r1, =0xFFFFFFFF
-	ldr r0, CCM_BASE_ADDR_W
-	str r1, [r0, #CLKCTL_CCGR0]
-	str r1, [r0, #CLKCTL_CCGR1]
-	str r1, [r0, #CLKCTL_CCGR2]
-	str r1, [r0, #CLKCTL_CCGR3]
-	str r1, [r0, #CLKCTL_CCGR4]
-	str r1, [r0, #CLKCTL_CCGR5]
-	str r1, [r0, #CLKCTL_CCGR6]
-	str r1, [r0, #CLKCTL_CCGR7]
-#endif
-.endm
-
-.section ".text.init", "x"
-
-.globl lowlevel_init
-lowlevel_init:
-
-	inv_dcache
-
-	init_l2cc
-
-	init_aips
-
-	init_clock
-
-	mov pc, lr
-
-/* Board level setting value */
-ANATOP_BASE_ADDR_W:		.word ANATOP_BASE_ADDR
-CCM_BASE_ADDR_W:		.word CCM_BASE_ADDR
diff --git a/board/engicam/mx6_icore_rqs/mx6_icore_rqs.c b/board/engicam/mx6_icore_rqs/mx6_icore_rqs.c
index 20459db..71f15f3 100644
--- a/board/engicam/mx6_icore_rqs/mx6_icore_rqs.c
+++ b/board/engicam/mx6_icore_rqs/mx6_icore_rqs.c
@@ -1,5 +1,8 @@
 /*
- * Copyright (C) 2012 Engicam srl
+ * Copyright (C) 2012-2014 Freescale Semiconductor, Inc.
+ *
+ * Author: Fabio Estevam <fabio.estevam@freescale.com>
+ * Author: Jason Liu <r64343@freescale.com>
  *
  * See file CREDITS for list of people who contributed to this
  * project.
@@ -11,995 +14,1103 @@
  *
  * This program is distributed in the hope that it will be useful,
  * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
  */
 
 #include <common.h>
 #include <asm/io.h>
-#include <asm/arch/mx6.h>
-#include <asm/arch/mx6_pins.h>
-#include <asm/arch/mx6dl_pins.h>
-#include <asm/arch/iomux-v3.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/mx6-pins.h>
+#include <asm/arch/crm_regs.h>
 #include <asm/errno.h>
-#include <miiphy.h>
-#if CONFIG_I2C_MXC
+#include <asm/gpio.h>
+#include <asm/imx-common/iomux-v3.h>
+#include <asm/imx-common/boot_mode.h>
+#ifdef CONFIG_I2C_MXC
 #include <i2c.h>
+#include <asm/imx-common/mxc_i2c.h>
 #endif
-
-#ifdef CONFIG_CMD_MMC
 #include <mmc.h>
 #include <fsl_esdhc.h>
+#include <micrel.h>
+#include <miiphy.h>
+#include <netdev.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/arch/mxc_hdmi.h>
+#include "../../../drivers/video/mxcfb.h"
+#include <linux/fb.h>
+#include <ipu_pixfmt.h>
+
+#ifdef CONFIG_FASTBOOT
+#include <fastboot.h>
+#ifdef CONFIG_ANDROID_RECOVERY
+#include <recovery.h>
 #endif
+#endif /*CONFIG_FASTBOOT*/
 
-#ifdef CONFIG_ARCH_MMU
-#include <asm/mmu.h>
-#include <asm/arch/mmu.h>
-#endif
+DECLARE_GLOBAL_DATA_PTR;
 
-#ifdef CONFIG_CMD_CLOCK
-#include <asm/clock.h>
-#endif
+#define I2C_EXP_RST IMX_GPIO_NR(1, 15)
+#define I2C3_STEER  IMX_GPIO_NR(5, 4)
+#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |            \
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |               \
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
 
-#ifdef CONFIG_IMX_ECSPI
-#include <imx_spi.h>
-#endif
+/*Need more drive strength for SD1 slot on base board*/
+#define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE |            \
+	PAD_CTL_PUS_47K_UP  | PAD_CTL_SPEED_HIGH |               \
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
 
-#ifdef CONFIG_IMX_UDC
-#include <usb/imx_udc.h>
-#endif
+#define USDHC1_PAD_CTRL USDHC_PAD_CTRL 
 
-#ifdef CONFIG_ANDROID_RECOVERY
-#include <recovery.h>
-#include <part.h>
-#include <ext2fs.h>
-#include <linux/mtd/mtd.h>
-#include <linux/mtd/partitions.h>
-#include <ubi_uboot.h>
-#include <jffs2/load_kernel.h>
-#endif
+#define ENET_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED   |		\
+	PAD_CTL_DSE_40ohm   | PAD_CTL_HYS)
 
-DECLARE_GLOBAL_DATA_PTR;
+#define SPI_PAD_CTRL (PAD_CTL_HYS |				\
+	PAD_CTL_PUS_100K_DOWN | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm     | PAD_CTL_SRE_FAST)
 
-static u32 system_rev;
-static enum boot_device boot_dev;
+#define WEIM_NOR_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST)
 
-static void set_gpio_output_val(unsigned base, unsigned mask, unsigned val)
-{
-	unsigned reg = readl(base + GPIO_DR);
-	if (val & 1)
-		reg |= mask;	/* set high */
-	else
-		reg &= ~mask;	/* clear low */
-	writel(reg, base + GPIO_DR);
 
-	reg = readl(base + GPIO_GDIR);
-	reg |= mask;		/* configure GPIO line as output */
-	writel(reg, base + GPIO_GDIR);
-}
+#define GPMI_PAD_CTRL0 (PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_PUS_100K_UP)
+#define GPMI_PAD_CTRL1 (PAD_CTL_DSE_40ohm | PAD_CTL_SPEED_MED | \
+			PAD_CTL_SRE_FAST)
+#define GPMI_PAD_CTRL2 (GPMI_PAD_CTRL0 | GPMI_PAD_CTRL1)
 
-static inline void setup_boot_device(void)
-{
-	uint soc_sbmr = readl(SRC_BASE_ADDR + 0x4);
-	uint bt_mem_ctl = (soc_sbmr & 0x000000FF) >> 4;
-	uint bt_mem_type = (soc_sbmr & 0x00000008) >> 3;
+#define I2C_PAD_CTRL	(PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm | PAD_CTL_HYS |			\
+	PAD_CTL_ODE | PAD_CTL_SRE_FAST)
 
-	switch (bt_mem_ctl) {
-	case 0x0:
-		if (bt_mem_type)
-			boot_dev = ONE_NAND_BOOT;
-		else
-			boot_dev = WEIM_NOR_BOOT;
-		break;
-	case 0x2:
-		boot_dev = SATA_BOOT;
-		break;
-	case 0x3:
-		if (bt_mem_type)
-			boot_dev = SPI_NOR_BOOT;
-		else
-			boot_dev = I2C_BOOT;
-		break;
-	case 0x4:
-	case 0x5:
-		boot_dev = SD_BOOT;
-		break;
-	case 0x6:
-	case 0x7:
-		boot_dev = MMC_BOOT;
-		break;
-	case 0x8 ... 0xf:
-		boot_dev = NAND_BOOT;
-		break;
-	default:
-		boot_dev = UNKNOWN_BOOT;
-		break;
+#ifdef CONFIG_I2C_MXC
+#define PC MUX_PAD_CTRL(I2C_PAD_CTRL)
+
+/* I2C2 */
+struct i2c_pads_info i2c_pad_info1 = {
+	/* don't support Sabreauto REVA */
+	.scl = {
+		.i2c_mode = MX6_PAD_KEY_COL3__I2C2_SCL | PC,
+		.gpio_mode = MX6_PAD_KEY_COL3__GPIO_4_12 | PC,
+		.gp = IMX_GPIO_NR(4, 12)
+	},
+	.sda = {
+		.i2c_mode = MX6_PAD_KEY_ROW3__I2C2_SDA | PC,
+		.gpio_mode = MX6_PAD_KEY_ROW3__GPIO_4_13 | PC,
+		.gp = IMX_GPIO_NR(4, 13)
 	}
-}
+};
 
-enum boot_device get_boot_device(void)
-{
-	return boot_dev;
-}
+/* I2C3 */
+struct i2c_pads_info i2c_pad_info2 = {
+	.scl = {
+		.i2c_mode = MX6_PAD_GPIO_5__I2C3_SCL | PC,
+		.gpio_mode = MX6_PAD_GPIO_5__GPIO_1_5 | PC,
+		.gp = IMX_GPIO_NR(1, 5)
+	},
+	.sda = {
+		.i2c_mode = MX6_PAD_EIM_D18__I2C3_SDA | PC,
+		.gpio_mode = MX6_PAD_EIM_D18__GPIO_3_18 | PC,
+		.gp = IMX_GPIO_NR(3, 18)
+	}
+};
 
-u32 get_board_rev(void)
+#endif
+
+
+enum icore_modul_vers
 {
-	return fsl_system_rev;
-}
+        ICOREQ7_REVMINUS=0,
+        ICOREQ7_REVA,
 
-#ifdef CONFIG_ARCH_MMU
-void board_mmu_init(void)
+        ICOREQ7_VERS_LAST
+};
+
+static char* icore_module_vers_str[] =
 {
-	unsigned long ttb_base = PHYS_SDRAM_1 + 0x4000;
-	unsigned long i;
+        "Rev-",
+        "RevA",
+};
 
-	/*
-	 * Set the TTB register
-	 */
-	asm volatile ("mcr  p15,0,%0,c2,c0,0" : : "r" (ttb_base) /*: */);
+static unsigned int icore_module_vers = ICOREQ7_VERS_LAST-1;
 
-	/*
-	 * Set the Domain Access Control Register
-	 */
-	i = ARM_ACCESS_DACR_DEFAULT;
-	asm volatile ("mcr  p15,0,%0,c3,c0,0" : : "r" (i) /*: */);
+iomux_v3_cfg_t const version_pads[] = {
+	MX6_PAD_ENET_TXD1__GPIO_1_29 | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
+/*!
+ * Get the module revision reading GPIO
+ */
+void rqs_init_module_version (void)
+{
+	
+	/* config pad iomux */
+	imx_iomux_v3_setup_multiple_pads(version_pads, ARRAY_SIZE(version_pads));
+
+	
+	if(gpio_get_value(IMX_GPIO_NR(1, 29)) == 0)
+		icore_module_vers=ICOREQ7_REVA;
+	else
+		icore_module_vers=ICOREQ7_REVMINUS;
 
-	/*
-	 * First clear all TT entries - ie Set them to Faulting
-	 */
-	memset((void *)ttb_base, 0, ARM_FIRST_LEVEL_PAGE_TABLE_SIZE);
-	/* Actual   Virtual  Size   Attributes          Function */
-	/* Base     Base     MB     cached? buffered?  access permissions */
-	/* xxx00000 xxx00000 */
-	X_ARM_MMU_SECTION(0x000, 0x000, 0x001, ARM_UNCACHEABLE, ARM_UNBUFFERABLE, ARM_ACCESS_PERM_RW_RW);	/* ROM, 1M */
-	X_ARM_MMU_SECTION(0x001, 0x001, 0x008, ARM_UNCACHEABLE, ARM_UNBUFFERABLE, ARM_ACCESS_PERM_RW_RW);	/* 8M */
-	X_ARM_MMU_SECTION(0x009, 0x009, 0x001, ARM_UNCACHEABLE, ARM_UNBUFFERABLE, ARM_ACCESS_PERM_RW_RW);	/* IRAM */
-	X_ARM_MMU_SECTION(0x00A, 0x00A, 0x0F6, ARM_UNCACHEABLE, ARM_UNBUFFERABLE, ARM_ACCESS_PERM_RW_RW);	/* 246M */
-	/* 2 GB memory starting at 0x10000000, only map 1.875 GB */
-	X_ARM_MMU_SECTION(0x100, 0x100, 0x780,
-			  ARM_CACHEABLE, ARM_BUFFERABLE, ARM_ACCESS_PERM_RW_RW);
-	/* uncached alias of the same 1.875 GB memory */
-	X_ARM_MMU_SECTION(0x100, 0x880, 0x780,
-			  ARM_UNCACHEABLE, ARM_UNBUFFERABLE,
-			  ARM_ACCESS_PERM_RW_RW);
-
-	/* Enable MMU */
-	MMU_ON();
 }
-#endif
 
 int dram_init(void)
 {
-	gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
-	gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
+	gd->ram_size = ((ulong)CONFIG_DDR_MB * 1024 * 1024);
+
 	return 0;
 }
 
+iomux_v3_cfg_t const uart4_pads[] = {
+	MX6_PAD_KEY_COL0__UART4_TXD | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_KEY_ROW0__UART4_RXD | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
 
-static void setup_uart(void)
-{
-#if defined CONFIG_MX6Q
-	/* UART1 TXD */
-//MP:TBD	mxc_iomux_v3_setup_pad(MX6Q_PAD_SD3_DAT6__UART1_TXD);
-
-	/* UART1 RXD */
-//MP:TBD	mxc_iomux_v3_setup_pad(MX6Q_PAD_SD3_DAT7__UART1_RXD);
-
-	/* UART2 TXD */
-	mxc_iomux_v3_setup_pad(MX6Q_PAD_EIM_D26__UART2_TXD);
+iomux_v3_cfg_t const enet_pads[] = {
+	MX6_PAD_ENET_MDC__ENET_MDC	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_ENET_MDIO__ENET_MDIO	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_TXC__ENET_RGMII_TXC	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_TD0__ENET_RGMII_TD0	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_TD1__ENET_RGMII_TD1	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_TD2__ENET_RGMII_TD2	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_TD3__ENET_RGMII_TD3	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_TX_CTL__RGMII_TX_CTL	| MUX_PAD_CTRL(ENET_PAD_CTRL),
 
-	/* UART2 RXD */
-	mxc_iomux_v3_setup_pad(MX6Q_PAD_EIM_D27__UART2_RXD);
+	/* pin 35 - 1 (PHY_AD2) on reset */
+	MX6_PAD_RGMII_RXC__GPIO_6_30	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	/* pin 32 - 1 - (MODE0) all */
+	MX6_PAD_RGMII_RD0__GPIO_6_25	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	/* pin 31 - 1 - (MODE1) all */
+	MX6_PAD_RGMII_RD1__GPIO_6_27	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	/* pin 28 - 1 - (MODE2) all */
+	MX6_PAD_RGMII_RD2__GPIO_6_28	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	/* pin 27 - 1 - (MODE3) all */
+	MX6_PAD_RGMII_RD3__GPIO_6_29	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	/* pin 33 - 1 - (CLK125_EN) 125Mhz clockout enabled */
+	MX6_PAD_RGMII_RX_CTL__GPIO_6_24	| MUX_PAD_CTRL(NO_PAD_CTRL),
+	MX6_PAD_GPIO_0__CCM_CLKO	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_GPIO_3__CCM_CLKO2	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_ENET_REF_CLK__ENET_TX_CLK	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+};
 
-	/* UART4 TXD */
-	mxc_iomux_v3_setup_pad(MX6Q_PAD_KEY_COL0__UART4_TXD);
+iomux_v3_cfg_t const enet_reset_revmeno[] = {
+	MX6_PAD_ENET_RX_ER__GPIO_1_24	| MUX_PAD_CTRL(0x48),
+};
 
-	/* UART4 RXD */
-	mxc_iomux_v3_setup_pad(MX6Q_PAD_KEY_ROW0__UART4_RXD);
-#elif defined CONFIG_MX6DL
-	/* UART1 TXD */
-//MP:TBD	mxc_iomux_v3_setup_pad(MX6DL_PAD_SD3_DAT6__UART1_TXD);
+iomux_v3_cfg_t const enet_reset_reva[] = {
+	MX6_PAD_ENET_RXD1__GPIO_1_26	| MUX_PAD_CTRL(0x48),
+};
 
-	/* UART1 RXD */
-//MP:TBD	mxc_iomux_v3_setup_pad(MX6DL_PAD_SD3_DAT7__UART1_RXD);
+iomux_v3_cfg_t enet_pads_final[] = {
+	MX6_PAD_RGMII_RXC__ENET_RGMII_RXC	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_RD0__ENET_RGMII_RD0	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_RD1__ENET_RGMII_RD1	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_RD2__ENET_RGMII_RD2	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_RD3__ENET_RGMII_RD3	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_RGMII_RX_CTL__RGMII_RX_CTL	| MUX_PAD_CTRL(ENET_PAD_CTRL),
+};
 
-	/* UART2 TXD */
-	mxc_iomux_v3_setup_pad(MX6DL_PAD_EIM_D26__UART2_TXD);
+static void setup_iomux_enet(void)
+{
 
-	/* UART2 RXD */
-	mxc_iomux_v3_setup_pad(MX6DL_PAD_EIM_D27__UART2_RXD);
+	/* phy reset: gpio1-24 or 26 */
+	if(icore_module_vers == ICOREQ7_REVMINUS)
+		gpio_direction_output(IMX_GPIO_NR(1, 24), 0);
+	else
+		gpio_direction_output(IMX_GPIO_NR(1, 26), 0);
+	gpio_direction_output(IMX_GPIO_NR(6, 30), (CONFIG_FEC_MXC_PHYADDR >> 2));
+	gpio_direction_output(IMX_GPIO_NR(6, 25), 1);
+	gpio_direction_output(IMX_GPIO_NR(6, 27), 1);
+	gpio_direction_output(IMX_GPIO_NR(6, 28), 1);
+	gpio_direction_output(IMX_GPIO_NR(6, 29), 1);
+
+	imx_iomux_v3_setup_multiple_pads(enet_pads, ARRAY_SIZE(enet_pads));
+	if(icore_module_vers == ICOREQ7_REVMINUS)
+		imx_iomux_v3_setup_multiple_pads(enet_reset_revmeno, ARRAY_SIZE(enet_reset_revmeno));
+	else
+		imx_iomux_v3_setup_multiple_pads(enet_reset_reva, ARRAY_SIZE(enet_reset_reva));
 
-	/* UART4 TXD */
-	mxc_iomux_v3_setup_pad(MX6DL_PAD_KEY_COL0__UART4_TXD);
+	gpio_direction_output(IMX_GPIO_NR(6, 24), 1);
+	printf("ENET board init!!\n");
+	/* Need delay 10ms according to KSZ9031 spec */
+	udelay(1000 * 10);
 
-	/* UART4 RXD */
-	mxc_iomux_v3_setup_pad(MX6DL_PAD_KEY_ROW0__UART4_RXD);
-#endif
+	if(icore_module_vers == ICOREQ7_REVMINUS)
+		gpio_set_value(IMX_GPIO_NR(1, 24), 1);
+	else
+		gpio_set_value(IMX_GPIO_NR(1, 26), 1);
+	imx_iomux_v3_setup_multiple_pads(enet_pads_final,
+					 ARRAY_SIZE(enet_pads_final));
 }
 
+iomux_v3_cfg_t const usdhc1_pads[] = {
+	/*To avoid pin conflict with NAND, set usdhc1 to 4 pins*/
+	MX6_PAD_SD1_CLK__USDHC1_CLK	| MUX_PAD_CTRL(USDHC1_PAD_CTRL),
+	MX6_PAD_SD1_CMD__USDHC1_CMD	| MUX_PAD_CTRL(USDHC1_PAD_CTRL),
+	MX6_PAD_SD1_DAT0__USDHC1_DAT0	| MUX_PAD_CTRL(USDHC1_PAD_CTRL),
+	MX6_PAD_SD1_DAT1__USDHC1_DAT1	| MUX_PAD_CTRL(USDHC1_PAD_CTRL),
+	MX6_PAD_SD1_DAT2__USDHC1_DAT2	| MUX_PAD_CTRL(USDHC1_PAD_CTRL),
+	MX6_PAD_SD1_DAT3__USDHC1_DAT3	| MUX_PAD_CTRL(USDHC1_PAD_CTRL),
 
-#ifdef CONFIG_I2C_MXC
-static void setup_i2c(unsigned int module_base)
-{
-	unsigned int reg;
+	/*CD pin*/
+	MX6_PAD_GPIO_1__GPIO_1_1 | MUX_PAD_CTRL(NO_PAD_CTRL),
 
-	switch (module_base) {
-	case I2C1_BASE_ADDR:
-#if defined CONFIG_MX6Q
-		/* i2c1 SDA */
-		mxc_iomux_v3_setup_pad(MX6Q_PAD_EIM_D28__I2C1_SDA);
-		/* i2c1 SCL */
-		mxc_iomux_v3_setup_pad(MX6Q_PAD_EIM_D21__I2C1_SCL);
-#elif defined CONFIG_MX6DL
-		/* i2c1 SDA */
-		mxc_iomux_v3_setup_pad(MX6DL_PAD_EIM_D28__I2C1_SDA);
-		/* i2c1 SCL */
-		mxc_iomux_v3_setup_pad(MX6DL_PAD_EIM_D21__I2C1_SCL);
-#endif
+};
 
-		/* Enable i2c clock */
-		reg = readl(CCM_BASE_ADDR + CLKCTL_CCGR2);
-		reg |= 0xC0;
-		writel(reg, CCM_BASE_ADDR + CLKCTL_CCGR2);
+iomux_v3_cfg_t const usdhc3_pads[] = {
+	MX6_PAD_SD3_CLK__USDHC3_CLK   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_CMD__USDHC3_CMD   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_DAT0__USDHC3_DAT0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_DAT1__USDHC3_DAT1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_DAT2__USDHC3_DAT2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD3_DAT3__USDHC3_DAT3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+};
 
-		break;
-	case I2C2_BASE_ADDR:
-#if defined CONFIG_MX6Q
-		/* i2c2 SDA */
-		mxc_iomux_v3_setup_pad(MX6Q_PAD_KEY_ROW3__I2C2_SDA);
+iomux_v3_cfg_t const usdhc4_pads[] = {
+	MX6_PAD_SD4_CLK__USDHC4_CLK   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_CMD__USDHC4_CMD   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT0__USDHC4_DAT0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT1__USDHC4_DAT1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT2__USDHC4_DAT2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT3__USDHC4_DAT3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT4__USDHC4_DAT4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT5__USDHC4_DAT5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT6__USDHC4_DAT6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	MX6_PAD_SD4_DAT7__USDHC4_DAT7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+};
 
-		/* i2c2 SCL */
-		mxc_iomux_v3_setup_pad(MX6Q_PAD_KEY_COL3__I2C2_SCL);
-#elif defined CONFIG_MX6DL
-		/* i2c2 SDA */
-		mxc_iomux_v3_setup_pad(MX6DL_PAD_KEY_ROW3__I2C2_SDA);
 
-		/* i2c2 SCL */
-		mxc_iomux_v3_setup_pad(MX6DL_PAD_KEY_COL3__I2C2_SCL);
+#ifdef CONFIG_I2C_MXC
+
+#ifdef CONFIG_LDO_BYPASS_CHECK
+void ldo_mode_set(int ldo_bypass)
+{
+#ifdef TOLTO_ICORE
+	unsigned char value;
+	/* increase VDDARM/VDDSOC to support 1.2G chip */
+	if (check_1_2G()) {
+		ldo_bypass = 0;	/* ldo_enable on 1.2G chip */
+		printf("1.2G chip, increase VDDARM_IN/VDDSOC_IN\n");
+		/* increase VDDARM to 1.425V */
+		if (i2c_read(0x8, 0x20, 1, &value, 1)) {
+			printf("Read SW1AB error!\n");
+			return;
+		}
+		value &= ~0x3f;
+		value |= 0x2d;
+		if (i2c_write(0x8, 0x20, 1, &value, 1)) {
+			printf("Set SW1AB error!\n");
+			return;
+		}
+		/* increase VDDSOC to 1.425V */
+		if (i2c_read(0x8, 0x2e, 1, &value, 1)) {
+			printf("Read SW1C error!\n");
+			return;
+		}
+		value &= ~0x3f;
+		value |= 0x2d;
+		if (i2c_write(0x8, 0x2e, 1, &value, 1)) {
+			printf("Set SW1C error!\n");
+			return;
+		}
+	}
+#else
+	printf("ldo_mode_set removed \n");
+#endif
+}
+#endif
 #endif
 
-		/* Enable i2c clock */
-		reg = readl(CCM_BASE_ADDR + CLKCTL_CCGR2);
-		reg |= 0x300;
-		writel(reg, CCM_BASE_ADDR + CLKCTL_CCGR2);
+static void setup_iomux_uart(void)
+{
+	imx_iomux_v3_setup_multiple_pads(uart4_pads, ARRAY_SIZE(uart4_pads));
+}
 
-		break;
-	case I2C3_BASE_ADDR:
-#if defined CONFIG_MX6Q
-		/* GPIO_5 for I2C3_SCL */
-		mxc_iomux_v3_setup_pad(MX6Q_PAD_GPIO_5__I2C3_SCL);
+#ifdef CONFIG_FSL_ESDHC
 
-		/* GPIO_16 for I2C3_SDA */
-		mxc_iomux_v3_setup_pad(MX6Q_PAD_EIM_D18__I2C3_SDA);
-#elif defined CONFIG_MX6DL
-		/* GPIO_5 for I2C3_SCL */
-		mxc_iomux_v3_setup_pad(MX6DL_PAD_GPIO_5__I2C3_SCL);
+#define USDHC1_CD_GPIO	IMX_GPIO_NR(1, 1)
 
-		/* GPIO_16 for I2C3_SDA */
-		mxc_iomux_v3_setup_pad(MX6DL_PAD_EIM_D18__I2C3_SDA);
-#endif
+struct fsl_esdhc_cfg usdhc_cfg[3] = {
+       {USDHC4_BASE_ADDR, 1},
+       {USDHC3_BASE_ADDR, 1},
+       {USDHC1_BASE_ADDR, 1},
+};
 
-		/* Enable i2c clock */
-		reg = readl(CCM_BASE_ADDR + CLKCTL_CCGR2);
-		reg |= 0xC00;
-		writel(reg, CCM_BASE_ADDR + CLKCTL_CCGR2);
+// Returns:
+// 0 for SD card boot
+// 1 for eMMC
+int mmc_get_env_devno(void)
+{
+	u32 soc_sbmr = readl(SRC_BASE_ADDR + 0x4);
+	u32 dev_no;
 
-		break;
-	default:
-		printf("Invalid I2C base: 0x%x\n", module_base);
-		break;
-	}
-}
+	/* BOOT_CFG2[3] and BOOT_CFG2[4] */
+	dev_no = (soc_sbmr & 0x00001800) >> 11;
 
-#endif
+	/* on i.Core M6 RQS
+	 */
+	switch(dev_no)
+	{
+		case 2:
+			dev_no = 1;	// SD card
+			break;
+		case 3:
+			dev_no = 0;	// eMMC
+			break;
+		default:			
+			printf("Wrong boot device\n");
+			dev_no = 2;
+			break;			
+	}
+//	printf("mmc_get_env_devno returns %d\n", dev_no);
 
+	return dev_no;
+}
 
-#ifdef CONFIG_IMX_ECSPI
-s32 spi_get_cfg(struct imx_spi_dev_t *dev)
+int board_mmc_getcd(struct mmc *mmc)
 {
-	switch (dev->slave.cs) {
-	case 0:
-		/* PMIC */
-		dev->base = ECSPI1_BASE_ADDR;
-		dev->freq = 25000000;
-		dev->ss_pol = IMX_SPI_ACTIVE_HIGH;
-		dev->ss = 0;
-		dev->fifo_sz = 64 * 4;
-		dev->us_delay = 0;
+	struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
+	int ret = 0;
+
+	switch (cfg->esdhc_base) {
+	case USDHC1_BASE_ADDR:
+		ret = !gpio_get_value(USDHC1_CD_GPIO);
 		break;
-	case 1:
-		/* SPI-NOR */
-		dev->base = ECSPI1_BASE_ADDR;
-		dev->freq = 25000000;
-		dev->ss_pol = IMX_SPI_ACTIVE_LOW;
-		dev->ss = 1;
-		dev->fifo_sz = 64 * 4;
-		dev->us_delay = 0;
+	case USDHC3_BASE_ADDR:
+	case USDHC4_BASE_ADDR:
+		ret = 1;
 		break;
-	default:
-		printf("Invalid Bus ID!\n");
 	}
 
-	return 0;
+	return ret;
 }
 
-
-
-void spi_io_init(struct imx_spi_dev_t *dev)
+int board_mmc_init(bd_t *bis)
 {
-	switch (dev->base) {
-	case ECSPI1_BASE_ADDR:
-#if defined CONFIG_MX6Q
-		/* SCLK */
-		mxc_iomux_v3_setup_pad(MX6Q_PAD_EIM_D16__ECSPI1_SCLK);
+	int i;
 
-		/* MISO */
-		mxc_iomux_v3_setup_pad(MX6Q_PAD_EIM_D17__ECSPI1_MISO);
+	/*
+	* According to the board_mmc_init() the following map is done:
+	* (U-boot device node)    (Physical Port)
+	* mmc0				USDHC4
+	* mmc1				USDHC3
+	* mmc2				USDHC1
+	*/
+	usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
+	usdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
+	usdhc_cfg[2].sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
+
+	usdhc_cfg[0].max_bus_width = 8;
+	usdhc_cfg[1].max_bus_width = 4;
+	usdhc_cfg[2].max_bus_width = 4;
+
+	for (i = 0; i < CONFIG_SYS_FSL_USDHC_NUM; i++) {
+		switch (i) {
+		case 0:
+			imx_iomux_v3_setup_multiple_pads(
+				usdhc4_pads, ARRAY_SIZE(usdhc4_pads));
+			break;
+		case 1:
+			imx_iomux_v3_setup_multiple_pads(
+				usdhc3_pads, ARRAY_SIZE(usdhc3_pads));
+			break;
+		case 2:
+			imx_iomux_v3_setup_multiple_pads(
+				usdhc1_pads, ARRAY_SIZE(usdhc1_pads));
+			gpio_direction_input(USDHC1_CD_GPIO);
+			break;
+		default:
+			printf("Warning: you configured more USDHC controllers"
+				"(%d) than supported by the board\n", i + 1);
+			return 0;
+			}
 
-		/* MOSI */
-		mxc_iomux_v3_setup_pad(MX6Q_PAD_EIM_D18__ECSPI1_MOSI);
+		if (fsl_esdhc_initialize(bis, &usdhc_cfg[i]))
+			printf("Warning: failed to initialize mmc dev %d\n", i);
+	}
 
-		if (dev->ss == 1)
-			mxc_iomux_v3_setup_pad(MX6DL_PAD_EIM_D19__ECSPI1_SS1);
-#elif defined CONFIG_MX6DL
-		/* SCLK */
-		mxc_iomux_v3_setup_pad(MX6DL_PAD_EIM_D16__ECSPI1_SCLK);
+	return 0;
+}
 
-		/* MISO */
-		mxc_iomux_v3_setup_pad(MX6DL_PAD_EIM_D17__ECSPI1_MISO);
+void board_late_mmc_env_init(void)
+{
+	char cmd[32];
+	u32 dev_no = mmc_get_env_devno();
 
-		/* MOSI */
-		mxc_iomux_v3_setup_pad(MX6DL_PAD_EIM_D18__ECSPI1_MOSI);
+	setenv_ulong("mmcdev", dev_no);
 
-		if (dev->ss == 1)
-			mxc_iomux_v3_setup_pad(MX6DL_PAD_EIM_D19__ECSPI1_SS1);
-#endif
-		break;
-	case ECSPI2_BASE_ADDR:
-	case ECSPI3_BASE_ADDR:
-		/* ecspi2-3 fall through */
-		break;
-	default:
-		break;
-	}
+	sprintf(cmd, "mmc dev %d", dev_no);
+	run_command(cmd, 0);
 }
+
 #endif
 
-#ifdef CONFIG_NAND_GPMI
-#if defined CONFIG_MX6Q
-iomux_v3_cfg_t nfc_pads[] = {
-	MX6Q_PAD_NANDF_CLE__RAWNAND_CLE,
-	MX6Q_PAD_NANDF_ALE__RAWNAND_ALE,
-	MX6Q_PAD_NANDF_WP_B__RAWNAND_RESETN,
-	MX6Q_PAD_NANDF_RB0__RAWNAND_READY0,
-	MX6Q_PAD_NANDF_CS0__RAWNAND_CE0N,
-	MX6Q_PAD_NANDF_CS1__RAWNAND_CE1N,
-	MX6Q_PAD_NANDF_CS2__RAWNAND_CE2N,
-	MX6Q_PAD_NANDF_CS3__RAWNAND_CE3N,
-	MX6Q_PAD_SD4_CMD__RAWNAND_RDN,
-	MX6Q_PAD_SD4_CLK__RAWNAND_WRN,
-	MX6Q_PAD_NANDF_D0__RAWNAND_D0,
-	MX6Q_PAD_NANDF_D1__RAWNAND_D1,
-	MX6Q_PAD_NANDF_D2__RAWNAND_D2,
-	MX6Q_PAD_NANDF_D3__RAWNAND_D3,
-	MX6Q_PAD_NANDF_D4__RAWNAND_D4,
-	MX6Q_PAD_NANDF_D5__RAWNAND_D5,
-	MX6Q_PAD_NANDF_D6__RAWNAND_D6,
-	MX6Q_PAD_NANDF_D7__RAWNAND_D7,
-	MX6Q_PAD_SD4_DAT0__RAWNAND_DQS,
-};
-#elif defined CONFIG_MX6DL
-iomux_v3_cfg_t nfc_pads[] = {
-	MX6DL_PAD_NANDF_CLE__RAWNAND_CLE,
-	MX6DL_PAD_NANDF_ALE__RAWNAND_ALE,
-	MX6DL_PAD_NANDF_WP_B__RAWNAND_RESETN,
-	MX6DL_PAD_NANDF_RB0__RAWNAND_READY0,
-	MX6DL_PAD_NANDF_CS0__RAWNAND_CE0N,
-	MX6DL_PAD_NANDF_CS1__RAWNAND_CE1N,
-	MX6DL_PAD_NANDF_CS2__RAWNAND_CE2N,
-	MX6DL_PAD_NANDF_CS3__RAWNAND_CE3N,
-	MX6DL_PAD_SD4_CMD__RAWNAND_RDN,
-	MX6DL_PAD_SD4_CLK__RAWNAND_WRN,
-	MX6DL_PAD_NANDF_D0__RAWNAND_D0,
-	MX6DL_PAD_NANDF_D1__RAWNAND_D1,
-	MX6DL_PAD_NANDF_D2__RAWNAND_D2,
-	MX6DL_PAD_NANDF_D3__RAWNAND_D3,
-	MX6DL_PAD_NANDF_D4__RAWNAND_D4,
-	MX6DL_PAD_NANDF_D5__RAWNAND_D5,
-	MX6DL_PAD_NANDF_D6__RAWNAND_D6,
-	MX6DL_PAD_NANDF_D7__RAWNAND_D7,
-	MX6DL_PAD_SD4_DAT0__RAWNAND_DQS,
+
+#ifdef CONFIG_SYS_USE_NAND
+iomux_v3_cfg_t gpmi_pads[] = {
+	MX6_PAD_NANDF_CLE__RAWNAND_CLE		| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+	MX6_PAD_NANDF_ALE__RAWNAND_ALE		| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+	MX6_PAD_NANDF_WP_B__RAWNAND_RESETN	| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+	MX6_PAD_NANDF_RB0__RAWNAND_READY0	| MUX_PAD_CTRL(GPMI_PAD_CTRL0),
+	MX6_PAD_NANDF_CS0__RAWNAND_CE0N		| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+	MX6_PAD_SD4_CMD__RAWNAND_RDN		| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+	MX6_PAD_SD4_CLK__RAWNAND_WRN		| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+	MX6_PAD_NANDF_D0__RAWNAND_D0		| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+	MX6_PAD_NANDF_D1__RAWNAND_D1		| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+	MX6_PAD_NANDF_D2__RAWNAND_D2		| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+	MX6_PAD_NANDF_D3__RAWNAND_D3		| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+	MX6_PAD_NANDF_D4__RAWNAND_D4		| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+	MX6_PAD_NANDF_D5__RAWNAND_D5		| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+	MX6_PAD_NANDF_D6__RAWNAND_D6		| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+	MX6_PAD_NANDF_D7__RAWNAND_D7		| MUX_PAD_CTRL(GPMI_PAD_CTRL2),
+// TBD	MX6_PAD_SD4_DAT0__RAWNAND_DQS		| MUX_PAD_CTRL(GPMI_PAD_CTRL1),
 };
-#endif
 
-int setup_gpmi_nand(void)
+static void setup_gpmi_nand(void)
 {
-	unsigned int reg;
+	struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
 
 	/* config gpmi nand iomux */
-	mxc_iomux_v3_setup_multiple_pads(nfc_pads,
-			ARRAY_SIZE(nfc_pads));
+	imx_iomux_v3_setup_multiple_pads(gpmi_pads, ARRAY_SIZE(gpmi_pads));
+
+	/* gate ENFC_CLK_ROOT clock first,before clk source switch */
+	clrbits_le32(&mxc_ccm->CCGR2, MXC_CCM_CCGR2_IOMUX_IPT_CLK_IO_MASK);
+
+	/* config gpmi and bch clock to 100 MHz */
+	clrsetbits_le32(&mxc_ccm->cs2cdr,
+			MXC_CCM_CS2CDR_ENFC_CLK_PODF_MASK |
+			MXC_CCM_CS2CDR_ENFC_CLK_PRED_MASK |
+			MXC_CCM_CS2CDR_ENFC_CLK_SEL_MASK,
+			MXC_CCM_CS2CDR_ENFC_CLK_PODF(0) |
+			MXC_CCM_CS2CDR_ENFC_CLK_PRED(3) |
+			MXC_CCM_CS2CDR_ENFC_CLK_SEL(3));
 
-	/* config gpmi and bch clock to 20Mhz, from pll2 400M pfd*/
-	reg = readl(CCM_BASE_ADDR + CLKCTL_CS2CDR);
-	reg &= 0xF800FFFF;
-	reg |= 0x02630000;
-	writel(reg, CCM_BASE_ADDR + CLKCTL_CS2CDR);
+	/* enable ENFC_CLK_ROOT clock */
+	setbits_le32(&mxc_ccm->CCGR2, MXC_CCM_CCGR2_IOMUX_IPT_CLK_IO_MASK);
 
 	/* enable gpmi and bch clock gating */
-	reg = readl(CCM_BASE_ADDR + CLKCTL_CCGR4);
-	reg |= 0xFF003000;
-	writel(reg, CCM_BASE_ADDR + CLKCTL_CCGR4);
+	setbits_le32(&mxc_ccm->CCGR4,
+		     MXC_CCM_CCGR4_RAWNAND_U_BCH_INPUT_APB_MASK |
+		     MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_BCH_MASK |
+		     MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_GPMI_IO_MASK |
+		     MXC_CCM_CCGR4_RAWNAND_U_GPMI_INPUT_APB_MASK |
+		     MXC_CCM_CCGR4_PL301_MX6QPER1_BCH_OFFSET);
 
 	/* enable apbh clock gating */
-	reg = readl(CCM_BASE_ADDR + CLKCTL_CCGR0);
-	reg |= 0x0030;
-	writel(reg, CCM_BASE_ADDR + CLKCTL_CCGR0);
-
+	setbits_le32(&mxc_ccm->CCGR0, MXC_CCM_CCGR0_APBHDMA_MASK);
 }
 #endif
 
-#ifdef CONFIG_NET_MULTI
-int board_eth_init(bd_t *bis)
+#ifdef CONFIG_CMD_SATA
+int setup_sata(void)
 {
-	int rc = -ENODEV;
+	struct iomuxc_base_regs *const iomuxc_regs
+		= (struct iomuxc_base_regs *) IOMUXC_BASE_ADDR;
+	int ret = enable_sata_clock();
+	if (ret)
+		return ret;
+
+	clrsetbits_le32(&iomuxc_regs->gpr[13],
+			IOMUXC_GPR13_SATA_MASK,
+			IOMUXC_GPR13_SATA_PHY_8_RXEQ_3P0DB
+			|IOMUXC_GPR13_SATA_PHY_7_SATA2M
+			|IOMUXC_GPR13_SATA_SPEED_3G
+			|(3<<IOMUXC_GPR13_SATA_PHY_6_SHIFT)
+			|IOMUXC_GPR13_SATA_SATA_PHY_5_SS_DISABLED
+			|IOMUXC_GPR13_SATA_SATA_PHY_4_ATTEN_9_16
+			|IOMUXC_GPR13_SATA_PHY_3_TXBOOST_0P00_DB
+			|IOMUXC_GPR13_SATA_PHY_2_TX_1P104V
+			|IOMUXC_GPR13_SATA_PHY_1_SLOW);
 
-	return rc;
+	return 0;
 }
 #endif
 
-#ifdef CONFIG_CMD_MMC
+int mx6_rgmii_rework(struct phy_device *phydev)
+{
+//	printf("Configuring skew for i.Core RQS\n");  
+      //write register 6 addr 2 TXD[0:3] skew
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0d, 0x0002);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0e, 0x0006);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0d, 0x4002);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0e, 0x4111);
 
-struct fsl_esdhc_cfg usdhc_cfg[3] = {
-       {USDHC3_BASE_ADDR, 1},
-       {USDHC4_BASE_ADDR, 1},
-       {USDHC1_BASE_ADDR, 1},
-};
+       //write register 5 addr 2 RXD[0:3] skew
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0d, 0x0002);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0e, 0x0005);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0d, 0x4002);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0e, 0x47a7);
 
-#ifdef CONFIG_DYNAMIC_MMC_DEVNO
-int get_mmc_env_devno(void)
+       //write register 4 addr 2 RX_DV TX_EN skew
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0d, 0x0002);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0e, 0x0004);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0d, 0x4002);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0e, 0x004A);
+
+       //write register 8 addr 2 clock skew
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0d, 0x0002);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0e, 0x0008);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0d, 0x4002);
+	phy_write(phydev, MDIO_DEVAD_NONE, 0x0e, 0x0273);
+
+}
+
+
+int board_phy_config(struct phy_device *phydev)
 {
-	uint soc_sbmr = readl(SRC_BASE_ADDR + 0x4);
+	mx6_rgmii_rework(phydev);
 
-	/* BOOT_CFG2[3] and BOOT_CFG2[4] */
-	return (soc_sbmr & 0x00001800) >> 11;
+	if (phydev->drv->config)
+		phydev->drv->config(phydev);
+
+	return 0;
 }
-#endif
 
-iomux_v3_cfg_t mx6_usdhc1_pads[] = {
-#if defined CONFIG_MX6Q
-	MX6Q_PAD_SD1_CLK__USDHC1_CLK,
-	MX6Q_PAD_SD1_CMD__USDHC1_CMD,
-	MX6Q_PAD_SD1_DAT0__USDHC1_DAT0,
-	MX6Q_PAD_SD1_DAT1__USDHC1_DAT1,
-	MX6Q_PAD_SD1_DAT2__USDHC1_DAT2,
-	MX6Q_PAD_SD1_DAT3__USDHC1_DAT3,
-       MX6Q_PAD_GPIO_1__GPIO_1_1, 	/* CD */
-#elif defined CONFIG_MX6DL
-	MX6DL_PAD_SD1_CLK__USDHC1_CLK,
-	MX6DL_PAD_SD1_CMD__USDHC1_CMD,
-	MX6DL_PAD_SD1_DAT0__USDHC1_DAT0,
-	MX6DL_PAD_SD1_DAT1__USDHC1_DAT1,
-	MX6DL_PAD_SD1_DAT2__USDHC1_DAT2,
-	MX6DL_PAD_SD1_DAT3__USDHC1_DAT3,
-       MX6DL_PAD_GPIO_1__GPIO_1_1, 	/* CD */
-#endif
+#if defined(CONFIG_VIDEO_IPUV3)
+static iomux_v3_cfg_t const rgb_pads[] = {
+	MX6_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK,
+	MX6_PAD_DI0_PIN15__IPU1_DI0_PIN15,
+	MX6_PAD_DI0_PIN2__IPU1_DI0_PIN2,
+	MX6_PAD_DI0_PIN3__IPU1_DI0_PIN3,
+	MX6_PAD_DI0_PIN4__GPIO_4_20 | MUX_PAD_CTRL(ENET_PAD_CTRL),
+	MX6_PAD_DISP0_DAT0__IPU1_DISP0_DAT_0,
+	MX6_PAD_DISP0_DAT1__IPU1_DISP0_DAT_1,
+	MX6_PAD_DISP0_DAT2__IPU1_DISP0_DAT_2,
+	MX6_PAD_DISP0_DAT3__IPU1_DISP0_DAT_3,
+	MX6_PAD_DISP0_DAT4__IPU1_DISP0_DAT_4,
+	MX6_PAD_DISP0_DAT5__IPU1_DISP0_DAT_5,
+	MX6_PAD_DISP0_DAT6__IPU1_DISP0_DAT_6,
+	MX6_PAD_DISP0_DAT7__IPU1_DISP0_DAT_7,
+	MX6_PAD_DISP0_DAT8__IPU1_DISP0_DAT_8,
+	MX6_PAD_DISP0_DAT9__IPU1_DISP0_DAT_9,
+	MX6_PAD_DISP0_DAT10__IPU1_DISP0_DAT_10,
+	MX6_PAD_DISP0_DAT11__IPU1_DISP0_DAT_11,
+	MX6_PAD_DISP0_DAT12__IPU1_DISP0_DAT_12,
+	MX6_PAD_DISP0_DAT13__IPU1_DISP0_DAT_13,
+	MX6_PAD_DISP0_DAT14__IPU1_DISP0_DAT_14,
+	MX6_PAD_DISP0_DAT15__IPU1_DISP0_DAT_15,
+	MX6_PAD_DISP0_DAT16__IPU1_DISP0_DAT_16,
+	MX6_PAD_DISP0_DAT17__IPU1_DISP0_DAT_17,
 };
 
+#define RGB_BACKLIGHT_GP IMX_GPIO_NR(4, 20)
 
-iomux_v3_cfg_t mx6_usdhc2_pads[] = {
-#if defined CONFIG_MX6Q
-	MX6Q_PAD_SD2_CLK__USDHC2_CLK,
-	MX6Q_PAD_SD2_CMD__USDHC2_CMD,
-	MX6Q_PAD_SD2_DAT0__USDHC2_DAT0,
-	MX6Q_PAD_SD2_DAT1__USDHC2_DAT1,
-	MX6Q_PAD_SD2_DAT2__USDHC2_DAT2,
-	MX6Q_PAD_SD2_DAT3__USDHC2_DAT3,
-#elif defined CONFIG_MX6DL
-	MX6DL_PAD_SD2_CLK__USDHC2_CLK,
-	MX6DL_PAD_SD2_CMD__USDHC2_CMD,
-	MX6DL_PAD_SD2_DAT0__USDHC2_DAT0,
-	MX6DL_PAD_SD2_DAT1__USDHC2_DAT1,
-	MX6DL_PAD_SD2_DAT2__USDHC2_DAT2,
-	MX6DL_PAD_SD2_DAT3__USDHC2_DAT3,
-#endif
-};
+static void enable_rgb(struct display_info_t const *dev)
+{
+	imx_iomux_v3_setup_multiple_pads(
+		rgb_pads,
+		 ARRAY_SIZE(rgb_pads));
+	gpio_direction_output(RGB_BACKLIGHT_GP, 1);
+}
 
-iomux_v3_cfg_t mx6_usdhc3_pads[] = {
-#if defined CONFIG_MX6Q
-	MX6Q_PAD_SD3_CLK__USDHC3_CLK,
-	MX6Q_PAD_SD3_CMD__USDHC3_CMD,
-	MX6Q_PAD_SD3_DAT0__USDHC3_DAT0,
-	MX6Q_PAD_SD3_DAT1__USDHC3_DAT1,
-	MX6Q_PAD_SD3_DAT2__USDHC3_DAT2,
-	MX6Q_PAD_SD3_DAT3__USDHC3_DAT3,
-	MX6Q_PAD_SD3_DAT4__USDHC3_DAT4,
-	MX6Q_PAD_SD3_DAT5__USDHC3_DAT5,
-	MX6Q_PAD_SD3_DAT6__USDHC3_DAT6,
-	MX6Q_PAD_SD3_DAT7__USDHC3_DAT7,
-#elif defined CONFIG_MX6DL
-	MX6DL_PAD_SD3_CLK__USDHC3_CLK,
-	MX6DL_PAD_SD3_CMD__USDHC3_CMD,
-	MX6DL_PAD_SD3_DAT0__USDHC3_DAT0,
-	MX6DL_PAD_SD3_DAT1__USDHC3_DAT1,
-	MX6DL_PAD_SD3_DAT2__USDHC3_DAT2,
-	MX6DL_PAD_SD3_DAT3__USDHC3_DAT3,
-	MX6DL_PAD_SD3_DAT4__USDHC3_DAT4,
-	MX6DL_PAD_SD3_DAT5__USDHC3_DAT5,
-	MX6DL_PAD_SD3_DAT6__USDHC3_DAT6,
-	MX6DL_PAD_SD3_DAT7__USDHC3_DAT7,
-#endif
+struct display_info_t {
+	int	bus;
+	int	addr;
+	int	pixfmt;
+	int	(*detect)(struct display_info_t const *dev);
+	void	(*enable)(struct display_info_t const *dev);
+	struct	fb_videomode mode;
 };
 
-iomux_v3_cfg_t mx6_usdhc4_pads[] = {
-#if defined CONFIG_MX6Q
-	MX6Q_PAD_SD4_CLK__USDHC4_CLK,
-	MX6Q_PAD_SD4_CMD__USDHC4_CMD,
-	MX6Q_PAD_SD4_DAT0__USDHC4_DAT0,
-	MX6Q_PAD_SD4_DAT1__USDHC4_DAT1,
-	MX6Q_PAD_SD4_DAT2__USDHC4_DAT2,
-	MX6Q_PAD_SD4_DAT3__USDHC4_DAT3,
-	MX6Q_PAD_SD4_DAT4__USDHC4_DAT4,
-	MX6Q_PAD_SD4_DAT5__USDHC4_DAT5,
-	MX6Q_PAD_SD4_DAT6__USDHC4_DAT6,
-	MX6Q_PAD_SD4_DAT7__USDHC4_DAT7,
-	MX6Q_PAD_NANDF_ALE__USDHC4_RST,
-#elif defined CONFIG_MX6DL
-	MX6DL_PAD_SD4_CLK__USDHC4_CLK,
-	MX6DL_PAD_SD4_CMD__USDHC4_CMD,
-	MX6DL_PAD_SD4_DAT0__USDHC4_DAT0,
-	MX6DL_PAD_SD4_DAT1__USDHC4_DAT1,
-	MX6DL_PAD_SD4_DAT2__USDHC4_DAT2,
-	MX6DL_PAD_SD4_DAT3__USDHC4_DAT3,
-	MX6DL_PAD_SD4_DAT4__USDHC4_DAT4,
-	MX6DL_PAD_SD4_DAT5__USDHC4_DAT5,
-	MX6DL_PAD_SD4_DAT6__USDHC4_DAT6,
-	MX6DL_PAD_SD4_DAT7__USDHC4_DAT7,
-	MX6DL_PAD_NANDF_ALE__USDHC4_RST,
-#endif
-};
+static void disable_lvds(struct display_info_t const *dev)
+{
+	struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
+
+	int reg = readl(&iomux->gpr[2]);
+
+	reg &= ~(IOMUXC_GPR2_LVDS_CH0_MODE_MASK |
+		 IOMUXC_GPR2_LVDS_CH1_MODE_MASK);
 
-int usdhc_gpio_init(bd_t *bis)
+	writel(reg, &iomux->gpr[2]);
+}
+
+static void do_enable_hdmi(struct display_info_t const *dev)
 {
-	s32 status = 0;
-	u32 index = 0;
+	disable_lvds(dev);
+	imx_enable_hdmi_phy();
+}
 
-	for (index = 0; index < CONFIG_SYS_FSL_USDHC_NUM; index++) {
-		switch (index) {
-		case 0:
-			mxc_iomux_v3_setup_multiple_pads(mx6_usdhc3_pads,
-							 sizeof
-							 (mx6_usdhc3_pads) /
-							 sizeof(mx6_usdhc3_pads
-								[0]));
-			break;
-		case 1:
-			/* TBD */
-			mxc_iomux_v3_setup_multiple_pads(mx6_usdhc4_pads,
-							 sizeof
-							 (mx6_usdhc4_pads) /
-							 sizeof(mx6_usdhc4_pads
-								[0]));
-			break;
-		case 2:
-			/* TBD */
-			mxc_iomux_v3_setup_multiple_pads(mx6_usdhc1_pads,
-							 sizeof
-							 (mx6_usdhc1_pads) /
-							 sizeof(mx6_usdhc1_pads
-								[0]));
-			break;
-		default:
-			printf("Warning: you configured more USDHC controllers"
-			       "(%d) then supported by the board (%d)\n",
-			       index + 1, CONFIG_SYS_FSL_USDHC_NUM);
-			return status;
+static struct display_info_t const displays[] = {{
+	.bus	= -1,
+	.addr	= 0,
+	.pixfmt	= IPU_PIX_FMT_RGB666,
+	.detect	= NULL,
+	.enable	= enable_rgb,
+	.mode	= {
+		.name           = "Amp-WD",
+		.refresh        = 60,
+		.xres           = 800,
+		.yres           = 480,
+		.pixclock       = 30000,
+		.left_margin    = 30,
+		.right_margin   = 30,
+		.upper_margin   = 5,
+		.lower_margin   = 5,
+		.hsync_len      = 64,
+		.vsync_len      = 20,
+		.sync           = FB_SYNC_CLK_LAT_FALL,
+		.vmode          = FB_VMODE_NONINTERLACED
+} }, {
+	.bus	= -1,
+	.addr	= 0,
+	.pixfmt	= IPU_PIX_FMT_RGB666,
+	.detect	= NULL,
+	.enable	= NULL,
+	.mode	= {
+		.name           = "Hannstar-XGA",
+		.refresh        = 60,
+		.xres           = 800,
+		.yres           = 480,
+		.pixclock       = 15385,
+		.left_margin    = 220,
+		.right_margin   = 40,
+		.upper_margin   = 21,
+		.lower_margin   = 7,
+		.hsync_len      = 60,
+		.vsync_len      = 10,
+		.sync           = FB_SYNC_EXT,
+		.vmode          = FB_VMODE_NONINTERLACED
+} }, {
+	.bus	= -1,
+	.addr	= 0,
+	.pixfmt	= IPU_PIX_FMT_RGB24,
+	.detect	= NULL,
+	.enable	= do_enable_hdmi,
+	.mode	= {
+		.name           = "HDMI",
+		.refresh        = 60,
+		.xres           = 640,
+		.yres           = 480,
+		.pixclock       = 39721,
+		.left_margin    = 48,
+		.right_margin   = 16,
+		.upper_margin   = 33,
+		.lower_margin   = 10,
+		.hsync_len      = 96,
+		.vsync_len      = 2,
+		.sync           = 0,
+		.vmode          = FB_VMODE_NONINTERLACED
+} } };
+
+int board_video_skip(void)
+{
+	int i;
+	int ret;
+	char const *panel = getenv("panel");
+
+	if (!panel) {
+		for (i = 0; i < ARRAY_SIZE(displays); i++) {
+			struct display_info_t const *dev = displays+i;
+			if (dev->detect && dev->detect(dev)) {
+				panel = dev->mode.name;
+				printf("auto-detected panel %s\n", panel);
+				break;
+			}
+		}
+		if (!panel) {
+			panel = displays[0].mode.name;
+			printf("No panel detected: default to %s\n", panel);
+			i = 0;
 		}
-		printf("inizializing USDHC %d CONFIG_SYS_FSL_USDHC_NUM %d \n",index,CONFIG_SYS_FSL_USDHC_NUM);
-		status |= fsl_esdhc_initialize(bis, &usdhc_cfg[index]);
+	} else {
+		for (i = 0; i < ARRAY_SIZE(displays); i++) {
+			if (!strcmp(panel, displays[i].mode.name))
+				break;
+		}
+	}
+
+	if (i < ARRAY_SIZE(displays)) {
+		ret = ipuv3_fb_init(&displays[i].mode, 0,
+				    displays[i].pixfmt);
+		if (!ret) {
+			if (displays[i].enable)
+				displays[i].enable(displays+i);
+			printf("Display: %s (%ux%u)\n",
+			       displays[i].mode.name,
+			       displays[i].mode.xres,
+			       displays[i].mode.yres);
+		} else
+			printf("LCD %s cannot be configured: %d\n",
+			       displays[i].mode.name, ret);
+	} else {
+		printf("unsupported panel %s\n", panel);
+		return -EINVAL;
 	}
 
-	return status;
+	return 0;
 }
 
-int board_mmc_init(bd_t *bis)
+iomux_v3_cfg_t const backlight_pads[] = {
+	MX6_PAD_SD4_DAT1__GPIO_2_9 | MUX_PAD_CTRL(ENET_PAD_CTRL),
+};
+
+static void setup_iomux_backlight(void)
 {
-	if (!usdhc_gpio_init(bis))
-		return 0;
-	else
-		return -1;
+	imx_iomux_v3_setup_multiple_pads(backlight_pads,
+					 ARRAY_SIZE(backlight_pads));
+	gpio_direction_output(IMX_GPIO_NR(2, 9), 1);
 }
 
-/* For DDR mode operation, provide target delay parameter for each SD port.
- * Use cfg->esdhc_base to distinguish the SD port #. The delay for each port
- * is dependent on signal layout for that particular port.  If the following
- * CONFIG is not defined, then the default target delay value will be used.
+static void setup_display(void)
+{
+	struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
+	struct anatop_regs *anatop = (struct anatop_regs *)ANATOP_BASE_ADDR;
+	struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
+	int reg;
+
+	enable_ipu_clock();
+	imx_setup_hdmi();
+	/* Turn on LDB0,IPU,IPU DI0 clocks */
+	reg = __raw_readl(&mxc_ccm->CCGR3);
+	reg |=  (MXC_CCM_CCGR3_LDB_DI0_MASK | 0xffff); //TBD MM MP:
+	printf("CCGR3 = 0x%x\n", reg);
+	writel(reg, &mxc_ccm->CCGR3);
+
+	/* set PFD1_FRAC to 0x13 == 455 MHz (480*18)/0x13 */
+	writel(ANATOP_PFD_480_PFD1_FRAC_MASK, &anatop->pfd_480_clr);
+	writel(0x13<<ANATOP_PFD_480_PFD1_FRAC_SHIFT, &anatop->pfd_480_set);
+
+	/* set LDB0, LDB1 clk select to 011/011 */
+	reg = readl(&mxc_ccm->cs2cdr);
+	reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK
+		 |MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_MASK);
+	reg |= (3<<MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_OFFSET)
+	      |(3<<MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET);
+	writel(reg, &mxc_ccm->cs2cdr);
+
+	reg = readl(&mxc_ccm->cscmr2);
+	reg |= MXC_CCM_CSCMR2_LDB_DI0_IPU_DIV;
+	writel(reg, &mxc_ccm->cscmr2);
+
+	reg = readl(&mxc_ccm->chsccdr);
+	reg |= (CHSCCDR_CLK_SEL_LDB_DI0
+		<<MXC_CCM_CHSCCDR_IPU1_DI0_CLK_SEL_OFFSET);
+	writel(reg, &mxc_ccm->chsccdr);
+
+	reg = IOMUXC_GPR2_BGREF_RRMODE_EXTERNAL_RES
+	     |IOMUXC_GPR2_DI1_VS_POLARITY_ACTIVE_HIGH
+	     |IOMUXC_GPR2_DI0_VS_POLARITY_ACTIVE_LOW
+	     |IOMUXC_GPR2_BIT_MAPPING_CH1_SPWG
+	     |IOMUXC_GPR2_DATA_WIDTH_CH1_18BIT
+	     |IOMUXC_GPR2_BIT_MAPPING_CH0_SPWG
+	     |IOMUXC_GPR2_DATA_WIDTH_CH0_18BIT
+	     |IOMUXC_GPR2_LVDS_CH1_MODE_DISABLED
+	     |IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0;
+	writel(reg, &iomux->gpr[2]);
+
+	reg = readl(&iomux->gpr[3]);
+	reg = (reg & ~IOMUXC_GPR3_LVDS0_MUX_CTL_MASK)
+	    | (IOMUXC_GPR3_MUX_SRC_IPU1_DI0
+	       <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET);
+	writel(reg, &iomux->gpr[3]);
+}
+#endif /* CONFIG_VIDEO_IPUV3 */
+
+/*
+ * Do not overwrite the console
+ * Use always serial for U-Boot console
  */
-#ifdef CONFIG_GET_DDR_TARGET_DELAY
-u32 get_ddr_delay(struct fsl_esdhc_cfg *cfg)
+int overwrite_console(void)
 {
-	/* No delay required  */
-	return 0;
+	return 1;
 }
-#endif
 
-#endif
 
-int board_init(void)
+#define ENET_PHY_RST IMX_GPIO_NR(7, 12)
+int board_eth_init(bd_t *bis)
 {
-#ifdef CONFIG_MFG
-/* MFG firmware need reset usb to avoid host crash firstly */
-#define USBCMD 0x140
-	int val = readl(OTG_BASE_ADDR + USBCMD);
-	val &= ~0x1;		/*RS bit */
-	writel(val, OTG_BASE_ADDR + USBCMD);
-#endif
-	mxc_iomux_v3_init((void *)IOMUXC_BASE_ADDR);
-	setup_boot_device();
-	fsl_set_system_rev();
+	int ret;
 
-	/* board id for linux */
-	gd->bd->bi_arch_number = MACH_TYPE_MX6Q_SABRELITE;
+/* TBD RQS
+	enable_enet_clock();
 
-	/* address of boot parameters */
-	gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
+	gpio_direction_output(ENET_PHY_RST, 0);
+	udelay(10000);
+	gpio_set_value(ENET_PHY_RST, 1);
+*/
+	ret = cpu_eth_init(bis);
+	if (ret)
+		printf("FEC MXC: %s:failed\n", __func__);
+
+	return 0;
+}
 
-	setup_uart();
 
-#ifdef CONFIG_I2C_MXC
-	setup_i2c(CONFIG_SYS_I2C_PORT);
+u32 get_board_rev(void)
+{
+	return (0);
+}
+
+int board_early_init_f(void)
+{
+	setup_iomux_uart();
+
+#if defined(CONFIG_VIDEO_IPUV3)
+	setup_display();
 #endif
 
-#ifdef CONFIG_NAND_GPMI
+#ifdef CONFIG_SYS_USE_NAND
 	setup_gpmi_nand();
 #endif
 
+#ifdef CONFIG_CMD_SATA
+	setup_sata();
+#endif
+
 	return 0;
 }
 
-#ifdef CONFIG_ANDROID_RECOVERY
-
-int check_recovery_cmd_file(void)
+int board_init(void)
 {
-	int button_pressed = 0;
-	int recovery_mode = 0;
-	u32 reg;
+	/* address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
 
-	recovery_mode = check_and_clean_recovery_flag();
+	setup_iomux_enet();
 
-	/* Check Recovery Combo Button press or not. */
-#if defined CONFIG_MX6Q
-	mxc_iomux_v3_setup_pad(MX6Q_PAD_GPIO_19__GPIO_4_5);
-#elif defined CONFIG_MX6DL
-	mxc_iomux_v3_setup_pad(MX6DL_PAD_GPIO_19__GPIO_4_5);
-#endif
-	reg = readl(GPIO4_BASE_ADDR + GPIO_GDIR);
-	reg &= ~(1<<5);
-	writel(reg, GPIO4_BASE_ADDR + GPIO_GDIR);
-	reg = readl(GPIO4_BASE_ADDR + GPIO_PSR);
-	if (!(reg & (1 << 5))) { /* VOL_DN key is low assert */
-		button_pressed = 1;
-		printf("Recovery key pressed\n");
-	}
-
-	return recovery_mode || button_pressed;
+	return 0;
 }
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+	/* 4 bit bus width */
+	{"mmc0", MAKE_CFGVAL(0x40, 0x30, 0x00, 0x00)},
+	{NULL,   0},
+};
 #endif
 
 int board_late_init(void)
 {
-	return 0;
-}
-
-
-iomux_v3_cfg_t enet_pads[] = {
-#if defined CONFIG_MX6Q
-	MX6Q_PAD_ENET_MDIO__ENET_MDIO,
-	MX6Q_PAD_ENET_MDC__ENET_MDC,
-	MX6Q_PAD_RGMII_TXC__ENET_RGMII_TXC,
-	MX6Q_PAD_RGMII_TD0__ENET_RGMII_TD0,
-	MX6Q_PAD_RGMII_TD1__ENET_RGMII_TD1,
-	MX6Q_PAD_RGMII_TD2__ENET_RGMII_TD2,
-	MX6Q_PAD_RGMII_TD3__ENET_RGMII_TD3,
-	MX6Q_PAD_RGMII_TX_CTL__ENET_RGMII_TX_CTL,
-	/* pin 35 - 1 (PHY_AD2) on reset */
-	MX6Q_PAD_RGMII_RXC__GPIO_6_30,
-	/* pin 32 - 1 - (MODE0) all */
-	MX6Q_PAD_RGMII_RD0__GPIO_6_25,
-	/* pin 31 - 1 - (MODE1) all */
-	MX6Q_PAD_RGMII_RD1__GPIO_6_27,
-	/* pin 28 - 1 - (MODE2) all */
-	MX6Q_PAD_RGMII_RD2__GPIO_6_28,
-	/* pin 27 - 1 - (MODE3) all */
-	MX6Q_PAD_RGMII_RD3__GPIO_6_29,
-	/* pin 33 - 1 - (CLK125_EN) 125Mhz clockout enabled */
-	MX6Q_PAD_RGMII_RX_CTL__GPIO_6_24,
-	MX6Q_PAD_GPIO_0__CCM_CLKO,
-	MX6Q_PAD_GPIO_3__CCM_CLKO2,
-	MX6Q_PAD_ENET_REF_CLK__ENET_TX_CLK,
-#elif defined CONFIG_MX6DL
-	MX6DL_PAD_ENET_MDIO__ENET_MDIO,
-	MX6DL_PAD_ENET_MDC__ENET_MDC,
-	MX6DL_PAD_RGMII_TXC__ENET_RGMII_TXC,
-	MX6DL_PAD_RGMII_TD0__ENET_RGMII_TD0,
-	MX6DL_PAD_RGMII_TD1__ENET_RGMII_TD1,
-	MX6DL_PAD_RGMII_TD2__ENET_RGMII_TD2,
-	MX6DL_PAD_RGMII_TD3__ENET_RGMII_TD3,
-	MX6DL_PAD_RGMII_TX_CTL__ENET_RGMII_TX_CTL,
-	/* pin 35 - 1 (PHY_AD2) on reset */
-	MX6DL_PAD_RGMII_RXC__GPIO_6_30,
-	/* pin 32 - 1 - (MODE0) all */
-	MX6DL_PAD_RGMII_RD0__GPIO_6_25,
-	/* pin 31 - 1 - (MODE1) all */
-	MX6DL_PAD_RGMII_RD1__GPIO_6_27,
-	/* pin 28 - 1 - (MODE2) all */
-	MX6DL_PAD_RGMII_RD2__GPIO_6_28,
-	/* pin 27 - 1 - (MODE3) all */
-	MX6DL_PAD_RGMII_RD3__GPIO_6_29,
-	/* pin 33 - 1 - (CLK125_EN) 125Mhz clockout enabled */
-	MX6DL_PAD_RGMII_RX_CTL__GPIO_6_24,
-	MX6DL_PAD_GPIO_0__CCM_CLKO,
-	MX6DL_PAD_GPIO_3__CCM_CLKO2,
-	MX6DL_PAD_ENET_REF_CLK__ENET_TX_CLK,
+	int ret;
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
 #endif
-};
 
-iomux_v3_cfg_t enet_pads_final[] = {
-#if defined CONFIG_MX6Q
-	MX6Q_PAD_RGMII_RXC__ENET_RGMII_RXC,
-	MX6Q_PAD_RGMII_RD0__ENET_RGMII_RD0,
-	MX6Q_PAD_RGMII_RD1__ENET_RGMII_RD1,
-	MX6Q_PAD_RGMII_RD2__ENET_RGMII_RD2,
-	MX6Q_PAD_RGMII_RD3__ENET_RGMII_RD3,
-	MX6Q_PAD_RGMII_RX_CTL__ENET_RGMII_RX_CTL,
-#elif defined CONFIG_MX6DL
-	MX6DL_PAD_RGMII_RXC__ENET_RGMII_RXC,
-	MX6DL_PAD_RGMII_RD0__ENET_RGMII_RD0,
-	MX6DL_PAD_RGMII_RD1__ENET_RGMII_RD1,
-	MX6DL_PAD_RGMII_RD2__ENET_RGMII_RD2,
-	MX6DL_PAD_RGMII_RD3__ENET_RGMII_RD3,
-	MX6DL_PAD_RGMII_RX_CTL__ENET_RGMII_RX_CTL,
-#endif
-};
+#ifdef CONFIG_I2C_MXC
+	setup_i2c(1, CONFIG_SYS_I2C_SPEED,
+			CONFIG_SYS_I2C_SLAVE, &i2c_pad_info1);
 
+	/*setup i2c info 2*/
+	setup_i2c(2, CONFIG_SYS_I2C_SPEED,
+					CONFIG_SYS_I2C_SLAVE + 1, &i2c_pad_info2);
 
-#if 1 //def DEBUG
-static int phy_read(char *devname, unsigned char addr, unsigned char reg,
-		    unsigned short *pdata)
-{
-	int ret = miiphy_read(devname, addr, reg, pdata);
 	if (ret)
-		printf("Error reading from %s PHY addr=%02x reg=%02x\n",
-		       devname, addr, reg);
-	return ret;
-}
+		return -1;
 #endif
 
-static int phy_write(char *devname, unsigned char addr, unsigned char reg,
-		     unsigned short value)
-{
-	int ret = miiphy_write(devname, addr, reg, value);
-	if (ret)
-		printf("Error writing to %s PHY addr=%02x reg=%02x\n", devname,
-		       addr, reg);
+#ifdef CONFIG_ENV_IS_IN_MMC
+	board_late_mmc_env_init();
+#endif
 
-	return ret;
+	return 0;
 }
 
-int mx6_rgmii_rework(char *devname, int phy_addr)
+#ifdef CONFIG_FASTBOOT
+
+void board_fastboot_setup(void)
 {
- unsigned short app;
-#if 0
-	/* To advertise only 10 Mbs */
-	phy_write(devname, phy_addr, 0x4, 0x61);
-	phy_write(devname, phy_addr, 0x9, 0x0c00);
-#endif
+	switch (get_boot_device()) {
+#if defined(CONFIG_FASTBOOT_STORAGE_SATA)
+	case SATA_BOOT:
+		if (!getenv("fastboot_dev"))
+			setenv("fastboot_dev", "sata");
+		if (!getenv("bootcmd"))
+			setenv("bootcmd", "booti sata");
+		break;
+#endif /*CONFIG_FASTBOOT_STORAGE_SATA*/
+#if defined(CONFIG_FASTBOOT_STORAGE_MMC)
+	case SD3_BOOT:
+	case MMC3_BOOT:
+		if (!getenv("fastboot_dev"))
+			setenv("fastboot_dev", "mmc0");
+		if (!getenv("bootcmd"))
+			setenv("bootcmd", "booti mmc0");
+		break;
+	case SD4_BOOT:
+	case MMC4_BOOT:
+		if (!getenv("fastboot_dev"))
+			setenv("fastboot_dev", "mmc1");
+		if (!getenv("bootcmd"))
+			setenv("bootcmd", "booti mmc1");
+		break;
+#endif /*CONFIG_FASTBOOT_STORAGE_MMC*/
+#if defined(CONFIG_FASTBOOT_STORAGE_NAND)
+	case NAND_BOOT:
+		if (!getenv("fastboot_dev"))
+			setenv("fastboot_dev", "nand");
+		if (!getenv("fbparts"))
+			setenv("fbparts",
+			 "16m@16m(boot) 128m@32m(recovery) 810m@160m(android_root)ubifs");
+		if (!getenv("bootcmd"))
+			setenv("bootcmd",
+				"nand read ${loadaddr} ${boot_nand_offset} "
+				"${boot_nand_size};booti ${loadaddr}");
+		break;
+#endif /*CONFIG_FASTBOOT_STORAGE_NAND*/
+	default:
+		printf("unsupported boot devices\n");
+		break;
+	}
+}
 
-	/* enable master mode, force phy to 100Mbps */
-	phy_write(devname, phy_addr, 0x9, 0x1c00);
-#if 0
-	/* min rx data delay */
-	phy_write(devname, phy_addr, 0x0b, 0x8105);
-	phy_write(devname, phy_addr, 0x0c, 0x0000);
-
-	/* max rx/tx clock delay, min rx/tx control delay */
-	phy_write(devname, phy_addr, 0x0b, 0x8104);
-	phy_write(devname, phy_addr, 0x0c, 0xf0f0);
-	phy_write(devname, phy_addr, 0x0b, 0x104);
-#endif
-#if defined CONFIG_MX6Q    
-       //write register 6 addr 2 TXD[0:3] skew
-	phy_write(devname, phy_addr, 0x0d, 0x0002);
-	phy_write(devname, phy_addr, 0x0e, 0x0006);
-	phy_write(devname, phy_addr, 0x0d, 0x4002);
-	phy_write(devname, phy_addr, 0x0e, 0x3333);
+#ifdef CONFIG_ANDROID_RECOVERY
 
-       //write register 5 addr 2 RXD[0:3] skew
-	phy_write(devname, phy_addr, 0x0d, 0x0002);
-	phy_write(devname, phy_addr, 0x0e, 0x0005);
-	phy_write(devname, phy_addr, 0x0d, 0x4002);
-	phy_write(devname, phy_addr, 0x0e, 0x7777);
+#define GPIO_VOL_DN_KEY IMX_GPIO_NR(5, 14)
+iomux_v3_cfg_t const recovery_key_pads[] = {
+	(MX6_PAD_DISP0_DAT20__GPIO_5_14 | MUX_PAD_CTRL(NO_PAD_CTRL)),
+};
 
-       //write register 4 addr 2 RX_DV TX_EN skew
-	phy_write(devname, phy_addr, 0x0d, 0x0002);
-	phy_write(devname, phy_addr, 0x0e, 0x0004);
-	phy_write(devname, phy_addr, 0x0d, 0x4002);
-	phy_write(devname, phy_addr, 0x0e, 0x0037);
-
-       //write register 8 addr 2 RX_DV TX_EN skew
-	phy_write(devname, phy_addr, 0x0d, 0x0002);
-	phy_write(devname, phy_addr, 0x0e, 0x0008);
-	phy_write(devname, phy_addr, 0x0d, 0x4002);
-	phy_write(devname, phy_addr, 0x0e, 0x01E7);
-#elif defined CONFIG_MX6DL
-      //write register 6 addr 2 TXD[0:3] skew
-	phy_write(devname, phy_addr, 0x0d, 0x0002);
-	phy_write(devname, phy_addr, 0x0e, 0x0006);
-	phy_write(devname, phy_addr, 0x0d, 0x4002);
-	phy_write(devname, phy_addr, 0x0e, 0x1111);
+int check_recovery_cmd_file(void)
+{
+	int button_pressed = 0;
+	int recovery_mode = 0;
 
-       //write register 5 addr 2 RXD[0:3] skew
-	phy_write(devname, phy_addr, 0x0d, 0x0002);
-	phy_write(devname, phy_addr, 0x0e, 0x0005);
-	phy_write(devname, phy_addr, 0x0d, 0x4002);
-	phy_write(devname, phy_addr, 0x0e, 0x2222);
+	recovery_mode = recovery_check_and_clean_flag();
 
-       //write register 4 addr 2 RX_DV TX_EN skew
-	phy_write(devname, phy_addr, 0x0d, 0x0002);
-	phy_write(devname, phy_addr, 0x0e, 0x0004);
-	phy_write(devname, phy_addr, 0x0d, 0x4002);
-	phy_write(devname, phy_addr, 0x0e, 0x0037);
+	/* Check Recovery Combo Button press or not. */
+	imx_iomux_v3_setup_multiple_pads(recovery_key_pads,
+		ARRAY_SIZE(recovery_key_pads));
 
-       //write register 8 addr 2 RX_DV TX_EN skew
-	phy_write(devname, phy_addr, 0x0d, 0x0002);
-	phy_write(devname, phy_addr, 0x0e, 0x0008);
-	phy_write(devname, phy_addr, 0x0d, 0x4002);
-	phy_write(devname, phy_addr, 0x0e, 0x01E7);
+	gpio_direction_input(GPIO_VOL_DN_KEY);
 
-#endif
-#if 0 
-        //read register 6 addr 2 TXD[0:3] skew
-	phy_write(devname, phy_addr, 0x0d, 0x0002);
-	phy_write(devname, phy_addr, 0x0e, 0x0008);
-	phy_write(devname, phy_addr, 0x0d, 0x4002);
-	phy_read(devname, phy_addr, 0x0e, &app);
-        
-        printf("MP: read register 2:6 %02x\n",app);
-#endif
+	if (gpio_get_value(GPIO_VOL_DN_KEY) == 0) { /* VOL_DN key is low assert */
+		button_pressed = 1;
+		printf("Recovery key pressed\n");
+	}
 
+	return recovery_mode || button_pressed;
+}
 
+void board_recovery_setup(void)
+{
+	int bootdev = get_boot_device();
 
-	return 0;
-}
+	switch (bootdev) {
+#if defined(CONFIG_FASTBOOT_STORAGE_SATA)
+	case SATA_BOOT:
+		if (!getenv("bootcmd_android_recovery"))
+			setenv("bootcmd_android_recovery", "booti sata recovery");
+		break;
+#endif /*CONFIG_FASTBOOT_STORAGE_SATA*/
+#if defined(CONFIG_FASTBOOT_STORAGE_MMC)
+	case SD1_BOOT:
+	case MMC1_BOOT:
+		if (!getenv("bootcmd_android_recovery"))
+			setenv("bootcmd_android_recovery", "booti mmc0 recovery");
+		break;
+	case SD3_BOOT:
+	case MMC3_BOOT:
+		if (!getenv("bootcmd_android_recovery"))
+			setenv("bootcmd_android_recovery", "booti mmc1 recovery");
+		break;
+#endif /*CONFIG_FASTBOOT_STORAGE_MMC*/
+#if defined(CONFIG_FASTBOOT_STORAGE_NAND)
+	case NAND_BOOT:
+		if (!getenv("bootcmd_android_recovery"))
+			setenv("bootcmd_android_recovery",
+				"nand read ${loadaddr} ${recovery_nand_offset} "
+				"${recovery_nand_size};booti ${loadaddr}");
+		break;
+#endif /*CONFIG_FASTBOOT_STORAGE_NAND*/
+	default:
+		printf("Unsupported bootup device for recovery: dev: %d\n",
+			bootdev);
+		return;
+	}
 
+	printf("setup env for recovery..\n");
+	setenv("bootcmd", "run bootcmd_android_recovery");
+}
+#endif /*CONFIG_ANDROID_RECOVERY*/
 
+#endif /*CONFIG_FASTBOOT*/
 
-void enet_board_init(void)
+int checkboard(void)
 {
+	rqs_init_module_version();
 #if defined CONFIG_MX6Q
-	iomux_v3_cfg_t enet_reset =
-	    (MX6Q_PAD_ENET_RX_ER__GPIO_1_24 &
-	     ~MUX_PAD_CTRL_MASK) | MUX_PAD_CTRL(0x48);
+	printf("Board: MX6Q-RQS-i.Core Revision %s\n", icore_module_vers_str[icore_module_vers]);
+#elif defined CONFIG_MX6D
+	printf("Board: MX6D-RQS-i.Core Revision %s\n", icore_module_vers_str[icore_module_vers]);
 #elif defined CONFIG_MX6DL
-	iomux_v3_cfg_t enet_reset =
-	    (MX6DL_PAD_ENET_RX_ER__GPIO_1_24 &
-	     ~MUX_PAD_CTRL_MASK) | MUX_PAD_CTRL(0x48);
+	printf("Board: MX6DL-RQS-i.Core Revision %s\n", icore_module_vers_str[icore_module_vers]);
+#elif defined CONFIG_MX6SOLO
+	printf("Board: MX6S-RQS-i.Core Revision %s\n", icore_module_vers_str[icore_module_vers]);
 #endif
+	return 0;
+}
 
-	/* phy reset: gpio1-24 */
-	set_gpio_output_val(GPIO1_BASE_ADDR, (1 << 24), 0);
-	set_gpio_output_val(GPIO6_BASE_ADDR, (1 << 30),
-			    (CONFIG_FEC0_PHY_ADDR >> 2));
-	set_gpio_output_val(GPIO6_BASE_ADDR, (1 << 25), 1);
-	set_gpio_output_val(GPIO6_BASE_ADDR, (1 << 27), 1);
-	set_gpio_output_val(GPIO6_BASE_ADDR, (1 << 28), 1);
-	set_gpio_output_val(GPIO6_BASE_ADDR, (1 << 29), 1);
-	mxc_iomux_v3_setup_multiple_pads(enet_pads, ARRAY_SIZE(enet_pads));
-	mxc_iomux_v3_setup_pad(enet_reset);
-	set_gpio_output_val(GPIO6_BASE_ADDR, (1 << 24), 1);
-	printf("ENET board init!!\n");
-	udelay(500);
-	set_gpio_output_val(GPIO1_BASE_ADDR, (1 << 24), 1);
-	mxc_iomux_v3_setup_multiple_pads(enet_pads_final,
-					 ARRAY_SIZE(enet_pads_final));
+#ifdef CONFIG_IMX_UDC
+iomux_v3_cfg_t const otg_udc_pads_revmeno[] = {
+	(MX6_PAD_GPIO_1__USBOTG_ID | MUX_PAD_CTRL(NO_PAD_CTRL)),
+};
+
+iomux_v3_cfg_t const otg_udc_pads_reva[] = {
+	(MX6_PAD_ENET_RX_ER__USBOTG_ID | MUX_PAD_CTRL(NO_PAD_CTRL)),
+};
+
+void udc_pins_setting(void)
+{
+	if(icore_mudule_vers == ICOREQ7_REVMINUS)
+	{
+		imx_iomux_v3_setup_multiple_pads(otg_udc_pads_revmeno,
+			ARRAY_SIZE(otg_udc_pads_revmeno));
+		/*set daisy chain for otg_pin_id on 6q. for 6dl, this bit is reserved*/
+		mxc_iomux_set_gpr_register(1, 13, 1, 0);
+	}	
+	else
+	{
+		imx_iomux_v3_setup_multiple_pads(otg_udc_pads_reva,
+			ARRAY_SIZE(otg_udc_pads_reva));
+		/*set daisy chain for otg_pin_id on 6q. for 6dl, this bit is reserved*/
+		mxc_iomux_set_gpr_register(1, 13, 0, 0);
+	}
 }
 
+#endif /*CONFIG_IMX_UDC*/
 
+#ifdef CONFIG_USB_EHCI_MX6
+iomux_v3_cfg_t const usb_otg_pads[] = {
+	MX6_PAD_GPIO_1__USBOTG_ID | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
 
-int checkboard(void)
+int board_ehci_hcd_init(int port)
 {
-#if defined CONFIG_ICORE_QUAD
-	printf("Board: MX6Q-RQS-i.Core:[ ");
-#elif defined CONFIG_ICORE_DUAL
-	printf("Board: MX6D-RQS-i.Core:[ ");
-#elif defined CONFIG_ICORE_DUALLIGHT
-	printf("Board: MX6DL-RQS-i.Core:[ ");
-#elif defined CONFIG_ICORE_SOLO
-	printf("Board: MX6S-RQS-i.Core:[ ");
-#endif
-	switch (__REG(SRC_BASE_ADDR + 0x8)) {
-	case 0x0001:
-		printf("POR");
-		break;
-	case 0x0009:
-		printf("RST");
+	switch (port) {
+	case 0:
+		imx_iomux_v3_setup_multiple_pads(usb_otg_pads,
+			ARRAY_SIZE(usb_otg_pads));
+
+		/*set daisy chain for otg_pin_id on 6q. for 6dl, this bit is reserved*/
+		mxc_iomux_set_gpr_register(1, 13, 1, 0);
 		break;
-	case 0x0010:
-	case 0x0011:
-		printf("WDOG");
+	case 1:
 		break;
 	default:
-		printf("unknown");
+		printf("MXC USB port %d not yet supported\n", port);
+		return 1;
 	}
-	printf("]\n");
+	return 0;
+}
 
-	printf("Boot Device: ");
-	switch (get_boot_device()) {
-	case WEIM_NOR_BOOT:
-		printf("NOR\n");
-		break;
-	case ONE_NAND_BOOT:
-		printf("ONE NAND\n");
-		break;
-	case PATA_BOOT:
-		printf("PATA\n");
-		break;
-	case SATA_BOOT:
-		printf("SATA\n");
-		break;
-	case I2C_BOOT:
-		printf("I2C\n");
-		break;
-	case SPI_NOR_BOOT:
-		printf("SPI NOR\n");
-		break;
-	case SD_BOOT:
-		printf("SD\n");
-		break;
-	case MMC_BOOT:
-		printf("MMC\n");
+int board_ehci_power(int port, int on)
+{
+	switch (port) {
+	case 0:
+		// TBD
 		break;
-	case NAND_BOOT:
-		printf("NAND\n");
+	case 1:
 		break;
-	case UNKNOWN_BOOT:
 	default:
-		printf("UNKNOWN\n");
-		break;
+		printf("MXC USB port %d not yet supported\n", port);
+		return 1;
 	}
 	return 0;
 }
-
-#ifdef CONFIG_IMX_UDC
-
-void udc_pins_setting(void)
-{
-#define GPIO_3_22_BIT_MASK (1<<22)
-	u32 reg;
-#if defined CONFIG_MX6Q
-	mxc_iomux_v3_setup_pad(MX6Q_PAD_GPIO_1__USBOTG_ID);
-	/* USB_OTG_PWR */
-	mxc_iomux_v3_setup_pad(MX6Q_PAD_EIM_D22__GPIO_3_22);
-#elif defined CONFIG_MX6DL
-	mxc_iomux_v3_setup_pad(MX6DL_PAD_GPIO_1__USBOTG_ID);
-
-	mxc_iomux_v3_setup_pad(MX6DL_PAD_EIM_D22__GPIO_3_22);
-#endif
-	reg = readl(GPIO3_BASE_ADDR + GPIO_GDIR);
-	/* set gpio_3_22 as output */
-	reg |= GPIO_3_22_BIT_MASK;
-	writel(reg, GPIO3_BASE_ADDR + GPIO_GDIR);
-
-	/* set USB_OTG_PWR to 0 */
-	reg = readl(GPIO3_BASE_ADDR + GPIO_DR);
-	reg &= ~GPIO_3_22_BIT_MASK;
-	writel(reg, GPIO3_BASE_ADDR + GPIO_DR);
-
-	mxc_iomux_set_gpr_register(1, 13, 1, 1);
-}
 #endif
diff --git a/board/engicam/mx6_icore_rqs/mx6dl.cfg b/board/engicam/mx6_icore_rqs/mx6dl.cfg
new file mode 100644
index 0000000..49f566f
--- /dev/null
+++ b/board/engicam/mx6_icore_rqs/mx6dl.cfg
@@ -0,0 +1,171 @@
+/*
+ * Copyright (C) 2013 Engicam srl
+ * Milco Pratesi <support@engicam.com>
+ *
+ * based on Freescale file:
+ * Copyright (C) 2013 Freescale Semiconductor, Inc.
+ * Jason Liu <r64343@freescale.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not write to the Free Software
+ * Foundation Inc. 51 Franklin Street Fifth Floor Boston,
+ * MA 02110-1301 USA
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+/* image version */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of spi, sd, eimnor, nand, sata:
+ * spinor: flash_offset: 0x0400
+ * nand:   flash_offset: 0x0400
+ * sata:   flash_offset: 0x0400
+ * sd/mmc: flash_offset: 0x0400
+ * eimnor: flash_offset: 0x1000
+ */
+
+
+BOOT_FROM	sd
+
+#ifdef CONFIG_USE_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6qsabreauto/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_SECURE_BOOT
+SECURE_BOOT
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+DATA 4, 0x020e0774, 0x000c0000
+DATA 4, 0x020e0754, 0x00000000
+DATA 4, 0x020e04ac, 0x00000030
+DATA 4, 0x020e04b0, 0x00000030
+DATA 4, 0x020e0464, 0x00000030
+DATA 4, 0x020e0490, 0x00000030
+DATA 4, 0x020e074c, 0x00000030
+DATA 4, 0x020e0494, 0x000c0030
+DATA 4, 0x020e04a4, 0x00003000
+DATA 4, 0x020e04a8, 0x00003000
+DATA 4, 0x020e04a0, 0x00000000
+DATA 4, 0x020e04b4, 0x00003030
+DATA 4, 0x020e04b8, 0x00003030
+DATA 4, 0x020e076c, 0x00000030
+DATA 4, 0x020e0750, 0x00020000
+DATA 4, 0x020e04bc, 0x00000038
+DATA 4, 0x020e04c0, 0x00000038
+DATA 4, 0x020e04c4, 0x00000038
+DATA 4, 0x020e04c8, 0x00000038
+DATA 4, 0x020e04cc, 0x00000038
+DATA 4, 0x020e04d0, 0x00000038
+DATA 4, 0x020e04d4, 0x00000038
+DATA 4, 0x020e04d8, 0x00000038
+DATA 4, 0x020e0760, 0x00020000
+DATA 4, 0x020e0764, 0x00000030
+DATA 4, 0x020e0770, 0x00000030
+DATA 4, 0x020e0778, 0x00000030
+DATA 4, 0x020e077c, 0x00000030
+DATA 4, 0x020e0780, 0x00000030
+DATA 4, 0x020e0784, 0x00000030
+DATA 4, 0x020e078c, 0x00000030
+DATA 4, 0x020e0748, 0x00000030
+DATA 4, 0x020e0470, 0x00000030
+DATA 4, 0x020e0474, 0x00000030
+DATA 4, 0x020e0478, 0x00000030
+DATA 4, 0x020e047c, 0x00000030
+DATA 4, 0x020e0480, 0x00000030
+DATA 4, 0x020e0484, 0x00000030
+DATA 4, 0x020e0488, 0x00000030
+DATA 4, 0x020e048c, 0x000C0030
+DATA 4, 0x021b0800, 0xa1390003
+DATA 4, 0x021b4800, 0xa1390003
+DATA 4, 0x021b080c, 0x001F001F
+DATA 4, 0x021b0810, 0x001F001F
+DATA 4, 0x021b083c, 0x41750170
+DATA 4, 0x021b0840, 0x01600163
+DATA 4, 0x021b483c, 0x41750170
+DATA 4, 0x021b4840, 0x01600163
+DATA 4, 0x021b0848, 0x3F434945
+DATA 4, 0x021b0850, 0x42402D32
+DATA 4, 0x021b4848, 0x3F434945
+DATA 4, 0x021b4850, 0x42402D32
+DATA 4, 0x021b081c, 0x33333333
+DATA 4, 0x021b0820, 0x33333333
+DATA 4, 0x021b0824, 0x33333333
+DATA 4, 0x021b0828, 0x33333333
+DATA 4, 0x021b481c, 0x33333333
+DATA 4, 0x021b4820, 0x33333333
+DATA 4, 0x021b4824, 0x33333333
+DATA 4, 0x021b4828, 0x33333333
+DATA 4, 0x021b08b8, 0x00000800
+DATA 4, 0x021b48b8, 0x00000800
+DATA 4, 0x021b0004, 0x0002002d
+DATA 4, 0x021b0008, 0x00333030
+DATA 4, 0x021b000c, 0x696d5323
+DATA 4, 0x021b0010, 0xb66e8c63
+DATA 4, 0x021b0014, 0x01ff00db
+DATA 4, 0x021b0018, 0x00001740
+DATA 4, 0x021b001c, 0x00008000
+DATA 4, 0x021b002c, 0x000026d2
+DATA 4, 0x021b0030, 0x006d0e21
+DATA 4, 0x021b0040, 0x00000027
+DATA 4, 0x021b0000, 0x831A0000
+DATA 4, 0x021b001c, 0x04008032
+DATA 4, 0x021b001c, 0x00008033
+DATA 4, 0x021b001c, 0x00048031
+DATA 4, 0x021b001c, 0x07208030
+DATA 4, 0x021b001c, 0x04008040
+DATA 4, 0x021b0020, 0x00005800
+DATA 4, 0x021b0818, 0x00011117
+DATA 4, 0x021b4818, 0x00011117
+DATA 4, 0x021b0004, 0x0002556d
+DATA 4, 0x021b4004, 0x00011006
+DATA 4, 0x021b001c, 0x00000000
+                              
+
+/* set the default clock gate to save power */
+DATA 4, 0x020c4068, 0x00003F3F
+DATA 4, 0x020c406C, 0x0030FC00
+DATA 4, 0x020c4070, 0x000FC000
+DATA 4, 0x020c4074, 0x33300000
+DATA 4, 0x020c4078, 0xFF00F300
+DATA 4, 0x020c407C, 0x0F000003
+DATA 4, 0x020c4080, 0x000003CF
+
+/* enable AXI cache for VDOA/VPU/IPU */
+DATA 4, 0x020e0010, 0xF00000CF
+/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
+DATA 4, 0x020e0018, 0x007F007F
+DATA 4, 0x020e001c, 0x007F007F
+#endif
diff --git a/board/engicam/mx6_icore_rqs/mx6q.cfg b/board/engicam/mx6_icore_rqs/mx6q.cfg
new file mode 100644
index 0000000..5662892
--- /dev/null
+++ b/board/engicam/mx6_icore_rqs/mx6q.cfg
@@ -0,0 +1,176 @@
+/*
+ * Copyright (C) 2013 Engicam srl
+ * Milco Pratesi <support@engicam.com>
+ *
+ * based on Freescale file:
+ * Copyright (C) 2013 Freescale Semiconductor, Inc.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not write to the Free Software
+ * Foundation Inc. 51 Franklin Street Fifth Floor Boston,
+ * MA 02110-1301 USA
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+/* image version */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of spi, sd, eimnor, nand, sata:
+ * spinor: flash_offset: 0x0400
+ * nand:   flash_offset: 0x0400
+ * sata:   flash_offset: 0x0400
+ * sd/mmc: flash_offset: 0x0400
+ * eimnor: flash_offset: 0x1000
+ */
+
+
+BOOT_FROM	sd
+
+#ifdef CONFIG_USE_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6qsabreauto/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_SECURE_BOOT
+SECURE_BOOT
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+DATA 4, 0x020e05a8, 0x00000030         
+DATA 4, 0x020e05b0, 0x00000030         
+DATA 4, 0x020e0524, 0x00000030         
+DATA 4, 0x020e051c, 0x00000030         
+DATA 4, 0x020e0518, 0x00000030         
+DATA 4, 0x020e050c, 0x00000030         
+DATA 4, 0x020e05b8, 0x00000030         
+DATA 4, 0x020e05c0, 0x00000030         
+DATA 4, 0x020e05ac, 0x00020030         
+DATA 4, 0x020e05b4, 0x00020030         
+DATA 4, 0x020e0528, 0x00020030         
+DATA 4, 0x020e0520, 0x00020030         
+DATA 4, 0x020e0514, 0x00020030         
+DATA 4, 0x020e0510, 0x00020030         
+DATA 4, 0x020e05bc, 0x00020030         
+DATA 4, 0x020e05c4, 0x00020030         
+DATA 4, 0x020e056c, 0x00020030         
+DATA 4, 0x020e0578, 0x00020030         
+DATA 4, 0x020e0588, 0x00020030         
+DATA 4, 0x020e0594, 0x00020030         
+DATA 4, 0x020e057c, 0x00020030         
+DATA 4, 0x020e0590, 0x00003000         
+DATA 4, 0x020e0598, 0x00003000         
+DATA 4, 0x020e058c, 0x00000000         
+DATA 4, 0x020e059c, 0x00003030         
+DATA 4, 0x020e05a0, 0x00003030         
+DATA 4, 0x020e0784, 0x00000030         
+DATA 4, 0x020e0788, 0x00000030         
+DATA 4, 0x020e0794, 0x00000030         
+DATA 4, 0x020e079c, 0x00000030         
+DATA 4, 0x020e07a0, 0x00000030         
+DATA 4, 0x020e07a4, 0x00000030         
+DATA 4, 0x020e07a8, 0x00000030         
+DATA 4, 0x020e0748, 0x00000030         
+DATA 4, 0x020e074c, 0x00000030         
+DATA 4, 0x020e0750, 0x00020000         
+DATA 4, 0x020e0758, 0x00000000         
+DATA 4, 0x020e0774, 0x00020000         
+DATA 4, 0x020e078c, 0x00000030         
+DATA 4, 0x020e0798, 0x000C0000         
+DATA 4, 0x021b081c, 0x33333333         
+DATA 4, 0x021b0820, 0x33333333         
+DATA 4, 0x021b0824, 0x33333333         
+DATA 4, 0x021b0828, 0x33333333         
+DATA 4, 0x021b481c, 0x33333333         
+DATA 4, 0x021b4820, 0x33333333         
+DATA 4, 0x021b4824, 0x33333333         
+DATA 4, 0x021b4828, 0x33333333         
+DATA 4, 0x021b0018, 0x00081740         
+DATA 4, 0x021b001c, 0x00008000         
+DATA 4, 0x021b000c, 0x555A7975         
+DATA 4, 0x021b0010, 0xFF538E64         
+DATA 4, 0x021b0014, 0x01FF00DB         
+DATA 4, 0x021b002c, 0x000026D2         
+DATA 4, 0x021b0030, 0x005B0E21         
+DATA 4, 0x021b0008, 0x09444040         
+DATA 4, 0x021b0004, 0x00025576         
+DATA 4, 0x021b0040, 0x0000005F         
+DATA 4, 0x021b0000, 0xC41A0000         
+DATA 4, 0x021b001c, 0x04088032         
+DATA 4, 0x021b001c, 0x0408803A         
+DATA 4, 0x021b001c, 0x00008033         
+DATA 4, 0x021b001c, 0x0000803B         
+DATA 4, 0x021b001c, 0x00428031         
+DATA 4, 0x021b001c, 0x00428039         
+DATA 4, 0x021b001c, 0x09408030         
+DATA 4, 0x021b001c, 0x09408038         
+DATA 4, 0x021b001c, 0x04008040         
+DATA 4, 0x021b001c, 0x04008048         
+DATA 4, 0x021b0800, 0xA1380003         
+DATA 4, 0x021b4800, 0xA1380003         
+DATA 4, 0x021b0020, 0x00005800         
+DATA 4, 0x021b0818, 0x00022227         
+DATA 4, 0x021b4818, 0x00022227         
+DATA 4, 0x021b083c, 0x42610269         
+DATA 4, 0x021b0840, 0x02480248         
+DATA 4, 0x021b483c, 0x42540252         
+DATA 4, 0x021b4840, 0x0246020E         
+DATA 4, 0x021b0848, 0x3D33393D         
+DATA 4, 0x021b4848, 0x3A35323A         
+DATA 4, 0x021b0850, 0x45454645         
+DATA 4, 0x021b4850, 0x403F3F3F         
+DATA 4, 0x021b080c, 0x001F001F         
+DATA 4, 0x021b0810, 0x001F001F         
+DATA 4, 0x021b480c, 0x00440044         
+DATA 4, 0x021b4810, 0x00440044         
+DATA 4, 0x021b08b8, 0x00000800         
+DATA 4, 0x021b48b8, 0x00000800         
+DATA 4, 0x021b001c, 0x00000000         
+DATA 4, 0x021b0404, 0x00011006         
+                                       
+
+/* set the default clock gate to save power */
+DATA 4, 0x020c4068, 0x00003F3F         
+DATA 4, 0x020c406C, 0x0030FC00         
+DATA 4, 0x020c4070, 0x000FC000         
+DATA 4, 0x020c4074, 0x33300000         
+DATA 4, 0x020c4078, 0xFF00F300         
+DATA 4, 0x020c407C, 0x0F000003         
+DATA 4, 0x020c4080, 0x000003CF         
+
+/* enable AXI cache for VDOA/VPU/IPU */
+DATA 4, 0x020e0010, 0xF00000CF
+/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
+DATA 4, 0x020e0018, 0x007F007F
+DATA 4, 0x020e001c, 0x007F007F
+#endif
diff --git a/board/engicam/mx6_icore_rqs/mx6solo.cfg b/board/engicam/mx6_icore_rqs/mx6solo.cfg
new file mode 100644
index 0000000..2c8d6d1
--- /dev/null
+++ b/board/engicam/mx6_icore_rqs/mx6solo.cfg
@@ -0,0 +1,169 @@
+/*
+ * Copyright (C) 2013 Engicam srl
+ * Milco Pratesi <support@engicam.com>
+ *
+ * based on Freescale file:
+ * Copyright (C) 2013 Freescale Semiconductor, Inc.
+ * Jason Liu <r64343@freescale.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not write to the Free Software
+ * Foundation Inc. 51 Franklin Street Fifth Floor Boston,
+ * MA 02110-1301 USA
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+/* image version */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of spi, sd, eimnor, nand, sata:
+ * spinor: flash_offset: 0x0400
+ * nand:   flash_offset: 0x0400
+ * sata:   flash_offset: 0x0400
+ * sd/mmc: flash_offset: 0x0400
+ * eimnor: flash_offset: 0x1000
+ */
+
+
+BOOT_FROM	sd
+
+#ifdef CONFIG_USE_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6qsabreauto/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_SECURE_BOOT
+SECURE_BOOT
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+DATA 4, 0x020e0774, 0x000c0000
+DATA 4, 0x020e0754, 0x00000000
+DATA 4, 0x020e04ac, 0x00000030
+DATA 4, 0x020e04b0, 0x00000030
+DATA 4, 0x020e0464, 0x00000030
+DATA 4, 0x020e0490, 0x00000030
+DATA 4, 0x020e074c, 0x00000030
+DATA 4, 0x020e0494, 0x000c0030
+DATA 4, 0x020e04a4, 0x00003000
+DATA 4, 0x020e04a8, 0x00003000
+DATA 4, 0x020e04a0, 0x00000000
+DATA 4, 0x020e04b4, 0x00003030
+DATA 4, 0x020e04b8, 0x00003030
+DATA 4, 0x020e076c, 0x00000030
+DATA 4, 0x020e0750, 0x00020000
+DATA 4, 0x020e04bc, 0x00000038
+DATA 4, 0x020e04c0, 0x00000038
+DATA 4, 0x020e04c4, 0x00000038
+DATA 4, 0x020e04c8, 0x00000038
+DATA 4, 0x020e04cc, 0x00000038
+DATA 4, 0x020e04d0, 0x00000038
+DATA 4, 0x020e04d4, 0x00000038
+DATA 4, 0x020e04d8, 0x00000038
+DATA 4, 0x020e0760, 0x00020000
+DATA 4, 0x020e0764, 0x00000030
+DATA 4, 0x020e0770, 0x00000030
+DATA 4, 0x020e0778, 0x00000030
+DATA 4, 0x020e077c, 0x00000030
+DATA 4, 0x020e0780, 0x00000030
+DATA 4, 0x020e0784, 0x00000030
+DATA 4, 0x020e078c, 0x00000030
+DATA 4, 0x020e0748, 0x00000030
+DATA 4, 0x020e0470, 0x00000030
+DATA 4, 0x020e0474, 0x00000030
+DATA 4, 0x020e0478, 0x00000030
+DATA 4, 0x020e047c, 0x00000030
+DATA 4, 0x020e0480, 0x00000030
+DATA 4, 0x020e0484, 0x00000030
+DATA 4, 0x020e0488, 0x00000030
+DATA 4, 0x020e048c, 0x000C0030
+
+DATA 4, 0x021b0800, 0xa1390003
+DATA 4, 0x021b4800, 0xa1390003
+DATA 4, 0x021b080c, 0x001F001F
+DATA 4, 0x021b0810, 0x001F001F
+DATA 4, 0x021b083c, 0x41750170
+DATA 4, 0x021b0840, 0x01600163
+DATA 4, 0x021b0848, 0x3F434945
+DATA 4, 0x021b0850, 0x42402D32
+DATA 4, 0x021b081c, 0x33333333
+DATA 4, 0x021b0820, 0x33333333
+DATA 4, 0x021b0824, 0x33333333
+DATA 4, 0x021b0828, 0x33333333
+DATA 4, 0x021b481c, 0x33333333
+DATA 4, 0x021b4820, 0x33333333
+DATA 4, 0x021b4824, 0x33333333
+DATA 4, 0x021b4828, 0x33333333
+DATA 4, 0x021b08b8, 0x00000800
+DATA 4, 0x021b48b8, 0x00000800
+DATA 4, 0x021b0004, 0x0002002d
+DATA 4, 0x021b0008, 0x00333030
+DATA 4, 0x021b000c, 0x696d5323
+DATA 4, 0x021b0010, 0xb66e8c63
+DATA 4, 0x021b0014, 0x01ff00db
+DATA 4, 0x021b0018, 0x00001740
+DATA 4, 0x021b001c, 0x00008000
+DATA 4, 0x021b002c, 0x000026d2
+DATA 4, 0x021b0030, 0x006d0e21
+DATA 4, 0x021b0040, 0x00000027
+DATA 4, 0x021b0000, 0x83190000
+DATA 4, 0x021b001c, 0x04008032
+DATA 4, 0x021b001c, 0x00008033
+DATA 4, 0x021b001c, 0x00048031
+DATA 4, 0x021b001c, 0x07208030
+DATA 4, 0x021b001c, 0x04008040
+DATA 4, 0x021b0020, 0x00005800
+DATA 4, 0x021b0818, 0x00011117
+DATA 4, 0x021b4818, 0x00011117
+DATA 4, 0x021b0004, 0x0002556d
+DATA 4, 0x021b4004, 0x00011006
+DATA 4, 0x021b001c, 0x00000000
+
+
+/* set the default clock gate to save power */
+DATA 4, 0x020c4068, 0x00003F3F
+DATA 4, 0x020c406C, 0x0030FC00
+DATA 4, 0x020c4070, 0x000FC000
+DATA 4, 0x020c4074, 0x33300000
+DATA 4, 0x020c4078, 0xFF00F300
+DATA 4, 0x020c407C, 0x0F000003
+DATA 4, 0x020c4080, 0x000003CF
+
+
+/* enable AXI cache for VDOA/VPU/IPU */
+// DATA 4, 0x020e0010, 0xF00000CF
+/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
+// DATA 4, 0x020e0018, 0x007F007F
+// DATA 4, 0x020e001c, 0x007F007F
+#endif
diff --git a/board/engicam/mx6_icore_rqs/plugin.S b/board/engicam/mx6_icore_rqs/plugin.S
new file mode 100644
index 0000000..9e5adc2
--- /dev/null
+++ b/board/engicam/mx6_icore_rqs/plugin.S
@@ -0,0 +1,491 @@
+/*
+ * Copyright (C) 2012-2013 Freescale Semiconductor, Inc.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <config.h>
+
+/* DDR script */
+.macro imx6dqsabreauto_ddr_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000c0000
+	str r1, [r0, #0x798]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x758]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x588]
+	str r1, [r0, #0x594]
+	str r1, [r0, #0x56c]
+	str r1, [r0, #0x578]
+	str r1, [r0, #0x74c]
+	str r1, [r0, #0x57c]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x58c]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x59c]
+	str r1, [r0, #0x5a0]
+	str r1, [r0, #0x78c]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x750]
+
+	ldr r1, =0x00000028
+	str r1, [r0, #0x5a8]
+	str r1, [r0, #0x5b0]
+	str r1, [r0, #0x524]
+	str r1, [r0, #0x51c]
+	str r1, [r0, #0x518]
+	str r1, [r0, #0x50c]
+	str r1, [r0, #0x5b8]
+	str r1, [r0, #0x5c0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x774]
+
+	ldr r1, =0x00000028
+	str r1, [r0, #0x784]
+	str r1, [r0, #0x788]
+	str r1, [r0, #0x794]
+	str r1, [r0, #0x79c]
+	str r1, [r0, #0x7a0]
+	str r1, [r0, #0x7a4]
+	str r1, [r0, #0x7a8]
+	str r1, [r0, #0x748]
+	str r1, [r0, #0x5ac]
+	str r1, [r0, #0x5b4]
+	str r1, [r0, #0x528]
+	str r1, [r0, #0x520]
+	str r1, [r0, #0x514]
+	str r1, [r0, #0x510]
+	str r1, [r0, #0x5bc]
+	str r1, [r0, #0x5c4]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r2, =0xa1390003
+	str r2, [r0, #0x800]
+
+	ldr r2, =0x001F001F
+	str r2, [r0, #0x80c]
+	str r2, [r0, #0x810]
+	ldr r1, =MMDC_P1_BASE_ADDR
+	str r2, [r1, #0x80c]
+	str r2, [r1, #0x810]
+
+	ldr r2, =0x43260335
+	str r2, [r0, #0x83c]
+	ldr r2, =0x031A030B
+	str r2, [r0, #0x840]
+
+	ldr r2, =0x4323033B
+	str r2, [r1, #0x83c]
+	ldr r2, =0x0323026F
+	str r2, [r1, #0x840]
+
+	ldr r2, =0x483D4545
+	str r2, [r0, #0x848]
+	ldr r2, =0x44433E48
+	str r2, [r1, #0x848]
+
+	ldr r2, =0x41444840
+	str r2, [r0, #0x850]
+	ldr r2, =0x4835483E
+	str r2, [r1, #0x850]
+
+	ldr r2, =0x33333333
+	str r2, [r0, #0x81c]
+	str r2, [r0, #0x820]
+	str r2, [r0, #0x824]
+	str r2, [r0, #0x828]
+	str r2, [r1, #0x81c]
+	str r2, [r1, #0x820]
+	str r2, [r1, #0x824]
+	str r2, [r1, #0x828]
+
+	ldr r2, =0x00000800
+	str r2, [r0, #0x8b8]
+	str r2, [r1, #0x8b8]
+
+	ldr r2, =0x00020036
+	str r2, [r0, #0x004]
+	ldr r2, =0x09444040
+	str r2, [r0, #0x008]
+
+	ldr r2, =0x8A8F7955
+	str r2, [r0, #0x00c]
+	ldr r2, =0xFF328F64
+	str r2, [r0, #0x010]
+
+	ldr r2, =0x01FF00DB
+	str r2, [r0, #0x014]
+	ldr r2, =0x00001740
+	str r2, [r0, #0x018]
+
+	ldr r2, =0x00008000
+	str r2, [r0, #0x01c]
+	ldr r2, =0x000026d2
+	str r2, [r0, #0x02c]
+	ldr r2, =0x008F1023
+	str r2, [r0, #0x030]
+	ldr r2, =0x00000047
+	str r2, [r0, #0x040]
+
+	ldr r2, =0x841A0000
+	str r2, [r0, #0x000]
+
+	ldr r2, =0x04088032
+	str r2, [r0, #0x01c]
+	ldr r2, =0x00008033
+	str r2, [r0, #0x01c]
+	ldr r2, =0x00048031
+	str r2, [r0, #0x01c]
+	ldr r2, =0x09408030
+	str r2, [r0, #0x01c]
+	ldr r2, =0x04008040
+	str r2, [r0, #0x01c]
+
+	ldr r2, =0x00005800
+	str r2, [r0, #0x020]
+	ldr r2, =0x00011117
+	str r2, [r0, #0x818]
+	str r2, [r1, #0x818]
+	ldr r2, =0x00025576
+	str r2, [r0, #0x004]
+	ldr r2, =0x00011006
+	str r2, [r0, #0x404]
+	ldr r2, =0x00000000
+	str r2, [r0, #0x01c]
+.endm
+
+.macro imx6dlsabreauto_ddr_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000c0000
+	str r1, [r0, #0x774]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x754]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x4ac]
+	str r1, [r0, #0x4b0]
+	str r1, [r0, #0x464]
+	str r1, [r0, #0x490]
+	str r1, [r0, #0x74c]
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4a0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x4b4]
+	str r1, [r0, #0x4b8]
+	str r1, [r0, #0x76c]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x750]
+
+	ldr r1, =0x00000028
+	str r1, [r0, #0x4bc]
+	str r1, [r0, #0x4c0]
+	str r1, [r0, #0x4c4]
+	str r1, [r0, #0x4c8]
+	str r1, [r0, #0x4cc]
+	str r1, [r0, #0x4d0]
+	str r1, [r0, #0x4d4]
+	str r1, [r0, #0x4d8]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x760]
+
+	ldr r1, =0x00000028
+	str r1, [r0, #0x764]
+	str r1, [r0, #0x770]
+	str r1, [r0, #0x778]
+	str r1, [r0, #0x77c]
+	str r1, [r0, #0x780]
+	str r1, [r0, #0x784]
+	str r1, [r0, #0x78c]
+	str r1, [r0, #0x748]
+	str r1, [r0, #0x470]
+	str r1, [r0, #0x474]
+	str r1, [r0, #0x478]
+	str r1, [r0, #0x47c]
+	str r1, [r0, #0x480]
+	str r1, [r0, #0x484]
+	str r1, [r0, #0x488]
+	str r1, [r0, #0x48c]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r2, =0xa1390003
+	str r2, [r0, #0x800]
+
+	ldr r2, =0x001f001f
+	str r2, [r0, #0x80c]
+	str r2, [r0, #0x810]
+	ldr r1, =MMDC_P1_BASE_ADDR
+	str r2, [r1, #0x80c]
+	str r2, [r1, #0x810]
+
+	ldr r2, =0x42190217
+	str r2, [r0, #0x83c]
+	ldr r2, =0x017b017b
+	str r2, [r0, #0x840]
+
+	ldr r2, =0x4176017b
+	str r2, [r1, #0x83c]
+	ldr r2, =0x015f016c
+	str r2, [r1, #0x840]
+
+	ldr r2, =0x4c4c4d4c
+	str r2, [r0, #0x848]
+	ldr r2, =0x4a4d4c48
+	str r2, [r1, #0x848]
+
+	ldr r2, =0x3f3f3f40
+	str r2, [r0, #0x850]
+	ldr r2, =0x3538382e
+	str r2, [r1, #0x850]
+
+	ldr r2, =0x33333333
+	str r2, [r0, #0x81c]
+	str r2, [r0, #0x820]
+	str r2, [r0, #0x824]
+	str r2, [r0, #0x828]
+	str r2, [r1, #0x81c]
+	str r2, [r1, #0x820]
+	str r2, [r1, #0x824]
+	str r2, [r1, #0x828]
+
+	ldr r2, =0x00000800
+	str r2, [r0, #0x8b8]
+	str r2, [r1, #0x8b8]
+
+	ldr r2, =0x00020025
+	str r2, [r0, #0x004]
+	ldr r2, =0x00333030
+	str r2, [r0, #0x008]
+
+	ldr r2, =0x676b5313
+	str r2, [r0, #0x00c]
+	ldr r2, =0xb66e8b63
+	str r2, [r0, #0x010]
+
+	ldr r2, =0x01ff00db
+	str r2, [r0, #0x014]
+	ldr r2, =0x00001740
+	str r2, [r0, #0x018]
+
+	ldr r2, =0x00008000
+	str r2, [r0, #0x01c]
+	ldr r2, =0x000026d2
+	str r2, [r0, #0x02c]
+	ldr r2, =0x006b1023
+	str r2, [r0, #0x030]
+	ldr r2, =0x00000047
+	str r2, [r0, #0x040]
+
+	ldr r2, =0x841a0000
+	str r2, [r0, #0x000]
+
+	ldr r2, =0x04008032
+	str r2, [r0, #0x01c]
+	ldr r2, =0x00008033
+	str r2, [r0, #0x01c]
+	ldr r2, =0x00048031
+	str r2, [r0, #0x01c]
+	ldr r2, =0x05208030
+	str r2, [r0, #0x01c]
+	ldr r2, =0x04008040
+	str r2, [r0, #0x01c]
+
+	ldr r2, =0x00005800
+	str r2, [r0, #0x020]
+	ldr r2, =0x00011117
+	str r2, [r0, #0x818]
+	str r2, [r1, #0x818]
+	ldr r2, =0x00025565
+	str r2, [r0, #0x004]
+	ldr r2, =0x00011006
+	str r2, [r0, #0x404]
+	ldr r2, =0x00000000
+	str r2, [r0, #0x01c]
+.endm
+
+.macro imx6solosabreauto_ddr_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000c0000
+	str r1, [r0, #0x774]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x754]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x4ac]
+	str r1, [r0, #0x4b0]
+	str r1, [r0, #0x464]
+	str r1, [r0, #0x490]
+	str r1, [r0, #0x74c]
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4a0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x4b4]
+	str r1, [r0, #0x4b8]
+	str r1, [r0, #0x76c]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x750]
+
+	ldr r1, =0x00000028
+	str r1, [r0, #0x4bc]
+	str r1, [r0, #0x4c0]
+	str r1, [r0, #0x4c4]
+	str r1, [r0, #0x4c8]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x760]
+
+	ldr r1, =0x00000028
+	str r1, [r0, #0x764]
+	str r1, [r0, #0x770]
+	str r1, [r0, #0x778]
+	str r1, [r0, #0x77c]
+	str r1, [r0, #0x470]
+	str r1, [r0, #0x474]
+	str r1, [r0, #0x478]
+	str r1, [r0, #0x47c]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r2, =0xa1390003
+	str r2, [r0, #0x800]
+
+	ldr r2, =0x001F001F
+	str r2, [r0, #0x80c]
+	str r2, [r0, #0x810]
+
+	ldr r2, =0x421C0216
+	str r2, [r0, #0x83c]
+	ldr r2, =0x017B017A
+	str r2, [r0, #0x840]
+
+	ldr r2, =0x4B4A4E4C
+	str r2, [r0, #0x848]
+
+	ldr r2, =0x3F3F3334
+	str r2, [r0, #0x850]
+
+	ldr r2, =0x33333333
+	str r2, [r0, #0x81c]
+	str r2, [r0, #0x820]
+	str r2, [r0, #0x824]
+	str r2, [r0, #0x828]
+
+	ldr r2, =0x00000800
+	str r2, [r0, #0x8b8]
+
+	ldr r2, =0x00020025
+	str r2, [r0, #0x004]
+	ldr r2, =0x00333030
+	str r2, [r0, #0x008]
+
+	ldr r2, =0x676B5313
+	str r2, [r0, #0x00c]
+	ldr r2, =0xB66E8B63
+	str r2, [r0, #0x010]
+
+	ldr r2, =0x01FF00DB
+	str r2, [r0, #0x014]
+	ldr r2, =0x00001740
+	str r2, [r0, #0x018]
+
+	ldr r2, =0x00008000
+	str r2, [r0, #0x01c]
+	ldr r2, =0x000026d2
+	str r2, [r0, #0x02c]
+	ldr r2, =0x006B1023
+	str r2, [r0, #0x030]
+	ldr r2, =0x00000027
+	str r2, [r0, #0x040]
+
+	ldr r2, =0x84190000
+	str r2, [r0, #0x000]
+
+	ldr r2, =0x04008032
+	str r2, [r0, #0x01c]
+	ldr r2, =0x00008033
+	str r2, [r0, #0x01c]
+	ldr r2, =0x00048031
+	str r2, [r0, #0x01c]
+	ldr r2, =0x05208030
+	str r2, [r0, #0x01c]
+	ldr r2, =0x04008040
+	str r2, [r0, #0x01c]
+
+	ldr r2, =0x00005800
+	str r2, [r0, #0x020]
+	ldr r2, =0x00011117
+	str r2, [r0, #0x818]
+	ldr r2, =0x00025565
+	str r2, [r0, #0x004]
+	ldr r2, =0x00011006
+	str r2, [r0, #0x404]
+	ldr r2, =0x00000000
+	str r2, [r0, #0x01c]
+.endm
+
+.macro imx6_clock_gating
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0x00C03F3F
+	str r1, [r0, #0x068]
+	ldr r1, =0x0030FC03
+	str r1, [r0, #0x06c]
+	ldr r1, =0x0FFFC000
+	str r1, [r0, #0x070]
+	ldr r1, =0x3FF00000
+	str r1, [r0, #0x074]
+	ldr r1, =0xFFFFF300
+	str r1, [r0, #0x078]
+	ldr r1, =0x0F0000C3
+	str r1, [r0, #0x07c]
+	ldr r1, =0x00000FFF
+	str r1, [r0, #0x080]
+.endm
+
+.macro imx6_qos_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0xF00000CF
+	str r1, [r0, #0x10]
+
+	ldr r1, =0x007F007F
+	str r1, [r0, #0x18]
+	str r1, [r0, #0x1c]
+.endm
+
+.macro imx6_ddr_setting
+#if defined (CONFIG_MX6SOLO)
+	imx6solosabreauto_ddr_setting
+#elif defined (CONFIG_MX6DL)
+	imx6dlsabreauto_ddr_setting
+#elif defined (CONFIG_MX6Q)
+	imx6dqsabreauto_ddr_setting
+#else
+	#error "SOC not configured"
+#endif
+.endm
+
+/* include the common plugin code here */
+#include <asm/arch/mx6_plugin.S>
diff --git a/board/engicam/mx6_icore_rqs/u-boot.lds b/board/engicam/mx6_icore_rqs/u-boot.lds
deleted file mode 100644
index f02f662..0000000
--- a/board/engicam/mx6_icore_rqs/u-boot.lds
+++ /dev/null
@@ -1,74 +0,0 @@
-/*
- * January 2004 - Changed to support H4 device
- * Copyright (c) 2004 Texas Instruments
- *
- * (C) Copyright 2002
- * Gary Jennejohn, DENX Software Engineering, <gj@denx.de>
- *
- * (C) Copyright 2011 Freescale Semiconductor, Inc.
- *
- * See file CREDITS for list of people who contributed to this
- * project.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
-
-OUTPUT_FORMAT("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")
-OUTPUT_ARCH(arm)
-ENTRY(_start)
-SECTIONS
-{
-	. = 0x00000000;
-
-	. = ALIGN(4);
-	.text	   :
-	{
-	  /* WARNING - the following is hand-optimized to fit within	*/
-	  /* the sector layout of our flash chips!	XXX FIXME XXX	*/
-	  board/freescale/mx6_icore_rqs/flash_header.o	(.text.flasheader)
-	  cpu/arm_cortexa8/start.o
-	  board/freescale/mx6_icore_rqs/libmx6_icore_rqs.a	(.text)
-	  lib_arm/libarm.a		(.text)
-	  net/libnet.a			(.text)
-	  drivers/mtd/libmtd.a		(.text)
-	  drivers/mmc/libmmc.a		(.text)
-
-	  . = DEFINED(env_offset) ? env_offset : .;
-	  common/env_embedded.o(.text)
-
-	  *(.text)
-	}
-
-	. = ALIGN(4);
-	.rodata : { *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*))) }
-
-	. = ALIGN(4);
-	.data : { *(.data) }
-
-	. = ALIGN(4);
-	.got : { *(.got) }
-
-	. = .;
-	__u_boot_cmd_start = .;
-	.u_boot_cmd : { *(.u_boot_cmd) }
-	__u_boot_cmd_end = .;
-
-	. = ALIGN(4);
-	_end_of_copy = .; /* end_of ROM copy code here */
-	__bss_start = .;
-	.bss : { *(.bss) }
-	_end = .;
-}
diff --git a/boards.cfg b/boards.cfg
index ef0ad6d..bda5245 100644
--- a/boards.cfg
+++ b/boards.cfg
@@ -298,6 +298,10 @@ mx6s_icore_512MB_sd              arm         armv7       mx6_icore       engicam
 mx6dl_icore_sd                   arm         armv7       mx6_icore       engicam      mx6		mx6_icore:IMX_CONFIG=board/engicam/mx6_icore/mx6dl.cfg,MX6DL,DEFAULT_FDT_FILE="imx6dl-icore.dtb",DDR_MB=512,SYS_NOSMP="nosmp"
 mx6d_icore_sd                    arm         armv7       mx6_icore       engicam      mx6		mx6_icore:IMX_CONFIG=board/engicam/mx6_icore/mx6q.cfg,MX6Q,DEFAULT_FDT_FILE="imx6q-icore.dtb",DDR_MB=512,SYS_NOSMP="nosmp"
 mx6q_icore_sd                    arm         armv7       mx6_icore       engicam      mx6		mx6_icore:IMX_CONFIG=board/engicam/mx6_icore/mx6q.cfg,MX6Q,DEFAULT_FDT_FILE="imx6q-icore.dtb",DDR_MB=1024,SYS_NOSMP="nosmp"
+mx6s_icore_rqs                arm         armv7       mx6_icore_rqs       engicam      mx6	mx6_icore_rqs:IMX_CONFIG=board/engicam/mx6_icore_rqs/mx6solo.cfg,MX6SOLO,DEFAULT_FDT_FILE="imx6dl-icore-rqs.dtb",DDR_MB=256,SYS_NOSMP="nosmp"
+mx6dl_icore_rqs               arm         armv7       mx6_icore_rqs       engicam      mx6	mx6_icore_rqs:IMX_CONFIG=board/engicam/mx6_icore_rqs/mx6dl.cfg,MX6DL,DEFAULT_FDT_FILE="imx6dl-icore-rqs.dtb",DDR_MB=512,SYS_NOSMP="nosmp"
+mx6d_icore_rqs                arm         armv7       mx6_icore_rqs       engicam      mx6	mx6_icore_rqs:IMX_CONFIG=board/engicam/mx6_icore_rqs/mx6q.cfg,MX6D,DEFAULT_FDT_FILE="imx6q-icore-rqs.dtb",DDR_MB=512,SYS_NOSMP="nosmp"
+mx6q_icore_rqs                arm         armv7       mx6_icore_rqs       engicam      mx6	mx6_icore_rqs:IMX_CONFIG=board/engicam/mx6_icore_rqs/mx6q.cfg,MX6Q,DEFAULT_FDT_FILE="imx6q-icore-rqs.dtb",DDR_MB=1024,SYS_NOSMP="nosmp"
 eco5pk                       arm         armv7       eco5pk              8dtech         omap3
 nitrogen6dl                  arm         armv7       nitrogen6x          boundary       mx6		nitrogen6x:IMX_CONFIG=board/boundary/nitrogen6x/nitrogen6dl.cfg,MX6DL,DDR_MB=1024
 nitrogen6dl2g                arm         armv7       nitrogen6x          boundary       mx6		nitrogen6x:IMX_CONFIG=board/boundary/nitrogen6x/nitrogen6dl2g.cfg,MX6DL,DDR_MB=2048
diff --git a/drivers/net/fec_mxc.c b/drivers/net/fec_mxc.c
index 4871c8a..bea651e 100644
--- a/drivers/net/fec_mxc.c
+++ b/drivers/net/fec_mxc.c
@@ -519,7 +519,7 @@ static int fec_open(struct eth_device *edev)
 		u32 rcr = (readl(&fec->eth->r_cntrl) &
 				~(FEC_RCNTRL_RGMII | FEC_RCNTRL_RMII | FEC_RCNTRL_RMII_10T));
 		if (fec->xcv_type == RGMII)
-			rcr |= FEC_RCNTRL_RGMII;
+			rcr |= FEC_RCNTRL_RGMII | FEC_RCNTRL_MII_MODE;
 		else if (fec->xcv_type == RMII)
 			rcr |= FEC_RCNTRL_RMII;
 
diff --git a/drivers/net/phy/micrel.c b/drivers/net/phy/micrel.c
index 30f3264..0abfe16 100644
--- a/drivers/net/phy/micrel.c
+++ b/drivers/net/phy/micrel.c
@@ -135,6 +135,16 @@ static struct phy_driver ksz9021_driver = {
 	.startup = &ksz9021_startup,
 	.shutdown = &genphy_shutdown,
 };
+
+static struct phy_driver ksz9031_driver = {
+	.name = "Micrel ksz9031",
+	.uid  = 0x00221620,
+	.mask = 0xfffff0,
+	.features = PHY_GBIT_FEATURES,
+	.config = &ksz9021_config,
+	.startup = &ksz9021_startup,
+	.shutdown = &genphy_shutdown,
+};
 #endif
 
 int phy_micrel_init(void)
@@ -142,6 +152,7 @@ int phy_micrel_init(void)
 	phy_register(&KSZ804_driver);
 #ifdef CONFIG_PHY_MICREL_KSZ9021
 	phy_register(&ksz9021_driver);
+	phy_register(&ksz9031_driver);
 #else
 	phy_register(&KS8721_driver);
 #endif
diff --git a/drivers/net/phy/phy.c b/drivers/net/phy/phy.c
index d0ed766..c23d345 100644
--- a/drivers/net/phy/phy.c
+++ b/drivers/net/phy/phy.c
@@ -33,6 +33,7 @@
 #include <errno.h>
 #include <linux/err.h>
 
+#define debug printf
 /* Generic PHY support and helper functions */
 
 /**
diff --git a/include/configs/_mx6s_icore.h b/include/configs/_mx6s_icore.h
deleted file mode 100644
index c90d674..0000000
--- a/include/configs/_mx6s_icore.h
+++ /dev/null
@@ -1,366 +0,0 @@
-/*
- * Copyright (C) 2012 Engicam srl
- *
- * Configuration settings for the Engicam i.CoreM6 Starter kit.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.		See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
-
-#ifndef __CONFIG_H
-#define __CONFIG_H
-
-#define CONFIG_MX6
-
-#define CONFIG_SYS_L2_PL310
-#define CONFIG_SYS_PL310_BASE		0x00A02000
-#define CONFIG_SYS_CACHELINE_SIZE	32
-
-#ifdef CONFIG_MX6SOLO
-#define CONFIG_MX6DL
-#endif
-
-/* uncomment for PLUGIN mode support */
-/* #define CONFIG_USE_PLUGIN */
-
-#define CONFIG_ARCH_MISC_INIT
-
-/* uncomment for SECURE mode support */
-/* #define CONFIG_SECURE_BOOT */
-
-#include "mx6_common.h"
-#include <asm/sizes.h>
-
-#define CONFIG_DISPLAY_CPUINFO
-#define CONFIG_DISPLAY_BOARDINFO
-
-#include <asm/arch/imx-regs.h>
-
- /* High Level Configuration Options */
-#define CONFIG_ARMV7	/* This is armv7 Cortex-A9 CPU core */
-#define CONFIG_MXC
-#define CONFIG_MX6DL
-#define CONFIG_MX6Q_SABREAUTO
-#define CONFIG_MX6SOLO_DDR3
-#define CONFIG_DDR_32BIT
-#define CONFIG_FLASH_HEADER
-#define CONFIG_FLASH_HEADER_OFFSET 0x400
-#define CONFIG_MX6_CLK32	   32768
-#define CONFIG_ICORE
-#define CONFIG_ICORE_SOLO
-#define SHOW_ENGICAM_NOTE        "Note:    iCore6S default U-Boot\n" 
-
-#define CONFIG_MXC_GPIO
-#define CONFIG_SKIP_RELOCATE_UBOOT
-
-#define CONFIG_ARCH_CPU_INIT
-#undef CONFIG_ARCH_MMU /* disable MMU first */
-#define CONFIG_L2_OFF  /* disable L2 cache first*/
-
-#define CONFIG_MX6_HCLK_FREQ	24000000
-
-#define CONFIG_DISPLAY_CPUINFO
-#define CONFIG_DISPLAY_BOARDINFO
-
-#define CONFIG_SYS_64BIT_VSPRINTF
-
-#define BOARD_LATE_INIT
-
-#define CONFIG_CMDLINE_TAG	/* enable passing of ATAGs */
-#define CONFIG_SERIAL_TAG
-#define CONFIG_REVISION_TAG
-#define CONFIG_SETUP_MEMORY_TAGS
-#define CONFIG_INITRD_TAG
-
-/*
- * Size of malloc() pool
- */
-#define CONFIG_SYS_MALLOC_LEN		(2 * 1024 * 1024)
-/* size in bytes reserved for initial data */
-#define CONFIG_SYS_GBL_DATA_SIZE	128
-
-/*
- * Hardware drivers
- */
-#define CONFIG_MXC_UART
-#define CONFIG_MACH_TYPE	3529
-#define CONFIG_MXC_UART_BASE	UART4_BASE
-#define CONFIG_CONSOLE_DEV		"ttymxc3"
-
-
-
-/* allow to overwrite serial and ethaddr */
-#define CONFIG_ENV_OVERWRITE
-#define CONFIG_CONS_INDEX		1
-#define CONFIG_BAUDRATE			115200
-#define CONFIG_SYS_BAUDRATE_TABLE	{9600, 19200, 38400, 57600, 115200}
-
-/***********************************************************
- * Command definition
- ***********************************************************/
-
-#include <config_cmd_default.h>
-
-#define CONFIG_CMD_PING
-#define CONFIG_CMD_DHCP
-#define CONFIG_CMD_MII
-#define CONFIG_CMD_NET
-#define CONFIG_NET_RETRY_COUNT  100
-#define CONFIG_NET_MULTI 1
-#define CONFIG_BOOTP_SUBNETMASK
-#define CONFIG_BOOTP_GATEWAY
-#define CONFIG_BOOTP_DNS
-
-//#define CONFIG_CMD_SPI
-#define CONFIG_CMD_I2C
-#define CONFIG_CMD_IMXOTP
-
-/* Enable below configure when supporting nand */
-
-#define CONFIG_CMD_MMC
-//#define CONFIG_CMD_SF
-#define CONFIG_CMD_ENV
-#define CONFIG_CMD_REGUL
-
-#define CONFIG_CMD_CLOCK
-#define CONFIG_REF_CLK_FREQ CONFIG_MX6_HCLK_FREQ
-
-#undef CONFIG_CMD_SATA
-#undef CONFIG_CMD_IMLS
-
-#define CONFIG_CMD_IMX_DOWNLOAD_MODE
-
-#define CONFIG_BOOTDELAY 3
-#define CONFIG_SYS_TEXT_BASE		0x17800000
-
-
-#define CONFIG_PRIME	"FEC0"
-
-#define CONFIG_LOADADDR		0x10800000	/* loadaddr env var */
-#define CONFIG_RD_LOADADDR      0x11000000
-
-/*
- *  Default env settig are setted in common_parameter.h
- */
-#define CONFIG_EXTRA_ENV_SETTINGS \
-	"fdt_addr=0x18000000\0" \
-	"fdt_high=0xffffffff\0"	  \
-	"bootargs=console=/dev/ttymxc3,115200 ubi.mtd=4 "  \
-		"root=ubi0:rootfs rootfstype=ubifs "		     \
-		"mtdparts=gpmi-nand:16m(boot),16m(kernel),16m(dtb),-(rootfs)\0"\
-	"bootcmd=nand read ${loadaddr} 0x1000000 0x800000;"\
-		"nand read ${fdt_addr} 0x2000000 0x100000;"\
-		"bootm ${loadaddr} - ${fdt_addr}\0"
-
-#define CONFIG_ARP_TIMEOUT	200UL
-
-/*
- * Miscellaneous configurable options
- */
-#define CONFIG_SYS_LONGHELP		/* undef to save memory */
-#define CONFIG_SYS_PROMPT		"MX6S i.Core U-Boot > "
-#define CONFIG_AUTO_COMPLETE
-#define CONFIG_SYS_CBSIZE		1024	/* Console I/O Buffer Size */
-/* Print Buffer Size */
-#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
-#define CONFIG_SYS_MAXARGS	16	/* max number of command args */
-#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
-
-#define CONFIG_SYS_MEMTEST_START	0x10000000	/* memtest works on */
-#define CONFIG_SYS_MEMTEST_END		0x10010000
-
-#undef	CONFIG_SYS_CLKS_IN_HZ		/* everything, incl board info, in Hz */
-
-#define CONFIG_SYS_LOAD_ADDR		CONFIG_LOADADDR
-
-#define CONFIG_SYS_HZ			1000
-
-#define CONFIG_CMDLINE_EDITING
-#define CONFIG_SYS_HUSH_PARSER		1 /* Use the HUSH parser */
-#ifdef	CONFIG_SYS_HUSH_PARSER
-#define	CONFIG_SYS_PROMPT_HUSH_PS2	"> "
-#endif
-
-#define CONFIG_FEC0_IOBASE	ENET_BASE_ADDR
-#define CONFIG_FEC0_PINMUX	-1
-#define CONFIG_FEC0_MIIBASE	-1
-//#define CONFIG_GET_FEC_MAC_ADDR_FROM_IIM
-#define CONFIG_MXC_FEC
-#define CONFIG_FEC0_PHY_ADDR		0
-#define CONFIG_ETH_PRIME
-#define CONFIG_RMII
-#define CONFIG_PHY_MICREL_KSZ9021
-#define CONFIG_CMD_MII
-#define CONFIG_CMD_DHCP
-#define CONFIG_CMD_PING
-
-/*
- * OCOTP Configs
- */
-#ifdef CONFIG_CMD_IMXOTP
-	#define CONFIG_IMX_OTP
-	#define IMX_OTP_BASE		OCOTP_BASE_ADDR
-	#define IMX_OTP_ADDR_MAX	0x7F
-	#define IMX_OTP_DATA_ERROR_VAL	0xBADABADA
-#endif
-
-/*
- * I2C Configs
- */
-#ifdef CONFIG_CMD_I2C
-	#define CONFIG_HARD_I2C         1
-	#define CONFIG_I2C_MXC          1
-	#define CONFIG_SYS_I2C_BASE             I2C3_BASE_ADDR
-	#define CONFIG_SYS_I2C_SPEED            100000
-	#define CONFIG_SYS_I2C_SLAVE            0x8
-
-#endif
-
-/*
- * SPI Configs
- */
-#ifdef CONFIG_CMD_SF
-	#define CONFIG_FSL_SF		1
-	#define CONFIG_SPI_FLASH_IMX_SST	1
-	#define CONFIG_SPI_FLASH_CS	1
-	#define CONFIG_IMX_ECSPI
-	#define IMX_CSPI_VER_2_3	1
-	#define MAX_SPI_BYTES		(64 * 4)
-#endif
-
-/* Regulator Configs */
-#ifdef CONFIG_CMD_REGUL
-	#define CONFIG_ANATOP_REGULATOR
-	#define CONFIG_CORE_REGULATOR_NAME "vdd1p1"
-	#define CONFIG_PERIPH_REGULATOR_NAME "vdd1p1"
-#endif
-
-/*
- * MMC Configs
- */
-#ifdef CONFIG_CMD_MMC
-	#define CONFIG_MMC
-	#define CONFIG_GENERIC_MMC
-	#define CONFIG_IMX_MMC
-	#define CONFIG_SYS_FSL_USDHC_NUM        2
-	#define CONFIG_SYS_FSL_ESDHC_ADDR       0
-	#define CONFIG_SYS_MMC_ENV_DEV  2
-	#define CONFIG_DOS_PARTITION	1
-	#define CONFIG_CMD_FAT		1
-	#define CONFIG_CMD_EXT2		1
-
-	/* detect whether SD1, 2, 3, or 4 is boot device */
-	#define CONFIG_DYNAMIC_MMC_DEVNO
-
-	/* Setup target delay in DDR mode for each SD port */
-	#define CONFIG_GET_DDR_TARGET_DELAY
-#endif
-
-/*
- * SATA Configs
- */
-#ifdef CONFIG_CMD_SATA
-	#define CONFIG_DWC_AHSATA
-	#define CONFIG_SYS_SATA_MAX_DEVICE	1
-	#define CONFIG_DWC_AHSATA_PORT_ID	0
-	#define CONFIG_DWC_AHSATA_BASE_ADDR	SATA_ARB_BASE_ADDR
-	#define CONFIG_LBA48
-	#define CONFIG_LIBATA
-
-	#define CONFIG_DOS_PARTITION	1
-	#define CONFIG_CMD_FAT		1
-	#define CONFIG_CMD_EXT2		1
-#endif
-
-/*
- * GPMI Nand Configs
- */
-/* #define CONFIG_CMD_NAND */
-#define CONFIG_CMD_NAND
-
-#ifdef CONFIG_CMD_NAND
-	#define CONFIG_NAND_GPMI
-	#define CONFIG_GPMI_NFC_SWAP_BLOCK_MARK
-	#define CONFIG_GPMI_NFC_V2
-
-	#define CONFIG_GPMI_REG_BASE	GPMI_BASE_ADDR
-	#define CONFIG_BCH_REG_BASE	BCH_BASE_ADDR
-
-	#define NAND_MAX_CHIPS		8
-	#define CONFIG_SYS_NAND_BASE		0x40000000
-	#define CONFIG_SYS_MAX_NAND_DEVICE	1
-
-	/* NAND is the unique module invoke APBH-DMA */
-	#define CONFIG_APBH_DMA
-	#define CONFIG_APBH_DMA_V2
-	#define CONFIG_MXS_DMA_REG_BASE	ABPHDMA_BASE_ADDR
-#endif
-
-/*-----------------------------------------------------------------------
- * Stack sizes
- *
- * The stack sizes are set up in start.S using the settings below
- */
-#define CONFIG_STACKSIZE	(128 * 1024)	/* regular stack */
-
-/*-----------------------------------------------------------------------
- * Physical Memory Map
- */
-/* Physical Memory Map */
-#define CONFIG_NR_DRAM_BANKS           1
-#define PHYS_SDRAM                     MMDC0_ARB_BASE_ADDR
-
-#define CONFIG_SYS_SDRAM_BASE          PHYS_SDRAM
-#define CONFIG_SYS_INIT_RAM_ADDR       IRAM_BASE_ADDR
-#define CONFIG_SYS_INIT_RAM_SIZE       IRAM_SIZE
-
-#define CONFIG_SYS_INIT_SP_OFFSET \
-	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
-#define CONFIG_SYS_INIT_SP_ADDR \
-	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
-
-/*-----------------------------------------------------------------------
- * FLASH and environment organization
- */
-#define CONFIG_SYS_NO_FLASH
-
-/* Monitor at beginning of flash */
-/* #define CONFIG_FSL_ENV_IN_MMC */
-/* #define CONFIG_FSL_ENV_IN_SATA */
-/* #define CONFIG_FSL_ENV_IN_SF */
-#define CONFIG_FSL_ENV_IN_NAND
-
-#define CONFIG_ENV_SECT_SIZE    (0x20000)
-#define CONFIG_ENV_SIZE         CONFIG_ENV_SECT_SIZE
-
-#if defined(CONFIG_FSL_ENV_IN_NAND)
-	#define CONFIG_ENV_IS_IN_NAND 1
-	#define CONFIG_ENV_OFFSET	0x1c0000
-#elif defined(CONFIG_FSL_ENV_IN_MMC)
-	#define CONFIG_ENV_IS_IN_MMC	1
-	#define CONFIG_ENV_OFFSET	(768 * 1024)
-	#define CONFIG_SYS_MMC_ENV_DEV		0
-#elif defined(CONFIG_FSL_ENV_IN_SATA)
-	#define CONFIG_ENV_IS_IN_SATA   1
-	#define CONFIG_SATA_ENV_DEV     0
-	#define CONFIG_ENV_OFFSET       (768 * 1024)
-#elif defined(CONFIG_FSL_ENV_IN_SF)
-	#define CONFIG_ENV_IS_IN_SPI_FLASH	1
-	#define CONFIG_ENV_SPI_CS		1
-	#define CONFIG_ENV_OFFSET       (768 * 1024)
-#else
-	#define CONFIG_ENV_IS_NOWHERE	1
-#endif
-#endif				/* __CONFIG_H */
diff --git a/include/configs/mx6_icore_rqs.h b/include/configs/mx6_icore_rqs.h
new file mode 100644
index 0000000..b1d7b00
--- /dev/null
+++ b/include/configs/mx6_icore_rqs.h
@@ -0,0 +1,52 @@
+/*
+ * Copyright (C) 2012-2014 Freescale Semiconductor, Inc.
+ *
+ * Configuration settings for the Freescale i.MX6Q SabreAuto board.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ */
+
+#ifndef __MX6QICORE_RQS_CONFIG_H
+#define __MX6QICORE_RQS_CONFIG_H
+
+#define CONFIG_MACH_TYPE	3529
+#define CONFIG_MXC_UART_BASE	UART4_BASE
+#define CONFIG_CONSOLE_DEV		"ttymxc3"
+#define CONFIG_MMCROOT			"/dev/mmcblk0p2"
+
+//#define CONFIG_SYS_USE_NAND
+
+#include "mx6_icore_rqs_common.h"
+#include <asm/imx-common/gpio.h>
+
+/*Since the pin conflicts on EIM D18, disable the USB host if the NOR flash is enabled */
+#if !defined(CONFIG_SYS_USE_SPINOR) && !defined(CONFIG_SYS_USE_EIMNOR)
+/* USB Configs */
+#define CONFIG_CMD_USB
+#define CONFIG_USB_EHCI
+#define CONFIG_USB_EHCI_MX6
+#define CONFIG_USB_STORAGE
+#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
+#define CONFIG_USB_HOST_ETHER
+#define CONFIG_USB_ETHER_ASIX
+#define CONFIG_MXC_USB_PORTSC  (PORT_PTS_UTMI | PORT_PTS_PTW)
+#define CONFIG_MXC_USB_FLAGS   0
+#define CONFIG_USB_MAX_CONTROLLER_COUNT 2 /* Enabled USB controller number */
+
+/* Enable multiple I2C bus support*/
+#define CONFIG_I2C_MULTI_BUS
+
+#endif
+
+#define CONFIG_SYS_FSL_USDHC_NUM	3
+#define CONFIG_SYS_MMC_ENV_DEV		1
+#define CONFIG_SYS_MMC_ENV_PART		0	/* user partition */
+
+#ifdef CONFIG_SYS_USE_SPINOR
+#define CONFIG_SF_DEFAULT_CS   (1|(IMX_GPIO_NR(3, 19)<<8))
+#endif
+
+#endif                         /* __MX6QSABREAUTO_CONFIG_H */
diff --git a/include/configs/mx6_icore_rqs_common.h b/include/configs/mx6_icore_rqs_common.h
new file mode 100644
index 0000000..7376b14
--- /dev/null
+++ b/include/configs/mx6_icore_rqs_common.h
@@ -0,0 +1,445 @@
+/*
+ * Copyright (C) 2012-2014 Freescale Semiconductor, Inc.
+ *
+ * Configuration settings for the Freescale i.MX6Q SabreSD board.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.         See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef __MX6QSABRE_COMMON_CONFIG_H
+#define __MX6QSABRE_COMMON_CONFIG_H
+
+#define CONFIG_MX6
+
+#define CONFIG_SYS_L2_PL310
+#define CONFIG_SYS_PL310_BASE		0x00A02000
+#define CONFIG_SYS_CACHELINE_SIZE	32
+
+#ifdef CONFIG_MX6SOLO
+#define CONFIG_MX6DL
+#endif
+
+#ifdef CONFIG_MX6D
+#define CONFIG_MX6Q
+#endif
+
+/* uncomment for PLUGIN mode support */
+/* #define CONFIG_USE_PLUGIN */
+
+#define CONFIG_ARCH_MISC_INIT
+
+/* uncomment for SECURE mode support */
+/* #define CONFIG_SECURE_BOOT */
+
+#include "mx6_common.h"
+#include <asm/sizes.h>
+
+#define CONFIG_DISPLAY_CPUINFO
+#define CONFIG_DISPLAY_BOARDINFO
+
+#include <asm/arch/imx-regs.h>
+
+#define CONFIG_CMDLINE_TAG
+#define CONFIG_SETUP_MEMORY_TAGS
+#define CONFIG_INITRD_TAG
+#define CONFIG_REVISION_TAG
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN		(10 * SZ_1M)
+
+#define CONFIG_BOARD_EARLY_INIT_F
+#define CONFIG_BOARD_LATE_INIT
+#define CONFIG_MXC_GPIO
+
+#define CONFIG_MXC_UART
+
+/* OCOTP Config */
+#define CONFIG_CMD_FUSE
+#ifdef CONFIG_CMD_FUSE
+#define CONFIG_MXC_OCOTP
+#endif
+
+/* MMC Configs */
+#define CONFIG_FSL_ESDHC
+#define CONFIG_FSL_USDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR      0
+
+#define CONFIG_MMC
+#define CONFIG_CMD_MMC
+#define CONFIG_GENERIC_MMC
+#define CONFIG_BOUNCE_BUFFER
+#define CONFIG_CMD_EXT2
+#define CONFIG_CMD_FAT
+#define CONFIG_DOS_PARTITION
+
+#define CONFIG_CMD_PING
+#define CONFIG_CMD_DHCP
+#define CONFIG_CMD_MII
+#define CONFIG_CMD_NET
+#define CONFIG_FEC_MXC
+#define CONFIG_MII
+#define IMX_FEC_BASE			ENET_BASE_ADDR
+#define CONFIG_FEC_XCV_TYPE		RGMII
+#define CONFIG_ETHPRIME			"FEC"
+#define CONFIG_FEC_MXC_PHYADDR		3
+
+#define CONFIG_PHYLIB
+#define CONFIG_PHY_MICREL
+#define CONFIG_PHY_MICREL_KSZ9021
+
+/* allow to overwrite serial and ethaddr */
+#define CONFIG_ENV_OVERWRITE
+#define CONFIG_CONS_INDEX              1
+#define CONFIG_BAUDRATE                        115200
+
+/* Command definition */
+#include <config_cmd_default.h>
+
+//#define CONFIG_CMD_BMODE
+#define CONFIG_CMD_BOOTZ
+#undef CONFIG_CMD_IMLS
+
+#define CONFIG_BOOTDELAY               1
+
+#define CONFIG_LOADADDR			0x12000000
+#define CONFIG_SYS_TEXT_BASE		0x17800000
+#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
+
+#ifdef CONFIG_SYS_BOOT_NAND
+#define CONFIG_MFG_NAND_PARTITION "mtdparts=gpmi-nand:4m(boot),8m(kernel),1m(dtb),-(rootfs) "
+#else
+#define CONFIG_MFG_NAND_PARTITION ""
+#endif
+
+#ifdef CONFIG_MX6SOLO
+	#define SHOW_ENGICAM_NOTE        "Note:    RQS6-Q7 6S/DL default U-Boot\n"
+#else
+	#define SHOW_ENGICAM_NOTE        "Note:    RQS6-Q7 Q/D default U-Boot\n"
+#endif
+
+/*
+ * For the SPI/WEIM NOR, it can't store all the images into it due to it's
+ * capacity, we need one default mmc device to load the left image or rootfs.
+ * The end user need change the default setting according to their needs.
+ * For NAND/SATA boot, the storage is big enough to hold all the stuff.
+ * For SD/MMC boot, mmcdev is dynamiclly created due to the boot SD/MMC slot.
+ */
+#if defined(CONFIG_SYS_BOOT_EIMNOR) || defined(CONFIG_SYS_BOOT_SPINOR)
+#define CONFIG_MMC_DEV_SET "mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV)
+#else
+#define CONFIG_MMC_DEV_SET " "
+#endif
+
+#define CONFIG_MFG_ENV_SETTINGS \
+	"mfgtool_args=setenv bootargs console=" CONFIG_CONSOLE_DEV ",115200 " \
+		"rdinit=/linuxrc " \
+		"g_mass_storage.stall=0 g_mass_storage.removable=1 " \
+		"g_mass_storage.idVendor=0x066F g_mass_storage.idProduct=0x37FF "\
+		"g_mass_storage.iSerialNumber=\"\" "\
+		"enable_wait_mode=off "\
+		CONFIG_MFG_NAND_PARTITION \
+		"\0" \
+		"initrd_addr=0x12C00000\0" \
+		"initrd_high=0xffffffff\0" \
+		"bootcmd_mfg=run mfgtool_args;bootm ${loadaddr} ${initrd_addr} ${fdt_addr};\0" \
+
+
+#if defined(CONFIG_SYS_BOOT_NAND)
+	/*
+	 * The dts also enables the WEIN NOR which is mtd0.
+	 * So the partions' layout for NAND is:
+	 *     mtd1: 4M      (uboot)
+	 *     mtd2: 8M      (kernel)
+	 *     mtd3: 1M      (dtb)
+	 *     mtd4: left    (rootfs)
+	 */
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	CONFIG_MFG_ENV_SETTINGS \
+	"fdt_addr=0x18000000\0" \
+	"fdt_high=0xffffffff\0"	  \
+	"bootargs=console=" CONFIG_CONSOLE_DEV ",115200 ubi.mtd=4 "  \
+		"root=ubi0:rootfs rootfstype=ubifs "		     \
+		"mtdparts=gpmi-nand:4m(boot),8m(kernel),1m(dtb),-(rootfs)\0"\
+	"bootcmd=nand read ${loadaddr} 0x400000 0x700000;"\
+		"nand read ${fdt_addr} 0xc00000 0x100000;"\
+		"bootm ${loadaddr} - ${fdt_addr}\0"
+
+#elif defined(CONFIG_SYS_BOOT_SATA)
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	CONFIG_MFG_ENV_SETTINGS \
+	"fdt_addr=0x18000000\0" \
+	"fdt_high=0xffffffff\0"   \
+	"bootargs=console=" CONFIG_CONSOLE_DEV ",115200 \0"\
+	"bootargs_sata=setenv bootargs ${bootargs} " \
+		"root=/dev/sda1 rootwait rw \0" \
+	"bootcmd_sata=run bootargs_sata; sata init; " \
+		"sata read ${loadaddr} 0x800  0x4000; " \
+		"sata read ${fdt_addr} 0x8000 0x800; " \
+		"bootm ${loadaddr} - ${fdt_addr} \0" \
+	"bootcmd=run bootcmd_sata \0"
+#else
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	CONFIG_MFG_ENV_SETTINGS \
+	"script=boot.scr\0" \
+	"uimage=uImage\0" \
+	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"fdt_addr=0x18000000\0" \
+	"boot_fdt=try\0" \
+	"ip_dyn=yes\0" \
+	"console=" CONFIG_CONSOLE_DEV "\0" \
+	"fdt_high=0xffffffff\0"	  \
+	"initrd_high=0xffffffff\0" \
+	CONFIG_MMC_DEV_SET \
+	"\0" \
+	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
+	"smp=" CONFIG_SYS_NOSMP "\0"\
+	"mmcargs=setenv bootargs console=${console},${baudrate} ${smp} " \
+		"root=${mmcroot} cma=96MB gpumem=16MB\0" \
+	"loadbootscript=" \
+		"fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+	"bootscript=echo Running bootscript from mmc ...; " \
+		"source\0" \
+	"loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \
+	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+	"mmcboot=echo Booting from mmc ...; " \
+		"run mmcargs; " \
+		"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+			"if run loadfdt; then " \
+				"bootm ${loadaddr} - ${fdt_addr}; " \
+			"else " \
+				"if test ${boot_fdt} = try; then " \
+					"bootm; " \
+				"else " \
+					"echo WARN: Cannot load the DT; " \
+				"fi; " \
+			"fi; " \
+		"else " \
+			"bootm; " \
+		"fi;\0" \
+	"netargs=setenv bootargs console=${console},${baudrate} ${smp} " \
+		"root=/dev/nfs " \
+		"ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+	"netboot=echo Booting from net ...; " \
+		"run netargs; " \
+		"if test ${ip_dyn} = yes; then " \
+			"setenv get_cmd dhcp; " \
+		"else " \
+			"setenv get_cmd tftp; " \
+		"fi; " \
+		"${get_cmd} ${uimage}; " \
+		"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+			"if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
+				"bootm ${loadaddr} - ${fdt_addr}; " \
+			"else " \
+				"if test ${boot_fdt} = try; then " \
+					"bootm; " \
+				"else " \
+					"echo WARN: Cannot load the DT; " \
+				"fi; " \
+			"fi; " \
+		"else " \
+			"bootm; " \
+		"fi;\0"
+
+#define CONFIG_BOOTCOMMAND \
+	"mmc dev ${mmcdev};" \
+	"if mmc rescan; then " \
+		"if run loadbootscript; then " \
+		"run bootscript; " \
+		"else " \
+			"if run loaduimage; then " \
+				"run mmcboot; " \
+			"else run netboot; " \
+			"fi; " \
+		"fi; " \
+	"else run netboot; fi"
+#endif
+#define CONFIG_ARP_TIMEOUT     200UL
+
+/* Miscellaneous configurable options */
+#define CONFIG_SYS_LONGHELP
+#define CONFIG_SYS_HUSH_PARSER
+#define CONFIG_SYS_PROMPT_HUSH_PS2     "> "
+#define CONFIG_SYS_PROMPT              "U-Boot > "
+#define CONFIG_AUTO_COMPLETE
+#define CONFIG_SYS_CBSIZE              1024
+
+/* Print Buffer Size */
+#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
+#define CONFIG_SYS_MAXARGS             16
+#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
+
+#define CONFIG_SYS_MEMTEST_START       0x10000000
+#define CONFIG_SYS_MEMTEST_END         0x10010000
+#define CONFIG_SYS_MEMTEST_SCRATCH     0x10800000
+
+#define CONFIG_SYS_LOAD_ADDR           CONFIG_LOADADDR
+#define CONFIG_SYS_HZ                  1000
+
+#define CONFIG_CMDLINE_EDITING
+#define CONFIG_STACKSIZE               (128 * 1024)
+
+/* Physical Memory Map */
+#define CONFIG_NR_DRAM_BANKS           1
+#define PHYS_SDRAM                     MMDC0_ARB_BASE_ADDR
+
+#define CONFIG_SYS_SDRAM_BASE          PHYS_SDRAM
+#define CONFIG_SYS_INIT_RAM_ADDR       IRAM_BASE_ADDR
+#define CONFIG_SYS_INIT_RAM_SIZE       IRAM_SIZE
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* FLASH and environment organization */
+#define CONFIG_SYS_NO_FLASH
+
+#define CONFIG_ENV_SIZE			(8 * 1024)
+
+#ifndef CONFIG_SYS_NOSMP
+#define CONFIG_SYS_NOSMP
+#endif
+
+#if defined CONFIG_SYS_BOOT_SPINOR
+#define CONFIG_SYS_USE_SPINOR
+#define CONFIG_ENV_IS_IN_SPI_FLASH
+#elif defined CONFIG_SYS_BOOT_EIMNOR
+#define CONFIG_SYS_USE_EIMNOR
+#define CONFIG_ENV_IS_IN_FLASH
+#elif defined CONFIG_SYS_BOOT_NAND
+#define CONFIG_SYS_USE_NAND
+#define CONFIG_ENV_IS_IN_NAND
+#elif defined CONFIG_SYS_BOOT_SATA
+#define CONFIG_ENV_IS_IN_SATA
+#define CONFIG_CMD_SATA
+#else
+#define CONFIG_ENV_IS_IN_MMC
+#endif
+
+#ifdef CONFIG_CMD_SATA
+#define CONFIG_DWC_AHSATA
+#define CONFIG_SYS_SATA_MAX_DEVICE	1
+#define CONFIG_DWC_AHSATA_PORT_ID	0
+#define CONFIG_DWC_AHSATA_BASE_ADDR	SATA_ARB_BASE_ADDR
+#define CONFIG_LBA48
+#define CONFIG_LIBATA
+#endif
+
+#ifdef CONFIG_SYS_USE_SPINOR
+#define CONFIG_CMD_SF
+#define CONFIG_SPI_FLASH
+#define CONFIG_SPI_FLASH_STMICRO
+#define CONFIG_MXC_SPI
+#define CONFIG_SF_DEFAULT_BUS  0
+#define CONFIG_SF_DEFAULT_SPEED 20000000
+#define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0)
+#endif
+
+#ifdef CONFIG_SYS_USE_EIMNOR
+#undef CONFIG_SYS_NO_FLASH
+#define CONFIG_SYS_FLASH_BASE           WEIM_ARB_BASE_ADDR
+#define CONFIG_SYS_FLASH_SECT_SIZE	(128 * 1024)
+#define CONFIG_SYS_MAX_FLASH_BANKS 1    /* max number of memory banks */
+#define CONFIG_SYS_MAX_FLASH_SECT 256   /* max number of sectors on one chip */
+#define CONFIG_SYS_FLASH_CFI            /* Flash memory is CFI compliant */
+#define CONFIG_FLASH_CFI_DRIVER         /* Use drivers/cfi_flash.c */
+#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* Use buffered writes*/
+#define CONFIG_SYS_FLASH_EMPTY_INFO
+#endif
+
+#ifdef CONFIG_SYS_USE_NAND
+#define CONFIG_CMD_NAND
+#define CONFIG_CMD_NAND_TRIMFFS
+
+/* NAND stuff */
+#define CONFIG_NAND_MXS
+#define CONFIG_SYS_MAX_NAND_DEVICE	1
+#define CONFIG_SYS_NAND_BASE		0x40000000
+#define CONFIG_SYS_NAND_5_ADDR_CYCLE
+#define CONFIG_SYS_NAND_ONFI_DETECTION
+
+/* DMA stuff, needed for GPMI/MXS NAND support */
+#define CONFIG_APBH_DMA
+#define CONFIG_APBH_DMA_BURST
+#define CONFIG_APBH_DMA_BURST8
+#endif
+
+#if defined(CONFIG_ENV_IS_IN_MMC)
+	#define CONFIG_ENV_OFFSET	(768 * 1024)
+#elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
+#define CONFIG_ENV_OFFSET		(768 * 1024)
+#define CONFIG_ENV_SECT_SIZE		(64 * 1024)
+#define CONFIG_ENV_SPI_BUS		CONFIG_SF_DEFAULT_BUS
+#define CONFIG_ENV_SPI_CS		CONFIG_SF_DEFAULT_CS
+#define CONFIG_ENV_SPI_MODE		CONFIG_SF_DEFAULT_MODE
+#define CONFIG_ENV_SPI_MAX_HZ		CONFIG_SF_DEFAULT_SPEED
+#elif defined(CONFIG_ENV_IS_IN_FLASH)
+#undef CONFIG_ENV_SIZE
+#define CONFIG_ENV_SIZE			CONFIG_SYS_FLASH_SECT_SIZE
+#define CONFIG_ENV_SECT_SIZE		CONFIG_SYS_FLASH_SECT_SIZE
+#define CONFIG_ENV_OFFSET		(4 * CONFIG_SYS_FLASH_SECT_SIZE)
+#elif defined(CONFIG_ENV_IS_IN_NAND)
+#undef CONFIG_ENV_SIZE
+#define CONFIG_ENV_OFFSET		(0x1c0000)
+#define CONFIG_ENV_SECT_SIZE		(0x20000)
+#define CONFIG_ENV_SIZE			CONFIG_ENV_SECT_SIZE
+#elif defined(CONFIG_ENV_IS_IN_SATA)
+#define CONFIG_ENV_OFFSET		(768 * 1024)
+#define CONFIG_SATA_ENV_DEV		0
+#define CONFIG_SYS_DCACHE_OFF /* remove when sata driver support cache */
+#endif
+
+#define CONFIG_OF_LIBFDT
+
+#ifndef CONFIG_SYS_DCACHE_OFF
+#define CONFIG_CMD_CACHE
+#endif
+
+/*
+ * I2C configs
+ */
+#define CONFIG_CMD_I2C
+#define CONFIG_HARD_I2C         1
+#define CONFIG_I2C_MXC          1
+#define CONFIG_SYS_I2C_BASE             I2C2_BASE_ADDR
+#define CONFIG_SYS_I2C_SPEED            100000
+#define CONFIG_SYS_I2C_SLAVE            0x8
+
+/* Framebuffer */
+/*
+#define CONFIG_VIDEO
+#define CONFIG_VIDEO_IPUV3
+#define CONFIG_CFB_CONSOLE
+#define CONFIG_VGA_AS_SINGLE_DEVICE
+#define CONFIG_SYS_CONSOLE_IS_IN_ENV
+#define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
+#define CONFIG_VIDEO_BMP_RLE8
+#define CONFIG_SPLASH_SCREEN
+#define CONFIG_SPLASH_SCREEN_ALIGN
+#define CONFIG_BMP_16BPP
+#define CONFIG_VIDEO_LOGO
+#define CONFIG_VIDEO_BMP_LOGO
+#ifdef CONFIG_MX6DL
+#define CONFIG_IPUV3_CLK 198000000
+#else
+#define CONFIG_IPUV3_CLK 264000000
+#endif
+#define CONFIG_IMX_HDMI
+*/
+
+#if defined(CONFIG_ANDROID_SUPPORT)
+#include "mx6qsabreandroid_common.h"
+#endif
+
+#endif                         /* __MX6QSABRE_COMMON_CONFIG_H */
diff --git a/include/configs/mx6d_icore_rqs.h b/include/configs/mx6d_icore_rqs.h
deleted file mode 100644
index 9b22c42..0000000
--- a/include/configs/mx6d_icore_rqs.h
+++ /dev/null
@@ -1,323 +0,0 @@
-/*
- * Copyright (C) 2013 Engicam srl
- *
- * Configuration settings for the Engicam i.CoreM6 RQS Starter kit.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.		See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
-
-#ifndef __CONFIG_H
-#define __CONFIG_H
-
-#include <asm/arch/mx6.h>
-#include "common_parameter.h"
-
- /* High Level Configuration Options */
-#define CONFIG_ARMV7	/* This is armv7 Cortex-A9 CPU core */
-#define CONFIG_MXC
-#define CONFIG_MX6Q
-#define CONFIG_MX6Q_SABREAUTO
-#define CONFIG_FLASH_HEADER
-#define CONFIG_FLASH_HEADER_OFFSET 0x400
-#define CONFIG_MX6_CLK32	   32768
-#define CONFIG_ICORE
-#define CONFIG_ICORE_QUAD
-#define CONFIG_ICORE_RQS
-#define SHOW_ENGICAM_NOTE        "Note:    iCore6D-RQS default U-Boot\n" 
-
-#define CONFIG_SKIP_RELOCATE_UBOOT
-
-#define CONFIG_ARCH_CPU_INIT
-#undef CONFIG_ARCH_MMU /* disable MMU first */
-#define CONFIG_L2_OFF  /* disable L2 cache first*/
-
-#define CONFIG_MX6_HCLK_FREQ	24000000
-
-#define CONFIG_DISPLAY_CPUINFO
-#define CONFIG_DISPLAY_BOARDINFO
-
-#define CONFIG_SYS_64BIT_VSPRINTF
-
-#define BOARD_LATE_INIT
-
-#define CONFIG_CMDLINE_TAG	/* enable passing of ATAGs */
-#define CONFIG_SERIAL_TAG
-#define CONFIG_REVISION_TAG
-#define CONFIG_SETUP_MEMORY_TAGS
-#define CONFIG_INITRD_TAG
-
-/*
- * Size of malloc() pool
- */
-#define CONFIG_SYS_MALLOC_LEN		(2 * 1024 * 1024)
-/* size in bytes reserved for initial data */
-#define CONFIG_SYS_GBL_DATA_SIZE	128
-
-/*
- * Hardware drivers
- */
-#define CONFIG_MXC_UART
-#define CONFIG_UART_BASE_ADDR   UART4_BASE_ADDR
-
-/* allow to overwrite serial and ethaddr */
-#define CONFIG_ENV_OVERWRITE
-#define CONFIG_CONS_INDEX		1
-#define CONFIG_BAUDRATE			115200
-#define CONFIG_SYS_BAUDRATE_TABLE	{9600, 19200, 38400, 57600, 115200}
-
-/***********************************************************
- * Command definition
- ***********************************************************/
-
-#include <config_cmd_default.h>
-
-#define CONFIG_CMD_PING
-#define CONFIG_CMD_DHCP
-#define CONFIG_CMD_MII
-#define CONFIG_CMD_NET
-#define CONFIG_NET_RETRY_COUNT  100
-#define CONFIG_NET_MULTI 1
-#define CONFIG_BOOTP_SUBNETMASK
-#define CONFIG_BOOTP_GATEWAY
-#define CONFIG_BOOTP_DNS
-
-//#define CONFIG_CMD_SPI
-#define CONFIG_CMD_I2C
-#define CONFIG_CMD_IMXOTP
-
-/* Enable below configure when supporting nand */
-
-#define CONFIG_CMD_MMC
-//#define CONFIG_CMD_SF
-#define CONFIG_CMD_ENV
-#define CONFIG_CMD_REGUL
-
-#define CONFIG_CMD_CLOCK
-#define CONFIG_REF_CLK_FREQ CONFIG_MX6_HCLK_FREQ
-
-#define CONFIG_CMD_SATA
-#undef CONFIG_CMD_IMLS
-
-#define CONFIG_CMD_IMX_DOWNLOAD_MODE
-
-#define CONFIG_BOOTDELAY 3
-
-#define CONFIG_PRIME	"FEC0"
-
-#define CONFIG_LOADADDR		0x10800000	/* loadaddr env var */
-#define CONFIG_RD_LOADADDR      0x11000000
-
-/*
- *  Default env settig are setted in common_parameter.h
- */
-#define	CONFIG_EXTRA_ENV_SETTINGS 		EXTRA_ENV_SETTINGS_RQS
-
-#define CONFIG_ARP_TIMEOUT	200UL
-
-/*
- * Miscellaneous configurable options
- */
-#define CONFIG_SYS_LONGHELP		/* undef to save memory */
-#define CONFIG_SYS_PROMPT		"MX6D-RQS i.Core U-Boot > "
-#define CONFIG_AUTO_COMPLETE
-#define CONFIG_SYS_CBSIZE		1024	/* Console I/O Buffer Size */
-/* Print Buffer Size */
-#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
-#define CONFIG_SYS_MAXARGS	16	/* max number of command args */
-#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
-
-#define CONFIG_SYS_MEMTEST_START	0x10000000	/* memtest works on */
-#define CONFIG_SYS_MEMTEST_END		0x10010000
-
-#undef	CONFIG_SYS_CLKS_IN_HZ		/* everything, incl board info, in Hz */
-
-#define CONFIG_SYS_LOAD_ADDR		CONFIG_LOADADDR
-
-#define CONFIG_SYS_HZ			1000
-
-#define CONFIG_CMDLINE_EDITING
-#define CONFIG_SYS_HUSH_PARSER		1 /* Use the HUSH parser */
-#ifdef	CONFIG_SYS_HUSH_PARSER
-#define	CONFIG_SYS_PROMPT_HUSH_PS2	"> "
-#endif
-
-#define CONFIG_FEC0_IOBASE	ENET_BASE_ADDR
-#define CONFIG_FEC0_PINMUX	-1
-#define CONFIG_FEC0_MIIBASE	-1
-//#define CONFIG_GET_FEC_MAC_ADDR_FROM_IIM
-#define CONFIG_MXC_FEC
-#define CONFIG_FEC0_PHY_ADDR		3
-#define CONFIG_ETH_PRIME
-#define CONFIG_RMII
-#define CONFIG_RGMII
-#define CONFIG_PHY_MICREL_KSZ9021
-#define CONFIG_CMD_MII
-#define CONFIG_CMD_DHCP
-#define CONFIG_CMD_PING
-
-/*
- * OCOTP Configs
- */
-#ifdef CONFIG_CMD_IMXOTP
-	#define CONFIG_IMX_OTP
-	#define IMX_OTP_BASE		OCOTP_BASE_ADDR
-	#define IMX_OTP_ADDR_MAX	0x7F
-	#define IMX_OTP_DATA_ERROR_VAL	0xBADABADA
-#endif
-
-/*
- * I2C Configs
- */
-#ifdef CONFIG_CMD_I2C
-	#define CONFIG_HARD_I2C         1
-	#define CONFIG_I2C_MXC          1
-	#define CONFIG_SYS_I2C_PORT             I2C3_BASE_ADDR
-	#define CONFIG_SYS_I2C_SPEED            100000
-	#define CONFIG_SYS_I2C_SLAVE            0x1f
-#endif
-
-/*
- * SPI Configs
- */
-#ifdef CONFIG_CMD_SF
-	#define CONFIG_FSL_SF		1
-	#define CONFIG_SPI_FLASH_IMX_SST	1
-	#define CONFIG_SPI_FLASH_CS	1
-	#define CONFIG_IMX_ECSPI
-	#define IMX_CSPI_VER_2_3	1
-	#define MAX_SPI_BYTES		(64 * 4)
-#endif
-
-/* Regulator Configs */
-#ifdef CONFIG_CMD_REGUL
-	#define CONFIG_ANATOP_REGULATOR
-	#define CONFIG_CORE_REGULATOR_NAME "vdd1p1"
-	#define CONFIG_PERIPH_REGULATOR_NAME "vdd1p1"
-#endif
-
-/*
- * MMC Configs
- */
-#ifdef CONFIG_CMD_MMC
-	#define CONFIG_MMC
-	#define CONFIG_GENERIC_MMC
-	#define CONFIG_IMX_MMC
-	#define CONFIG_SYS_FSL_USDHC_NUM        3
-	#define CONFIG_SYS_FSL_ESDHC_ADDR       0
-//	#define CONFIG_SYS_MMC_ENV_DEV  2
-	#define CONFIG_DOS_PARTITION	1
-	#define CONFIG_CMD_FAT		1
-	#define CONFIG_CMD_EXT2		1
-
-	/* SD4 are 8 bit */
-	#define CONFIG_MMC_8BIT_PORTS   0x8
-
-	/* detect whether SD1, 2, 3, or 4 is boot device */
-//	#define CONFIG_DYNAMIC_MMC_DEVNO
-
-	/* Setup target delay in DDR mode for each SD port */
-	#define CONFIG_GET_DDR_TARGET_DELAY
-#endif
-
-/*
- * SATA Configs
- */
-#ifdef CONFIG_CMD_SATA
-	#define CONFIG_DWC_AHSATA
-	#define CONFIG_SYS_SATA_MAX_DEVICE	1
-	#define CONFIG_DWC_AHSATA_PORT_ID	0
-	#define CONFIG_DWC_AHSATA_BASE_ADDR	SATA_ARB_BASE_ADDR
-	#define CONFIG_LBA48
-	#define CONFIG_LIBATA
-
-	#define CONFIG_DOS_PARTITION	1
-	#define CONFIG_CMD_FAT		1
-	#define CONFIG_CMD_EXT2		1
-#endif
-
-/*
- * GPMI Nand Configs
- */
-/* #define CONFIG_CMD_NAND */
-// MP: #define CONFIG_CMD_NAND
-
-#ifdef CONFIG_CMD_NAND
-	#define CONFIG_NAND_GPMI
-	#define CONFIG_GPMI_NFC_SWAP_BLOCK_MARK
-	#define CONFIG_GPMI_NFC_V2
-
-	#define CONFIG_GPMI_REG_BASE	GPMI_BASE_ADDR
-	#define CONFIG_BCH_REG_BASE	BCH_BASE_ADDR
-
-	#define NAND_MAX_CHIPS		8
-	#define CONFIG_SYS_NAND_BASE		0x40000000
-	#define CONFIG_SYS_MAX_NAND_DEVICE	1
-
-	/* NAND is the unique module invoke APBH-DMA */
-	#define CONFIG_APBH_DMA
-	#define CONFIG_APBH_DMA_V2
-	#define CONFIG_MXS_DMA_REG_BASE	ABPHDMA_BASE_ADDR
-#endif
-
-/*-----------------------------------------------------------------------
- * Stack sizes
- *
- * The stack sizes are set up in start.S using the settings below
- */
-#define CONFIG_STACKSIZE	(128 * 1024)	/* regular stack */
-
-/*-----------------------------------------------------------------------
- * Physical Memory Map
- */
-#define CONFIG_NR_DRAM_BANKS	1
-#define PHYS_SDRAM_1		CSD0_DDR_BASE_ADDR
-#define PHYS_SDRAM_1_SIZE	(512 * 1024 * 1024)
-#define iomem_valid_addr(addr, size) \
-	(addr >= PHYS_SDRAM_1 && addr <= (PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE))
-
-/*-----------------------------------------------------------------------
- * FLASH and environment organization
- */
-#define CONFIG_SYS_NO_FLASH
-
-/* Monitor at beginning of flash */
-#define CONFIG_FSL_ENV_IN_MMC
-/* #define CONFIG_FSL_ENV_IN_SATA */
-/* #define CONFIG_FSL_ENV_IN_SF */
-/* #define CONFIG_FSL_ENV_IN_NAND */
-
-#define CONFIG_ENV_SECT_SIZE    (0x20000)
-#define CONFIG_ENV_SIZE         CONFIG_ENV_SECT_SIZE
-
-#if defined(CONFIG_FSL_ENV_IN_NAND)
-	#define CONFIG_ENV_IS_IN_NAND 1
-	#define CONFIG_ENV_OFFSET	0x1c0000
-#elif defined(CONFIG_FSL_ENV_IN_MMC)
-	#define CONFIG_ENV_IS_IN_MMC	1
-	#define CONFIG_ENV_OFFSET	(768 * 1024)
-	#define CONFIG_SYS_MMC_ENV_DEV		0
-#elif defined(CONFIG_FSL_ENV_IN_SATA)
-	#define CONFIG_ENV_IS_IN_SATA   1
-	#define CONFIG_SATA_ENV_DEV     0
-	#define CONFIG_ENV_OFFSET       (768 * 1024)
-#elif defined(CONFIG_FSL_ENV_IN_SF)
-	#define CONFIG_ENV_IS_IN_SPI_FLASH	1
-	#define CONFIG_ENV_SPI_CS		1
-	#define CONFIG_ENV_OFFSET       (768 * 1024)
-#else
-	#define CONFIG_ENV_IS_NOWHERE	1
-#endif
-#endif				/* __CONFIG_H */
diff --git a/include/configs/mx6dl_icore_rqs.h b/include/configs/mx6dl_icore_rqs.h
deleted file mode 100644
index d584783..0000000
--- a/include/configs/mx6dl_icore_rqs.h
+++ /dev/null
@@ -1,323 +0,0 @@
-/*
- * Copyright (C) 2013 Engicam srl
- *
- * Configuration settings for the Engicam i.CoreM6 RQS Starter kit.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.		See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
-
-#ifndef __CONFIG_H
-#define __CONFIG_H
-
-#include <asm/arch/mx6.h>
-#include "common_parameter.h"
-
- /* High Level Configuration Options */
-#define CONFIG_ARMV7	/* This is armv7 Cortex-A9 CPU core */
-#define CONFIG_MXC
-#define CONFIG_MX6DL
-#define CONFIG_MX6Q_SABREAUTO
-#define CONFIG_FLASH_HEADER
-#define CONFIG_FLASH_HEADER_OFFSET 0x400
-#define CONFIG_MX6_CLK32	   32768
-#define CONFIG_ICORE
-#define CONFIG_ICORE_DUALLIGHT
-#define CONFIG_ICORE_RQS
-#define SHOW_ENGICAM_NOTE        "Note:    iCoreM6DL-RQS default U-Boot\n" 
-
-#define CONFIG_SKIP_RELOCATE_UBOOT
-
-#define CONFIG_ARCH_CPU_INIT
-#undef CONFIG_ARCH_MMU /* disable MMU first */
-#define CONFIG_L2_OFF  /* disable L2 cache first*/
-
-#define CONFIG_MX6_HCLK_FREQ	24000000
-
-#define CONFIG_DISPLAY_CPUINFO
-#define CONFIG_DISPLAY_BOARDINFO
-
-#define CONFIG_SYS_64BIT_VSPRINTF
-
-#define BOARD_LATE_INIT
-
-#define CONFIG_CMDLINE_TAG	/* enable passing of ATAGs */
-#define CONFIG_SERIAL_TAG
-#define CONFIG_REVISION_TAG
-#define CONFIG_SETUP_MEMORY_TAGS
-#define CONFIG_INITRD_TAG
-
-/*
- * Size of malloc() pool
- */
-#define CONFIG_SYS_MALLOC_LEN		(2 * 1024 * 1024)
-/* size in bytes reserved for initial data */
-#define CONFIG_SYS_GBL_DATA_SIZE	128
-
-/*
- * Hardware drivers
- */
-#define CONFIG_MXC_UART
-#define CONFIG_UART_BASE_ADDR   UART4_BASE_ADDR
-
-/* allow to overwrite serial and ethaddr */
-#define CONFIG_ENV_OVERWRITE
-#define CONFIG_CONS_INDEX		1
-#define CONFIG_BAUDRATE			115200
-#define CONFIG_SYS_BAUDRATE_TABLE	{9600, 19200, 38400, 57600, 115200}
-
-/***********************************************************
- * Command definition
- ***********************************************************/
-
-#include <config_cmd_default.h>
-
-#define CONFIG_CMD_PING
-#define CONFIG_CMD_DHCP
-#define CONFIG_CMD_MII
-#define CONFIG_CMD_NET
-#define CONFIG_NET_RETRY_COUNT  100
-#define CONFIG_NET_MULTI 1
-#define CONFIG_BOOTP_SUBNETMASK
-#define CONFIG_BOOTP_GATEWAY
-#define CONFIG_BOOTP_DNS
-
-//#define CONFIG_CMD_SPI
-#define CONFIG_CMD_I2C
-#define CONFIG_CMD_IMXOTP
-
-/* Enable below configure when supporting nand */
-
-#define CONFIG_CMD_MMC
-//#define CONFIG_CMD_SF
-#define CONFIG_CMD_ENV
-#define CONFIG_CMD_REGUL
-
-#define CONFIG_CMD_CLOCK
-#define CONFIG_REF_CLK_FREQ CONFIG_MX6_HCLK_FREQ
-
-#undef CONFIG_CMD_SATA
-#undef CONFIG_CMD_IMLS
-
-#define CONFIG_CMD_IMX_DOWNLOAD_MODE
-
-#define CONFIG_BOOTDELAY 3
-
-#define CONFIG_PRIME	"FEC0"
-
-#define CONFIG_LOADADDR		0x10800000	/* loadaddr env var */
-#define CONFIG_RD_LOADADDR      0x11000000
-
-/*
- *  Default env settig are setted in common_parameter.h
- */
-#define	CONFIG_EXTRA_ENV_SETTINGS 		EXTRA_ENV_SETTINGS_RQS
-
-#define CONFIG_ARP_TIMEOUT	200UL
-
-/*
- * Miscellaneous configurable options
- */
-#define CONFIG_SYS_LONGHELP		/* undef to save memory */
-#define CONFIG_SYS_PROMPT		"MX6DL-RQS i.Core U-Boot > "
-#define CONFIG_AUTO_COMPLETE
-#define CONFIG_SYS_CBSIZE		1024	/* Console I/O Buffer Size */
-/* Print Buffer Size */
-#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
-#define CONFIG_SYS_MAXARGS	16	/* max number of command args */
-#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
-
-#define CONFIG_SYS_MEMTEST_START	0x10000000	/* memtest works on */
-#define CONFIG_SYS_MEMTEST_END		0x10010000
-
-#undef	CONFIG_SYS_CLKS_IN_HZ		/* everything, incl board info, in Hz */
-
-#define CONFIG_SYS_LOAD_ADDR		CONFIG_LOADADDR
-
-#define CONFIG_SYS_HZ			1000
-
-#define CONFIG_CMDLINE_EDITING
-#define CONFIG_SYS_HUSH_PARSER		1 /* Use the HUSH parser */
-#ifdef	CONFIG_SYS_HUSH_PARSER
-#define	CONFIG_SYS_PROMPT_HUSH_PS2	"> "
-#endif
-
-#define CONFIG_FEC0_IOBASE	ENET_BASE_ADDR
-#define CONFIG_FEC0_PINMUX	-1
-#define CONFIG_FEC0_MIIBASE	-1
-//#define CONFIG_GET_FEC_MAC_ADDR_FROM_IIM
-#define CONFIG_MXC_FEC
-#define CONFIG_FEC0_PHY_ADDR		3
-#define CONFIG_ETH_PRIME
-#define CONFIG_RMII
-#define CONFIG_RGMII
-#define CONFIG_PHY_MICREL_KSZ9021
-#define CONFIG_CMD_MII
-#define CONFIG_CMD_DHCP
-#define CONFIG_CMD_PING
-
-/*
- * OCOTP Configs
- */
-#ifdef CONFIG_CMD_IMXOTP
-	#define CONFIG_IMX_OTP
-	#define IMX_OTP_BASE		OCOTP_BASE_ADDR
-	#define IMX_OTP_ADDR_MAX	0x7F
-	#define IMX_OTP_DATA_ERROR_VAL	0xBADABADA
-#endif
-
-/*
- * I2C Configs
- */
-#ifdef CONFIG_CMD_I2C
-	#define CONFIG_HARD_I2C         1
-	#define CONFIG_I2C_MXC          1
-	#define CONFIG_SYS_I2C_PORT             I2C3_BASE_ADDR
-	#define CONFIG_SYS_I2C_SPEED            100000
-	#define CONFIG_SYS_I2C_SLAVE            0x1f
-#endif
-
-/*
- * SPI Configs
- */
-#ifdef CONFIG_CMD_SF
-	#define CONFIG_FSL_SF		1
-	#define CONFIG_SPI_FLASH_IMX_SST	1
-	#define CONFIG_SPI_FLASH_CS	1
-	#define CONFIG_IMX_ECSPI
-	#define IMX_CSPI_VER_2_3	1
-	#define MAX_SPI_BYTES		(64 * 4)
-#endif
-
-/* Regulator Configs */
-#ifdef CONFIG_CMD_REGUL
-	#define CONFIG_ANATOP_REGULATOR
-	#define CONFIG_CORE_REGULATOR_NAME "vdd1p1"
-	#define CONFIG_PERIPH_REGULATOR_NAME "vdd1p1"
-#endif
-
-/*
- * MMC Configs
- */
-#ifdef CONFIG_CMD_MMC
-	#define CONFIG_MMC
-	#define CONFIG_GENERIC_MMC
-	#define CONFIG_IMX_MMC
-	#define CONFIG_SYS_FSL_USDHC_NUM        3
-	#define CONFIG_SYS_FSL_ESDHC_ADDR       0
-//	#define CONFIG_SYS_MMC_ENV_DEV  2
-	#define CONFIG_DOS_PARTITION	1
-	#define CONFIG_CMD_FAT		1
-	#define CONFIG_CMD_EXT2		1
-
-	/* SD4 are 8 bit */
-	#define CONFIG_MMC_8BIT_PORTS   0x8
-
-	/* detect whether SD1, 2, 3, or 4 is boot device */
-//	#define CONFIG_DYNAMIC_MMC_DEVNO
-
-	/* Setup target delay in DDR mode for each SD port */
-	#define CONFIG_GET_DDR_TARGET_DELAY
-#endif
-
-/*
- * SATA Configs
- */
-#ifdef CONFIG_CMD_SATA
-	#define CONFIG_DWC_AHSATA
-	#define CONFIG_SYS_SATA_MAX_DEVICE	1
-	#define CONFIG_DWC_AHSATA_PORT_ID	0
-	#define CONFIG_DWC_AHSATA_BASE_ADDR	SATA_ARB_BASE_ADDR
-	#define CONFIG_LBA48
-	#define CONFIG_LIBATA
-
-	#define CONFIG_DOS_PARTITION	1
-	#define CONFIG_CMD_FAT		1
-	#define CONFIG_CMD_EXT2		1
-#endif
-
-/*
- * GPMI Nand Configs
- */
-/* #define CONFIG_CMD_NAND */
-// MP: #define CONFIG_CMD_NAND
-
-#ifdef CONFIG_CMD_NAND
-	#define CONFIG_NAND_GPMI
-	#define CONFIG_GPMI_NFC_SWAP_BLOCK_MARK
-	#define CONFIG_GPMI_NFC_V2
-
-	#define CONFIG_GPMI_REG_BASE	GPMI_BASE_ADDR
-	#define CONFIG_BCH_REG_BASE	BCH_BASE_ADDR
-
-	#define NAND_MAX_CHIPS		8
-	#define CONFIG_SYS_NAND_BASE		0x40000000
-	#define CONFIG_SYS_MAX_NAND_DEVICE	1
-
-	/* NAND is the unique module invoke APBH-DMA */
-	#define CONFIG_APBH_DMA
-	#define CONFIG_APBH_DMA_V2
-	#define CONFIG_MXS_DMA_REG_BASE	ABPHDMA_BASE_ADDR
-#endif
-
-/*-----------------------------------------------------------------------
- * Stack sizes
- *
- * The stack sizes are set up in start.S using the settings below
- */
-#define CONFIG_STACKSIZE	(128 * 1024)	/* regular stack */
-
-/*-----------------------------------------------------------------------
- * Physical Memory Map
- */
-#define CONFIG_NR_DRAM_BANKS	1
-#define PHYS_SDRAM_1		CSD0_DDR_BASE_ADDR
-#define PHYS_SDRAM_1_SIZE	(512 * 1024 * 1024)
-#define iomem_valid_addr(addr, size) \
-	(addr >= PHYS_SDRAM_1 && addr <= (PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE))
-
-/*-----------------------------------------------------------------------
- * FLASH and environment organization
- */
-#define CONFIG_SYS_NO_FLASH
-
-/* Monitor at beginning of flash */
-#define CONFIG_FSL_ENV_IN_MMC
-/* #define CONFIG_FSL_ENV_IN_SATA */
-/* #define CONFIG_FSL_ENV_IN_SF */
-/* #define CONFIG_FSL_ENV_IN_NAND */
-
-#define CONFIG_ENV_SECT_SIZE    (0x20000)
-#define CONFIG_ENV_SIZE         CONFIG_ENV_SECT_SIZE
-
-#if defined(CONFIG_FSL_ENV_IN_NAND)
-	#define CONFIG_ENV_IS_IN_NAND 1
-	#define CONFIG_ENV_OFFSET	0x1c0000
-#elif defined(CONFIG_FSL_ENV_IN_MMC)
-	#define CONFIG_ENV_IS_IN_MMC	1
-	#define CONFIG_ENV_OFFSET	(768 * 1024)
-	#define CONFIG_SYS_MMC_ENV_DEV		1	/* u-boot parameters on eMMC */
-#elif defined(CONFIG_FSL_ENV_IN_SATA)
-	#define CONFIG_ENV_IS_IN_SATA   1
-	#define CONFIG_SATA_ENV_DEV     0
-	#define CONFIG_ENV_OFFSET       (768 * 1024)
-#elif defined(CONFIG_FSL_ENV_IN_SF)
-	#define CONFIG_ENV_IS_IN_SPI_FLASH	1
-	#define CONFIG_ENV_SPI_CS		1
-	#define CONFIG_ENV_OFFSET       (768 * 1024)
-#else
-	#define CONFIG_ENV_IS_NOWHERE	1
-#endif
-#endif				/* __CONFIG_H */
diff --git a/include/configs/mx6q_icore_rqs.h b/include/configs/mx6q_icore_rqs.h
deleted file mode 100644
index ffb5707..0000000
--- a/include/configs/mx6q_icore_rqs.h
+++ /dev/null
@@ -1,323 +0,0 @@
-/*
- * Copyright (C) 2013 Engicam srl
- *
- * Configuration settings for the Engicam i.CoreM6 RQS Starter kit.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.		See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
-
-#ifndef __CONFIG_H
-#define __CONFIG_H
-
-#include <asm/arch/mx6.h>
-#include "common_parameter.h"
-
- /* High Level Configuration Options */
-#define CONFIG_ARMV7	/* This is armv7 Cortex-A9 CPU core */
-#define CONFIG_MXC
-#define CONFIG_MX6Q
-#define CONFIG_MX6Q_SABREAUTO
-#define CONFIG_FLASH_HEADER
-#define CONFIG_FLASH_HEADER_OFFSET 0x400
-#define CONFIG_MX6_CLK32	   32768
-#define CONFIG_ICORE
-#define CONFIG_ICORE_QUAD
-#define CONFIG_ICORE_RQS
-#define SHOW_ENGICAM_NOTE        "Note:    iCore6Q-RQS default U-Boot\n" 
-
-#define CONFIG_SKIP_RELOCATE_UBOOT
-
-#define CONFIG_ARCH_CPU_INIT
-#undef CONFIG_ARCH_MMU /* disable MMU first */
-#define CONFIG_L2_OFF  /* disable L2 cache first*/
-
-#define CONFIG_MX6_HCLK_FREQ	24000000
-
-#define CONFIG_DISPLAY_CPUINFO
-#define CONFIG_DISPLAY_BOARDINFO
-
-#define CONFIG_SYS_64BIT_VSPRINTF
-
-#define BOARD_LATE_INIT
-
-#define CONFIG_CMDLINE_TAG	/* enable passing of ATAGs */
-#define CONFIG_SERIAL_TAG
-#define CONFIG_REVISION_TAG
-#define CONFIG_SETUP_MEMORY_TAGS
-#define CONFIG_INITRD_TAG
-
-/*
- * Size of malloc() pool
- */
-#define CONFIG_SYS_MALLOC_LEN		(2 * 1024 * 1024)
-/* size in bytes reserved for initial data */
-#define CONFIG_SYS_GBL_DATA_SIZE	128
-
-/*
- * Hardware drivers
- */
-#define CONFIG_MXC_UART
-#define CONFIG_UART_BASE_ADDR   UART4_BASE_ADDR
-
-/* allow to overwrite serial and ethaddr */
-#define CONFIG_ENV_OVERWRITE
-#define CONFIG_CONS_INDEX		1
-#define CONFIG_BAUDRATE			115200
-#define CONFIG_SYS_BAUDRATE_TABLE	{9600, 19200, 38400, 57600, 115200}
-
-/***********************************************************
- * Command definition
- ***********************************************************/
-
-#include <config_cmd_default.h>
-
-#define CONFIG_CMD_PING
-#define CONFIG_CMD_DHCP
-#define CONFIG_CMD_MII
-#define CONFIG_CMD_NET
-#define CONFIG_NET_RETRY_COUNT  100
-#define CONFIG_NET_MULTI 1
-#define CONFIG_BOOTP_SUBNETMASK
-#define CONFIG_BOOTP_GATEWAY
-#define CONFIG_BOOTP_DNS
-
-//#define CONFIG_CMD_SPI
-#define CONFIG_CMD_I2C
-#define CONFIG_CMD_IMXOTP
-
-/* Enable below configure when supporting nand */
-
-#define CONFIG_CMD_MMC
-//#define CONFIG_CMD_SF
-#define CONFIG_CMD_ENV
-#define CONFIG_CMD_REGUL
-
-#define CONFIG_CMD_CLOCK
-#define CONFIG_REF_CLK_FREQ CONFIG_MX6_HCLK_FREQ
-
-#define CONFIG_CMD_SATA
-#undef CONFIG_CMD_IMLS
-
-#define CONFIG_CMD_IMX_DOWNLOAD_MODE
-
-#define CONFIG_BOOTDELAY 3
-
-#define CONFIG_PRIME	"FEC0"
-
-#define CONFIG_LOADADDR		0x10800000	/* loadaddr env var */
-#define CONFIG_RD_LOADADDR      0x11000000
-
-/*
- *  Default env settig are setted in common_parameter.h
- */
-#define	CONFIG_EXTRA_ENV_SETTINGS 		EXTRA_ENV_SETTINGS_RQS
-
-#define CONFIG_ARP_TIMEOUT	200UL
-
-/*
- * Miscellaneous configurable options
- */
-#define CONFIG_SYS_LONGHELP		/* undef to save memory */
-#define CONFIG_SYS_PROMPT		"MX6Q-RQS i.Core U-Boot > "
-#define CONFIG_AUTO_COMPLETE
-#define CONFIG_SYS_CBSIZE		1024	/* Console I/O Buffer Size */
-/* Print Buffer Size */
-#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
-#define CONFIG_SYS_MAXARGS	16	/* max number of command args */
-#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
-
-#define CONFIG_SYS_MEMTEST_START	0x10000000	/* memtest works on */
-#define CONFIG_SYS_MEMTEST_END		0x10010000
-
-#undef	CONFIG_SYS_CLKS_IN_HZ		/* everything, incl board info, in Hz */
-
-#define CONFIG_SYS_LOAD_ADDR		CONFIG_LOADADDR
-
-#define CONFIG_SYS_HZ			1000
-
-#define CONFIG_CMDLINE_EDITING
-#define CONFIG_SYS_HUSH_PARSER		1 /* Use the HUSH parser */
-#ifdef	CONFIG_SYS_HUSH_PARSER
-#define	CONFIG_SYS_PROMPT_HUSH_PS2	"> "
-#endif
-
-#define CONFIG_FEC0_IOBASE	ENET_BASE_ADDR
-#define CONFIG_FEC0_PINMUX	-1
-#define CONFIG_FEC0_MIIBASE	-1
-//#define CONFIG_GET_FEC_MAC_ADDR_FROM_IIM
-#define CONFIG_MXC_FEC
-#define CONFIG_FEC0_PHY_ADDR		3
-#define CONFIG_ETH_PRIME
-#define CONFIG_RMII
-#define CONFIG_RGMII
-#define CONFIG_PHY_MICREL_KSZ9021
-#define CONFIG_CMD_MII
-#define CONFIG_CMD_DHCP
-#define CONFIG_CMD_PING
-
-/*
- * OCOTP Configs
- */
-#ifdef CONFIG_CMD_IMXOTP
-	#define CONFIG_IMX_OTP
-	#define IMX_OTP_BASE		OCOTP_BASE_ADDR
-	#define IMX_OTP_ADDR_MAX	0x7F
-	#define IMX_OTP_DATA_ERROR_VAL	0xBADABADA
-#endif
-
-/*
- * I2C Configs
- */
-#ifdef CONFIG_CMD_I2C
-	#define CONFIG_HARD_I2C         1
-	#define CONFIG_I2C_MXC          1
-	#define CONFIG_SYS_I2C_PORT             I2C3_BASE_ADDR
-	#define CONFIG_SYS_I2C_SPEED            100000
-	#define CONFIG_SYS_I2C_SLAVE            0x1f
-#endif
-
-/*
- * SPI Configs
- */
-#ifdef CONFIG_CMD_SF
-	#define CONFIG_FSL_SF		1
-	#define CONFIG_SPI_FLASH_IMX_SST	1
-	#define CONFIG_SPI_FLASH_CS	1
-	#define CONFIG_IMX_ECSPI
-	#define IMX_CSPI_VER_2_3	1
-	#define MAX_SPI_BYTES		(64 * 4)
-#endif
-
-/* Regulator Configs */
-#ifdef CONFIG_CMD_REGUL
-	#define CONFIG_ANATOP_REGULATOR
-	#define CONFIG_CORE_REGULATOR_NAME "vdd1p1"
-	#define CONFIG_PERIPH_REGULATOR_NAME "vdd1p1"
-#endif
-
-/*
- * MMC Configs
- */
-#ifdef CONFIG_CMD_MMC
-	#define CONFIG_MMC
-	#define CONFIG_GENERIC_MMC
-	#define CONFIG_IMX_MMC
-	#define CONFIG_SYS_FSL_USDHC_NUM        3
-	#define CONFIG_SYS_FSL_ESDHC_ADDR       0
-//	#define CONFIG_SYS_MMC_ENV_DEV  2
-	#define CONFIG_DOS_PARTITION	1
-	#define CONFIG_CMD_FAT		1
-	#define CONFIG_CMD_EXT2		1
-
-	/* SD4 are 8 bit */
-	#define CONFIG_MMC_8BIT_PORTS   0x8
-
-	/* detect whether SD1, 2, 3, or 4 is boot device */
-//	#define CONFIG_DYNAMIC_MMC_DEVNO
-
-	/* Setup target delay in DDR mode for each SD port */
-	#define CONFIG_GET_DDR_TARGET_DELAY
-#endif
-
-/*
- * SATA Configs
- */
-#ifdef CONFIG_CMD_SATA
-	#define CONFIG_DWC_AHSATA
-	#define CONFIG_SYS_SATA_MAX_DEVICE	1
-	#define CONFIG_DWC_AHSATA_PORT_ID	0
-	#define CONFIG_DWC_AHSATA_BASE_ADDR	SATA_ARB_BASE_ADDR
-	#define CONFIG_LBA48
-	#define CONFIG_LIBATA
-
-	#define CONFIG_DOS_PARTITION	1
-	#define CONFIG_CMD_FAT		1
-	#define CONFIG_CMD_EXT2		1
-#endif
-
-/*
- * GPMI Nand Configs
- */
-/* #define CONFIG_CMD_NAND */
-// MP: #define CONFIG_CMD_NAND
-
-#ifdef CONFIG_CMD_NAND
-	#define CONFIG_NAND_GPMI
-	#define CONFIG_GPMI_NFC_SWAP_BLOCK_MARK
-	#define CONFIG_GPMI_NFC_V2
-
-	#define CONFIG_GPMI_REG_BASE	GPMI_BASE_ADDR
-	#define CONFIG_BCH_REG_BASE	BCH_BASE_ADDR
-
-	#define NAND_MAX_CHIPS		8
-	#define CONFIG_SYS_NAND_BASE		0x40000000
-	#define CONFIG_SYS_MAX_NAND_DEVICE	1
-
-	/* NAND is the unique module invoke APBH-DMA */
-	#define CONFIG_APBH_DMA
-	#define CONFIG_APBH_DMA_V2
-	#define CONFIG_MXS_DMA_REG_BASE	ABPHDMA_BASE_ADDR
-#endif
-
-/*-----------------------------------------------------------------------
- * Stack sizes
- *
- * The stack sizes are set up in start.S using the settings below
- */
-#define CONFIG_STACKSIZE	(128 * 1024)	/* regular stack */
-
-/*-----------------------------------------------------------------------
- * Physical Memory Map
- */
-#define CONFIG_NR_DRAM_BANKS	1
-#define PHYS_SDRAM_1		CSD0_DDR_BASE_ADDR
-#define PHYS_SDRAM_1_SIZE	(1u * 1024 * 1024 * 1024)
-#define iomem_valid_addr(addr, size) \
-	(addr >= PHYS_SDRAM_1 && addr <= (PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE))
-
-/*-----------------------------------------------------------------------
- * FLASH and environment organization
- */
-#define CONFIG_SYS_NO_FLASH
-
-/* Monitor at beginning of flash */
-#define CONFIG_FSL_ENV_IN_MMC
-/* #define CONFIG_FSL_ENV_IN_SATA */
-/* #define CONFIG_FSL_ENV_IN_SF */
-/* #define CONFIG_FSL_ENV_IN_NAND */
-
-#define CONFIG_ENV_SECT_SIZE    (0x20000)
-#define CONFIG_ENV_SIZE         CONFIG_ENV_SECT_SIZE
-
-#if defined(CONFIG_FSL_ENV_IN_NAND)
-	#define CONFIG_ENV_IS_IN_NAND 1
-	#define CONFIG_ENV_OFFSET	0x1c0000
-#elif defined(CONFIG_FSL_ENV_IN_MMC)
-	#define CONFIG_ENV_IS_IN_MMC	1
-	#define CONFIG_ENV_OFFSET	(768 * 1024)
-	#define CONFIG_SYS_MMC_ENV_DEV		1	/* u-boot parameters on eMMC */
-#elif defined(CONFIG_FSL_ENV_IN_SATA)
-	#define CONFIG_ENV_IS_IN_SATA   1
-	#define CONFIG_SATA_ENV_DEV     0
-	#define CONFIG_ENV_OFFSET       (768 * 1024)
-#elif defined(CONFIG_FSL_ENV_IN_SF)
-	#define CONFIG_ENV_IS_IN_SPI_FLASH	1
-	#define CONFIG_ENV_SPI_CS		1
-	#define CONFIG_ENV_OFFSET       (768 * 1024)
-#else
-	#define CONFIG_ENV_IS_NOWHERE	1
-#endif
-#endif				/* __CONFIG_H */
diff --git a/include/configs/mx6s_icore512.h b/include/configs/mx6s_icore512.h
deleted file mode 100644
index 1881a2e..0000000
--- a/include/configs/mx6s_icore512.h
+++ /dev/null
@@ -1,321 +0,0 @@
-/*
- * Copyright (C) 2012 Engicam srl
- *
- * Configuration settings for the Engicam i.CoreM6 Starter kit.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.		See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
-
-#ifndef __CONFIG_H
-#define __CONFIG_H
-
-#include <asm/arch/mx6.h>
-
- /* High Level Configuration Options */
-#define CONFIG_ARMV7	/* This is armv7 Cortex-A9 CPU core */
-#define CONFIG_MXC
-#define CONFIG_MX6DL
-#define CONFIG_MX6Q_SABREAUTO
-#define CONFIG_MX6SOLO_DDR3
-#define CONFIG_DDR_32BIT
-#define CONFIG_FLASH_HEADER
-#define CONFIG_FLASH_HEADER_OFFSET 0x400
-#define CONFIG_MX6_CLK32	   32768
-#define CONFIG_ICORE
-#define CONFIG_ICORE_SOLO
-#define SHOW_ENGICAM_NOTE        "Note:    iCore6S_512 default U-Boot\n" 
-
-#define CONFIG_MXC_GPIO
-#define CONFIG_SKIP_RELOCATE_UBOOT
-
-#define CONFIG_ARCH_CPU_INIT
-#undef CONFIG_ARCH_MMU /* disable MMU first */
-#define CONFIG_L2_OFF  /* disable L2 cache first*/
-
-#define CONFIG_MX6_HCLK_FREQ	24000000
-
-#define CONFIG_DISPLAY_CPUINFO
-#define CONFIG_DISPLAY_BOARDINFO
-
-#define CONFIG_SYS_64BIT_VSPRINTF
-
-#define BOARD_LATE_INIT
-
-#define CONFIG_CMDLINE_TAG	/* enable passing of ATAGs */
-#define CONFIG_SERIAL_TAG
-#define CONFIG_REVISION_TAG
-#define CONFIG_SETUP_MEMORY_TAGS
-#define CONFIG_INITRD_TAG
-
-/*
- * Size of malloc() pool
- */
-#define CONFIG_SYS_MALLOC_LEN		(2 * 1024 * 1024)
-/* size in bytes reserved for initial data */
-#define CONFIG_SYS_GBL_DATA_SIZE	128
-
-/*
- * Hardware drivers
- */
-#define CONFIG_MXC_UART
-#define CONFIG_UART_BASE_ADDR   UART4_BASE_ADDR
-
-/* allow to overwrite serial and ethaddr */
-#define CONFIG_ENV_OVERWRITE
-#define CONFIG_CONS_INDEX		1
-#define CONFIG_BAUDRATE			115200
-#define CONFIG_SYS_BAUDRATE_TABLE	{9600, 19200, 38400, 57600, 115200}
-
-/***********************************************************
- * Command definition
- ***********************************************************/
-
-#include <config_cmd_default.h>
-#include "common_parameter.h"
-
-#define CONFIG_CMD_PING
-#define CONFIG_CMD_DHCP
-#define CONFIG_CMD_MII
-#define CONFIG_CMD_NET
-#define CONFIG_NET_RETRY_COUNT  100
-#define CONFIG_NET_MULTI 1
-#define CONFIG_BOOTP_SUBNETMASK
-#define CONFIG_BOOTP_GATEWAY
-#define CONFIG_BOOTP_DNS
-
-//#define CONFIG_CMD_SPI
-#define CONFIG_CMD_I2C
-#define CONFIG_CMD_IMXOTP
-
-/* Enable below configure when supporting nand */
-
-#define CONFIG_CMD_MMC
-//#define CONFIG_CMD_SF
-#define CONFIG_CMD_ENV
-#define CONFIG_CMD_REGUL
-
-#define CONFIG_CMD_CLOCK
-#define CONFIG_REF_CLK_FREQ CONFIG_MX6_HCLK_FREQ
-
-#undef CONFIG_CMD_SATA
-#undef CONFIG_CMD_IMLS
-
-#define CONFIG_CMD_IMX_DOWNLOAD_MODE
-
-#define CONFIG_BOOTDELAY 3
-
-#define CONFIG_PRIME	"FEC0"
-
-#define CONFIG_LOADADDR		0x10800000	/* loadaddr env var */
-#define CONFIG_RD_LOADADDR      0x11000000
-
-/*
- *  Default env settig are setted in common_parameter.h
- */
-#define	CONFIG_EXTRA_ENV_SETTINGS 		EXTRA_ENV_SETTINGS_ICORE
-
-#define CONFIG_ARP_TIMEOUT	200UL
-
-/*
- * Miscellaneous configurable options
- */
-#define CONFIG_SYS_LONGHELP		/* undef to save memory */
-#define CONFIG_SYS_PROMPT		"MX6S i.Core U-Boot > "
-#define CONFIG_AUTO_COMPLETE
-#define CONFIG_SYS_CBSIZE		1024	/* Console I/O Buffer Size */
-/* Print Buffer Size */
-#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
-#define CONFIG_SYS_MAXARGS	16	/* max number of command args */
-#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
-
-#define CONFIG_SYS_MEMTEST_START	0x10000000	/* memtest works on */
-#define CONFIG_SYS_MEMTEST_END		0x10010000
-
-#undef	CONFIG_SYS_CLKS_IN_HZ		/* everything, incl board info, in Hz */
-
-#define CONFIG_SYS_LOAD_ADDR		CONFIG_LOADADDR
-
-#define CONFIG_SYS_HZ			1000
-
-#define CONFIG_CMDLINE_EDITING
-#define CONFIG_SYS_HUSH_PARSER		1 /* Use the HUSH parser */
-#ifdef	CONFIG_SYS_HUSH_PARSER
-#define	CONFIG_SYS_PROMPT_HUSH_PS2	"> "
-#endif
-
-#define CONFIG_FEC0_IOBASE	ENET_BASE_ADDR
-#define CONFIG_FEC0_PINMUX	-1
-#define CONFIG_FEC0_MIIBASE	-1
-//#define CONFIG_GET_FEC_MAC_ADDR_FROM_IIM
-#define CONFIG_MXC_FEC
-#define CONFIG_FEC0_PHY_ADDR		0
-#define CONFIG_ETH_PRIME
-#define CONFIG_RMII
-#define CONFIG_PHY_MICREL_KSZ9021
-#define CONFIG_CMD_MII
-#define CONFIG_CMD_DHCP
-#define CONFIG_CMD_PING
-
-/*
- * OCOTP Configs
- */
-#ifdef CONFIG_CMD_IMXOTP
-	#define CONFIG_IMX_OTP
-	#define IMX_OTP_BASE		OCOTP_BASE_ADDR
-	#define IMX_OTP_ADDR_MAX	0x7F
-	#define IMX_OTP_DATA_ERROR_VAL	0xBADABADA
-#endif
-
-/*
- * I2C Configs
- */
-#ifdef CONFIG_CMD_I2C
-	#define CONFIG_HARD_I2C         1
-	#define CONFIG_I2C_MXC          1
-	#define CONFIG_SYS_I2C_PORT             I2C3_BASE_ADDR
-	#define CONFIG_SYS_I2C_SPEED            100000
-	#define CONFIG_SYS_I2C_SLAVE            0x1f
-#endif
-
-/*
- * SPI Configs
- */
-#ifdef CONFIG_CMD_SF
-	#define CONFIG_FSL_SF		1
-	#define CONFIG_SPI_FLASH_IMX_SST	1
-	#define CONFIG_SPI_FLASH_CS	1
-	#define CONFIG_IMX_ECSPI
-	#define IMX_CSPI_VER_2_3	1
-	#define MAX_SPI_BYTES		(64 * 4)
-#endif
-
-/* Regulator Configs */
-#ifdef CONFIG_CMD_REGUL
-	#define CONFIG_ANATOP_REGULATOR
-	#define CONFIG_CORE_REGULATOR_NAME "vdd1p1"
-	#define CONFIG_PERIPH_REGULATOR_NAME "vdd1p1"
-#endif
-
-/*
- * MMC Configs
- */
-#ifdef CONFIG_CMD_MMC
-	#define CONFIG_MMC
-	#define CONFIG_GENERIC_MMC
-	#define CONFIG_IMX_MMC
-	#define CONFIG_SYS_FSL_USDHC_NUM        2
-	#define CONFIG_SYS_FSL_ESDHC_ADDR       0
-	#define CONFIG_SYS_MMC_ENV_DEV  2
-	#define CONFIG_DOS_PARTITION	1
-	#define CONFIG_CMD_FAT		1
-	#define CONFIG_CMD_EXT2		1
-
-	/* detect whether SD1, 2, 3, or 4 is boot device */
-	#define CONFIG_DYNAMIC_MMC_DEVNO
-
-	/* Setup target delay in DDR mode for each SD port */
-	#define CONFIG_GET_DDR_TARGET_DELAY
-#endif
-
-/*
- * SATA Configs
- */
-#ifdef CONFIG_CMD_SATA
-	#define CONFIG_DWC_AHSATA
-	#define CONFIG_SYS_SATA_MAX_DEVICE	1
-	#define CONFIG_DWC_AHSATA_PORT_ID	0
-	#define CONFIG_DWC_AHSATA_BASE_ADDR	SATA_ARB_BASE_ADDR
-	#define CONFIG_LBA48
-	#define CONFIG_LIBATA
-
-	#define CONFIG_DOS_PARTITION	1
-	#define CONFIG_CMD_FAT		1
-	#define CONFIG_CMD_EXT2		1
-#endif
-
-/*
- * GPMI Nand Configs
- */
-/* #define CONFIG_CMD_NAND */
-#define CONFIG_CMD_NAND
-
-#ifdef CONFIG_CMD_NAND
-	#define CONFIG_NAND_GPMI
-	#define CONFIG_GPMI_NFC_SWAP_BLOCK_MARK
-	#define CONFIG_GPMI_NFC_V2
-
-	#define CONFIG_GPMI_REG_BASE	GPMI_BASE_ADDR
-	#define CONFIG_BCH_REG_BASE	BCH_BASE_ADDR
-
-	#define NAND_MAX_CHIPS		8
-	#define CONFIG_SYS_NAND_BASE		0x40000000
-	#define CONFIG_SYS_MAX_NAND_DEVICE	1
-
-	/* NAND is the unique module invoke APBH-DMA */
-	#define CONFIG_APBH_DMA
-	#define CONFIG_APBH_DMA_V2
-	#define CONFIG_MXS_DMA_REG_BASE	ABPHDMA_BASE_ADDR
-#endif
-
-/*-----------------------------------------------------------------------
- * Stack sizes
- *
- * The stack sizes are set up in start.S using the settings below
- */
-#define CONFIG_STACKSIZE	(128 * 1024)	/* regular stack */
-
-/*-----------------------------------------------------------------------
- * Physical Memory Map
- */
-#define CONFIG_NR_DRAM_BANKS	1
-#define PHYS_SDRAM_1		CSD0_DDR_BASE_ADDR
-#define PHYS_SDRAM_1_SIZE	(512 * 1024 * 1024)
-#define iomem_valid_addr(addr, size) \
-	(addr >= PHYS_SDRAM_1 && addr <= (PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE))
-
-/*-----------------------------------------------------------------------
- * FLASH and environment organization
- */
-#define CONFIG_SYS_NO_FLASH
-
-/* Monitor at beginning of flash */
-/* #define CONFIG_FSL_ENV_IN_MMC */
-/* #define CONFIG_FSL_ENV_IN_SATA */
-/* #define CONFIG_FSL_ENV_IN_SF */
-#define CONFIG_FSL_ENV_IN_NAND
-
-#define CONFIG_ENV_SECT_SIZE    (0x20000)
-#define CONFIG_ENV_SIZE         CONFIG_ENV_SECT_SIZE
-
-#if defined(CONFIG_FSL_ENV_IN_NAND)
-	#define CONFIG_ENV_IS_IN_NAND 1
-	#define CONFIG_ENV_OFFSET	0x1c0000
-#elif defined(CONFIG_FSL_ENV_IN_MMC)
-	#define CONFIG_ENV_IS_IN_MMC	1
-	#define CONFIG_ENV_OFFSET	(768 * 1024)
-	#define CONFIG_SYS_MMC_ENV_DEV		0
-#elif defined(CONFIG_FSL_ENV_IN_SATA)
-	#define CONFIG_ENV_IS_IN_SATA   1
-	#define CONFIG_SATA_ENV_DEV     0
-	#define CONFIG_ENV_OFFSET       (768 * 1024)
-#elif defined(CONFIG_FSL_ENV_IN_SF)
-	#define CONFIG_ENV_IS_IN_SPI_FLASH	1
-	#define CONFIG_ENV_SPI_CS		1
-	#define CONFIG_ENV_OFFSET       (768 * 1024)
-#else
-	#define CONFIG_ENV_IS_NOWHERE	1
-#endif
-#endif				/* __CONFIG_H */
diff --git a/include/configs/mx6s_icore_rqs.h b/include/configs/mx6s_icore_rqs.h
deleted file mode 100644
index 031d223..0000000
--- a/include/configs/mx6s_icore_rqs.h
+++ /dev/null
@@ -1,325 +0,0 @@
-/*
- * Copyright (C) 2013 Engicam srl
- *
- * Configuration settings for the Engicam i.CoreM6 RQS Starter kit.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.		See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
-
-#ifndef __CONFIG_H
-#define __CONFIG_H
-
-#include <asm/arch/mx6.h>
-#include "common_parameter.h"
-
- /* High Level Configuration Options */
-#define CONFIG_ARMV7	/* This is armv7 Cortex-A9 CPU core */
-#define CONFIG_MXC
-#define CONFIG_MX6DL
-#define CONFIG_MX6Q_SABREAUTO
-#define CONFIG_MX6SOLO_DDR3
-#define CONFIG_DDR_32BIT
-#define CONFIG_FLASH_HEADER
-#define CONFIG_FLASH_HEADER_OFFSET 0x400
-#define CONFIG_MX6_CLK32	   32768
-#define CONFIG_ICORE
-#define CONFIG_ICORE_SOLO
-#define CONFIG_ICORE_RQS
-#define SHOW_ENGICAM_NOTE        "Note:    iCore6S-RQS default U-Boot\n" 
-
-#define CONFIG_SKIP_RELOCATE_UBOOT
-
-#define CONFIG_ARCH_CPU_INIT
-#undef CONFIG_ARCH_MMU /* disable MMU first */
-#define CONFIG_L2_OFF  /* disable L2 cache first*/
-
-#define CONFIG_MX6_HCLK_FREQ	24000000
-
-#define CONFIG_DISPLAY_CPUINFO
-#define CONFIG_DISPLAY_BOARDINFO
-
-#define CONFIG_SYS_64BIT_VSPRINTF
-
-#define BOARD_LATE_INIT
-
-#define CONFIG_CMDLINE_TAG	/* enable passing of ATAGs */
-#define CONFIG_SERIAL_TAG
-#define CONFIG_REVISION_TAG
-#define CONFIG_SETUP_MEMORY_TAGS
-#define CONFIG_INITRD_TAG
-
-/*
- * Size of malloc() pool
- */
-#define CONFIG_SYS_MALLOC_LEN		(2 * 1024 * 1024)
-/* size in bytes reserved for initial data */
-#define CONFIG_SYS_GBL_DATA_SIZE	128
-
-/*
- * Hardware drivers
- */
-#define CONFIG_MXC_UART
-#define CONFIG_UART_BASE_ADDR   UART4_BASE_ADDR
-
-/* allow to overwrite serial and ethaddr */
-#define CONFIG_ENV_OVERWRITE
-#define CONFIG_CONS_INDEX		1
-#define CONFIG_BAUDRATE			115200
-#define CONFIG_SYS_BAUDRATE_TABLE	{9600, 19200, 38400, 57600, 115200}
-
-/***********************************************************
- * Command definition
- ***********************************************************/
-
-#include <config_cmd_default.h>
-
-#define CONFIG_CMD_PING
-#define CONFIG_CMD_DHCP
-#define CONFIG_CMD_MII
-#define CONFIG_CMD_NET
-#define CONFIG_NET_RETRY_COUNT  100
-#define CONFIG_NET_MULTI 1
-#define CONFIG_BOOTP_SUBNETMASK
-#define CONFIG_BOOTP_GATEWAY
-#define CONFIG_BOOTP_DNS
-
-//#define CONFIG_CMD_SPI
-#define CONFIG_CMD_I2C
-#define CONFIG_CMD_IMXOTP
-
-/* Enable below configure when supporting nand */
-
-#define CONFIG_CMD_MMC
-//#define CONFIG_CMD_SF
-#define CONFIG_CMD_ENV
-#define CONFIG_CMD_REGUL
-
-#define CONFIG_CMD_CLOCK
-#define CONFIG_REF_CLK_FREQ CONFIG_MX6_HCLK_FREQ
-
-#undef CONFIG_CMD_SATA
-#undef CONFIG_CMD_IMLS
-
-#define CONFIG_CMD_IMX_DOWNLOAD_MODE
-
-#define CONFIG_BOOTDELAY 3
-
-#define CONFIG_PRIME	"FEC0"
-
-#define CONFIG_LOADADDR		0x10800000	/* loadaddr env var */
-#define CONFIG_RD_LOADADDR      0x11000000
-
-/*
- *  Default env settig are setted in common_parameter.h
- */
-#define	CONFIG_EXTRA_ENV_SETTINGS 		EXTRA_ENV_SETTINGS_RQS
-
-#define CONFIG_ARP_TIMEOUT	200UL
-
-/*
- * Miscellaneous configurable options
- */
-#define CONFIG_SYS_LONGHELP		/* undef to save memory */
-#define CONFIG_SYS_PROMPT		"MX6S-RQS i.Core U-Boot > "
-#define CONFIG_AUTO_COMPLETE
-#define CONFIG_SYS_CBSIZE		1024	/* Console I/O Buffer Size */
-/* Print Buffer Size */
-#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
-#define CONFIG_SYS_MAXARGS	16	/* max number of command args */
-#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
-
-#define CONFIG_SYS_MEMTEST_START	0x10000000	/* memtest works on */
-#define CONFIG_SYS_MEMTEST_END		0x10010000
-
-#undef	CONFIG_SYS_CLKS_IN_HZ		/* everything, incl board info, in Hz */
-
-#define CONFIG_SYS_LOAD_ADDR		CONFIG_LOADADDR
-
-#define CONFIG_SYS_HZ			1000
-
-#define CONFIG_CMDLINE_EDITING
-#define CONFIG_SYS_HUSH_PARSER		1 /* Use the HUSH parser */
-#ifdef	CONFIG_SYS_HUSH_PARSER
-#define	CONFIG_SYS_PROMPT_HUSH_PS2	"> "
-#endif
-
-#define CONFIG_FEC0_IOBASE	ENET_BASE_ADDR
-#define CONFIG_FEC0_PINMUX	-1
-#define CONFIG_FEC0_MIIBASE	-1
-//#define CONFIG_GET_FEC_MAC_ADDR_FROM_IIM
-#define CONFIG_MXC_FEC
-#define CONFIG_FEC0_PHY_ADDR		3
-#define CONFIG_ETH_PRIME
-#define CONFIG_RMII
-#define CONFIG_RGMII
-#define CONFIG_PHY_MICREL_KSZ9021
-#define CONFIG_CMD_MII
-#define CONFIG_CMD_DHCP
-#define CONFIG_CMD_PING
-
-/*
- * OCOTP Configs
- */
-#ifdef CONFIG_CMD_IMXOTP
-	#define CONFIG_IMX_OTP
-	#define IMX_OTP_BASE		OCOTP_BASE_ADDR
-	#define IMX_OTP_ADDR_MAX	0x7F
-	#define IMX_OTP_DATA_ERROR_VAL	0xBADABADA
-#endif
-
-/*
- * I2C Configs
- */
-#ifdef CONFIG_CMD_I2C
-	#define CONFIG_HARD_I2C         1
-	#define CONFIG_I2C_MXC          1
-	#define CONFIG_SYS_I2C_PORT             I2C3_BASE_ADDR
-	#define CONFIG_SYS_I2C_SPEED            100000
-	#define CONFIG_SYS_I2C_SLAVE            0x1f
-#endif
-
-/*
- * SPI Configs
- */
-#ifdef CONFIG_CMD_SF
-	#define CONFIG_FSL_SF		1
-	#define CONFIG_SPI_FLASH_IMX_SST	1
-	#define CONFIG_SPI_FLASH_CS	1
-	#define CONFIG_IMX_ECSPI
-	#define IMX_CSPI_VER_2_3	1
-	#define MAX_SPI_BYTES		(64 * 4)
-#endif
-
-/* Regulator Configs */
-#ifdef CONFIG_CMD_REGUL
-	#define CONFIG_ANATOP_REGULATOR
-	#define CONFIG_CORE_REGULATOR_NAME "vdd1p1"
-	#define CONFIG_PERIPH_REGULATOR_NAME "vdd1p1"
-#endif
-
-/*
- * MMC Configs
- */
-#ifdef CONFIG_CMD_MMC
-	#define CONFIG_MMC
-	#define CONFIG_GENERIC_MMC
-	#define CONFIG_IMX_MMC
-	#define CONFIG_SYS_FSL_USDHC_NUM        3
-	#define CONFIG_SYS_FSL_ESDHC_ADDR       0
-//	#define CONFIG_SYS_MMC_ENV_DEV  2
-	#define CONFIG_DOS_PARTITION	1
-	#define CONFIG_CMD_FAT		1
-	#define CONFIG_CMD_EXT2		1
-
-	/* SD4 are 8 bit */
-	#define CONFIG_MMC_8BIT_PORTS   0x8
-
-	/* detect whether SD1, 2, 3, or 4 is boot device */
-//	#define CONFIG_DYNAMIC_MMC_DEVNO
-
-	/* Setup target delay in DDR mode for each SD port */
-	#define CONFIG_GET_DDR_TARGET_DELAY
-#endif
-
-/*
- * SATA Configs
- */
-#ifdef CONFIG_CMD_SATA
-	#define CONFIG_DWC_AHSATA
-	#define CONFIG_SYS_SATA_MAX_DEVICE	1
-	#define CONFIG_DWC_AHSATA_PORT_ID	0
-	#define CONFIG_DWC_AHSATA_BASE_ADDR	SATA_ARB_BASE_ADDR
-	#define CONFIG_LBA48
-	#define CONFIG_LIBATA
-
-	#define CONFIG_DOS_PARTITION	1
-	#define CONFIG_CMD_FAT		1
-	#define CONFIG_CMD_EXT2		1
-#endif
-
-/*
- * GPMI Nand Configs
- */
-/* #define CONFIG_CMD_NAND */
-// MP: #define CONFIG_CMD_NAND
-
-#ifdef CONFIG_CMD_NAND
-	#define CONFIG_NAND_GPMI
-	#define CONFIG_GPMI_NFC_SWAP_BLOCK_MARK
-	#define CONFIG_GPMI_NFC_V2
-
-	#define CONFIG_GPMI_REG_BASE	GPMI_BASE_ADDR
-	#define CONFIG_BCH_REG_BASE	BCH_BASE_ADDR
-
-	#define NAND_MAX_CHIPS		8
-	#define CONFIG_SYS_NAND_BASE		0x40000000
-	#define CONFIG_SYS_MAX_NAND_DEVICE	1
-
-	/* NAND is the unique module invoke APBH-DMA */
-	#define CONFIG_APBH_DMA
-	#define CONFIG_APBH_DMA_V2
-	#define CONFIG_MXS_DMA_REG_BASE	ABPHDMA_BASE_ADDR
-#endif
-
-/*-----------------------------------------------------------------------
- * Stack sizes
- *
- * The stack sizes are set up in start.S using the settings below
- */
-#define CONFIG_STACKSIZE	(128 * 1024)	/* regular stack */
-
-/*-----------------------------------------------------------------------
- * Physical Memory Map
- */
-#define CONFIG_NR_DRAM_BANKS	1
-#define PHYS_SDRAM_1		CSD0_DDR_BASE_ADDR
-#define PHYS_SDRAM_1_SIZE	(256 * 1024 * 1024)
-#define iomem_valid_addr(addr, size) \
-	(addr >= PHYS_SDRAM_1 && addr <= (PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE))
-
-/*-----------------------------------------------------------------------
- * FLASH and environment organization
- */
-#define CONFIG_SYS_NO_FLASH
-
-/* Monitor at beginning of flash */
-#define CONFIG_FSL_ENV_IN_MMC
-/* #define CONFIG_FSL_ENV_IN_SATA */
-/* #define CONFIG_FSL_ENV_IN_SF */
-/* #define CONFIG_FSL_ENV_IN_NAND */
-
-#define CONFIG_ENV_SECT_SIZE    (0x20000)
-#define CONFIG_ENV_SIZE         CONFIG_ENV_SECT_SIZE
-
-#if defined(CONFIG_FSL_ENV_IN_NAND)
-	#define CONFIG_ENV_IS_IN_NAND 1
-	#define CONFIG_ENV_OFFSET	0x1c0000
-#elif defined(CONFIG_FSL_ENV_IN_MMC)
-	#define CONFIG_ENV_IS_IN_MMC	1
-	#define CONFIG_ENV_OFFSET	(768 * 1024)
-	#define CONFIG_SYS_MMC_ENV_DEV		1	/* u-boot parameters on eMMC */
-#elif defined(CONFIG_FSL_ENV_IN_SATA)
-	#define CONFIG_ENV_IS_IN_SATA   1
-	#define CONFIG_SATA_ENV_DEV     0
-	#define CONFIG_ENV_OFFSET       (768 * 1024)
-#elif defined(CONFIG_FSL_ENV_IN_SF)
-	#define CONFIG_ENV_IS_IN_SPI_FLASH	1
-	#define CONFIG_ENV_SPI_CS		1
-	#define CONFIG_ENV_OFFSET       (768 * 1024)
-#else
-	#define CONFIG_ENV_IS_NOWHERE	1
-#endif
-#endif				/* __CONFIG_H */
