 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Sep 21 04:41:07 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.16e-02    0.491 1.04e+07    0.513 100.0
  pulse_gen_dut (PULSE_GENERATOR)         0.000 1.21e-05 2.01e+04 3.22e-05   0.0
  ASYNC_FIFO_dut (ASYNC_FIFO)          7.60e-05    0.244 3.45e+06    0.247  48.3
    FIFO_MEMORY_dut (FIFO_MEMORY_00000008_00000010)
                                       1.91e-05    0.219 2.89e+06    0.222  43.3
    fifo_rdptr_empty_dut (fifo_rdptr_empty_00000008_00000010)
                                       9.91e-06 6.54e-05 1.95e+05 2.71e-04   0.1
    fifo_wrptr_full_dut (fifo_wrptr_full_00000008_00000010)
                                       4.70e-05 1.32e-02 1.96e+05 1.35e-02   2.6
    sync_r2w (Bit_Sync_00000002_00000005_1)
                                          0.000 1.17e-02 8.84e+04 1.18e-02   2.3
    sync_w2r (Bit_Sync_00000002_00000005_0)
                                          0.000 4.79e-05 8.09e+04 1.29e-04   0.0
  UART_RX_dut (UART_RX_10)             2.27e-04 2.39e-03 7.70e+05 3.39e-03   0.7
    deser_dut (deserializer)              0.000 4.63e-04 1.66e+05 6.29e-04   0.1
    stp_dut (Stop_Check)                  0.000 5.79e-05 1.18e+04 6.97e-05   0.0
    srt_dut (Start_Check)                 0.000 5.79e-05 1.59e+04 7.39e-05   0.0
    parity_dut (Parity_Check)             0.000    0.000 8.15e+04 8.15e-05   0.0
    edge_bit_dut (edge_bit_counter_10) 1.21e-04 7.18e-04 1.58e+05 9.97e-04   0.2
    dut_sample (data_sampling_10)      1.98e-05 2.18e-04 6.88e+04 3.06e-04   0.1
  UART_TX_dut (UART_TX)                   0.000 3.64e-05 2.30e+05 2.66e-04   0.1
  ALU_dut (ALU_00000008_00000004)         0.000 1.42e-02 2.06e+06 1.63e-02   3.2
  Reg_file_dut (Register_File_10_0_1)     0.000    0.180 2.27e+06    0.183  35.6
  SYS_CTRL_dut (SYS_CTRL)              3.58e-04 1.88e-02 3.29e+05 1.95e-02   3.8
  Data_Sync_dut (Data_Sync_NUM_STAGES2_BUS_WIDTH8)
                                          0.000 1.91e-02 1.70e+05 1.92e-02   3.8
  Rst_Sync_D2_dut (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_1)
                                       9.52e-04 3.06e-04 2.93e+04 1.29e-03   0.3
  Rst_Sync_D1_dut (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_0)
                                       7.93e-03 4.84e-03 4.49e+04 1.28e-02   2.5
  CLK_DIV_RX_dut (ClkDiv___1)          2.26e-04 8.50e-04 1.89e+05 1.27e-03   0.2
  CLK_DIV_TX_dut (ClkDiv___0)          5.08e-05 2.60e-03 7.99e+05 3.45e-03   0.7
  CLK_GATE_dut (CLK_GATE)              1.74e-03 3.25e-03 1.26e+04 5.01e-03   1.0
1
