

================================================================
== Vitis HLS Report for 'atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4'
================================================================
* Date:           Sun Feb 25 00:20:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  5.180 us|  5.180 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_2_VITIS_LOOP_56_4  |      257|      257|         3|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.19>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv12 = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_cast_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast_cast"   --->   Operation 8 'read' 'p_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i62 %p_cast_cast_read"   --->   Operation 9 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 256, void @empty_10, void @empty, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 12 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv12"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten"   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.90ns)   --->   "%exitcond_flatten = icmp_eq  i9 %indvar_flatten_load, i9 256"   --->   Operation 15 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten_load, i9 1"   --->   Operation 16 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond_flatten, void %for.inc37, void %VITIS_LOOP_63_5.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 %indvar_flatten_next, i9 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast_cast"   --->   Operation 20 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv12_load = load i5 %indvars_iv12"   --->   Operation 22 'load' 'indvars_iv12_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%exitcond1542 = icmp_eq  i5 %indvars_iv12_load, i5 16"   --->   Operation 23 'icmp' 'exitcond1542' <Predicate = (!exitcond_flatten)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.62ns)   --->   "%indvars_iv12_mid2 = select i1 %exitcond1542, i5 0, i5 %indvars_iv12_load"   --->   Operation 24 'select' 'indvars_iv12_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvars_iv12_cast = zext i5 %indvars_iv12_mid2"   --->   Operation 25 'zext' 'indvars_iv12_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%vla_u9_23fixp1_addr = getelementptr i23 %vla_u9_23fixp1, i64 0, i64 %indvars_iv12_cast"   --->   Operation 26 'getelementptr' 'vla_u9_23fixp1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.14ns)   --->   "%vla_u9_23fixp1_load = load i4 %vla_u9_23fixp1_addr"   --->   Operation 27 'load' 'vla_u9_23fixp1_load' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 28 'read' 'gmem_addr_read' <Predicate = (!exitcond_flatten)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %gmem_addr_read"   --->   Operation 29 'trunc' 'empty_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.09ns)   --->   "%indvars_iv_next13 = add i5 %indvars_iv12_mid2, i5 1"   --->   Operation 30 'add' 'indvars_iv_next13' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next13, i5 %indvars_iv12"   --->   Operation 31 'store' 'store_ln0' <Predicate = (!exitcond_flatten)> <Delay = 0.84>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_47_2_VITIS_LOOP_56_4_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (1.14ns)   --->   "%vla_u9_23fixp1_load = load i4 %vla_u9_23fixp1_addr"   --->   Operation 36 'load' 'vla_u9_23fixp1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/1] (1.39ns)   --->   "%tmp = add i23 %vla_u9_23fixp1_load, i23 %empty_17"   --->   Operation 37 'add' 'tmp' <Predicate = true> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.14ns)   --->   "%store_ln0 = store i23 %tmp, i4 %vla_u9_23fixp1_addr"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vla_u9_23fixp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv12        (alloca           ) [ 0110]
indvar_flatten      (alloca           ) [ 0100]
p_cast_cast_read    (read             ) [ 0000]
p_cast_cast_cast    (sext             ) [ 0110]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
exitcond_flatten    (icmp             ) [ 0110]
indvar_flatten_next (add              ) [ 0000]
br_ln0              (br               ) [ 0000]
store_ln0           (store            ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
gmem_addr           (getelementptr    ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
indvars_iv12_load   (load             ) [ 0000]
exitcond1542        (icmp             ) [ 0000]
indvars_iv12_mid2   (select           ) [ 0000]
indvars_iv12_cast   (zext             ) [ 0000]
vla_u9_23fixp1_addr (getelementptr    ) [ 0101]
gmem_addr_read      (read             ) [ 0000]
empty_17            (trunc            ) [ 0101]
indvars_iv_next13   (add              ) [ 0000]
store_ln0           (store            ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
empty               (speclooptripcount) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
vla_u9_23fixp1_load (load             ) [ 0000]
tmp                 (add              ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_cast_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vla_u9_23fixp1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla_u9_23fixp1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_47_2_VITIS_LOOP_56_4_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="indvars_iv12_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv12/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_cast_cast_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="62" slack="0"/>
<pin id="70" dir="0" index="1" bw="62" slack="0"/>
<pin id="71" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="gmem_addr_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="vla_u9_23fixp1_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="23" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla_u9_23fixp1_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="1"/>
<pin id="88" dir="0" index="1" bw="23" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="92" dir="0" index="5" bw="23" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="23" slack="2147483647"/>
<pin id="94" dir="1" index="7" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="vla_u9_23fixp1_load/2 store_ln0/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_cast_cast_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="62" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="9" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="exitcond_flatten_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="0" index="1" bw="9" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="indvar_flatten_next_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="9" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="gmem_addr_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="62" slack="1"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvars_iv12_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="1"/>
<pin id="138" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv12_load/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="exitcond1542_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="5" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1542/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="indvars_iv12_mid2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv12_mid2/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvars_iv12_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv12_cast/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_17_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_17/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvars_iv_next13_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next13/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="1"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="23" slack="0"/>
<pin id="175" dir="0" index="1" bw="23" slack="1"/>
<pin id="176" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="indvars_iv12_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv12 "/>
</bind>
</comp>

<comp id="186" class="1005" name="indvar_flatten_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="193" class="1005" name="p_cast_cast_cast_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_cast_cast "/>
</bind>
</comp>

<comp id="198" class="1005" name="exitcond_flatten_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="202" class="1005" name="vla_u9_23fixp1_addr_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="1"/>
<pin id="204" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="vla_u9_23fixp1_addr "/>
</bind>
</comp>

<comp id="208" class="1005" name="empty_17_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="23" slack="1"/>
<pin id="210" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="empty_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="46" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="44" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="95"><net_src comp="79" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="68" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="130" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="136" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="161"><net_src comp="74" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="145" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="86" pin="7"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="173" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="182"><net_src comp="60" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="189"><net_src comp="64" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="196"><net_src comp="96" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="201"><net_src comp="113" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="79" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="211"><net_src comp="158" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="173" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vla_u9_23fixp1 | {3 }
 - Input state : 
	Port: atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4 : gmem | {2 }
	Port: atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4 : p_cast_cast | {1 }
	Port: atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4 : vla_u9_23fixp1 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		exitcond_flatten : 2
		indvar_flatten_next : 2
		br_ln0 : 3
		store_ln0 : 3
	State 2
		exitcond1542 : 1
		indvars_iv12_mid2 : 2
		indvars_iv12_cast : 3
		vla_u9_23fixp1_addr : 4
		vla_u9_23fixp1_load : 5
		gmem_addr_read : 1
		empty_17 : 1
		indvars_iv_next13 : 3
		store_ln0 : 4
	State 3
		tmp : 1
		store_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |  indvar_flatten_next_fu_119 |    0    |    16   |
|    add   |   indvars_iv_next13_fu_162  |    0    |    13   |
|          |          tmp_fu_173         |    0    |    30   |
|----------|-----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_113   |    0    |    11   |
|          |     exitcond1542_fu_139     |    0    |    9    |
|----------|-----------------------------|---------|---------|
|  select  |   indvars_iv12_mid2_fu_145  |    0    |    5    |
|----------|-----------------------------|---------|---------|
|   read   | p_cast_cast_read_read_fu_68 |    0    |    0    |
|          |  gmem_addr_read_read_fu_74  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    p_cast_cast_cast_fu_96   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |   indvars_iv12_cast_fu_153  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |       empty_17_fu_158       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    84   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      empty_17_reg_208     |   23   |
|  exitcond_flatten_reg_198 |    1   |
|   indvar_flatten_reg_186  |    9   |
|    indvars_iv12_reg_179   |    5   |
|  p_cast_cast_cast_reg_193 |   64   |
|vla_u9_23fixp1_addr_reg_202|    4   |
+---------------------------+--------+
|           Total           |   106  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_86 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.844  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   106  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   106  |   93   |
+-----------+--------+--------+--------+
