Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date              : Mon Feb 10 14:12:47 2025
| Host              : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
| Command           : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -pb route_report_bus_skew_0.pb -rpx route_report_bus_skew_0.rpx
| Design            : vitis_design_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.13 2024-03-28
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   483       [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]}]]
                                              [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]}]]
                                                                              Slow              9.600       0.486      9.114
2   485       [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]}]]
                                              [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]}]]
                                                                              Slow              9.600       0.468      9.132
3   487       [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]}]]
                                              [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]}]]
                                                                              Slow              9.600       0.733      8.867
4   489       [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]}]]
                                              [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]}]]
                                                                              Slow              9.600       0.689      8.911
5   491       [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]}]]
                                              [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]}]]
                                                                              Slow             23.439       0.724     22.715
6   493       [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]}]]
                                              [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]}]]
                                                                              Slow             23.439       0.780     22.659


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]}]] -to [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]}]] 9.600
Requirement: 9.600ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout1_primitive_1   clk_wizard_0_clk_out1_o2
                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]/D
                                                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/D
                                                                                                            Slow         0.486      9.114


Slack (MET) :             9.114ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            9.600ns
  Endpoint Relative Delay:    4.248ns
  Reference Relative Delay:   2.609ns
  Relative CRPR:              1.152ns
  Actual Bus Skew:            0.486ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.344     6.674    <hidden>
    SLICE_X66Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.764 r  <hidden>
                         net (fo=1, routed)           0.729     7.493    <hidden>
    SLICE_X66Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.231     2.578    <hidden>
    SLICE_X66Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.659     3.237    
    SLICE_X66Y51         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     3.245    <hidden>
  -------------------------------------------------------------------
                         data arrival                           7.493    
                         clock arrival                          3.245    
  -------------------------------------------------------------------
                         relative delay                         4.248    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.947     5.166    <hidden>
    SLICE_X66Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     5.236 r  <hidden>
                         net (fo=1, routed)           0.363     5.599    <hidden>
    SLICE_X66Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.531     3.610    <hidden>
    SLICE_X66Y51         FDRE                                         r  <hidden>
                         clock pessimism             -0.659     2.951    
    SLICE_X66Y51         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.038     2.989    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.599    
                         clock arrival                          2.989    
  -------------------------------------------------------------------
                         relative delay                         2.609    



Id: 2
set_bus_skew -from [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]}]] -to [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]}]] 9.600
Requirement: 9.600ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout1_primitive_1   clk_wizard_0_clk_out1_o2
                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]/D
                                                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/D
                                                                                                            Slow         0.468      9.132


Slack (MET) :             9.132ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            9.600ns
  Endpoint Relative Delay:    4.069ns
  Reference Relative Delay:   2.475ns
  Relative CRPR:              1.126ns
  Actual Bus Skew:            0.468ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.197     6.527    <hidden>
    SLICE_X81Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     6.616 r  <hidden>
                         net (fo=1, routed)           0.584     7.200    <hidden>
    SLICE_X78Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.117     2.464    <hidden>
    SLICE_X78Y52         FDRE                                         r  <hidden>
                         clock pessimism              0.659     3.123    
    SLICE_X78Y52         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     3.131    <hidden>
  -------------------------------------------------------------------
                         data arrival                           7.200    
                         clock arrival                          3.131    
  -------------------------------------------------------------------
                         relative delay                         4.069    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.813     5.032    <hidden>
    SLICE_X81Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     5.101 r  <hidden>
                         net (fo=1, routed)           0.237     5.338    <hidden>
    SLICE_X78Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.403     3.482    <hidden>
    SLICE_X78Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.659     2.823    
    SLICE_X78Y52         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.040     2.863    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.338    
                         clock arrival                          2.863    
  -------------------------------------------------------------------
                         relative delay                         2.475    



Id: 3
set_bus_skew -from [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]}]] -to [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]}]] 9.600
Requirement: 9.600ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout1_primitive_1   clk_wizard_0_clk_out1_o2
                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]/D
                                                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
                                                                                                            Slow         0.733      8.867


Slack (MET) :             8.867ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            9.600ns
  Endpoint Relative Delay:    4.227ns
  Reference Relative Delay:   2.418ns
  Relative CRPR:              1.076ns
  Actual Bus Skew:            0.733ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.332     6.662    <hidden>
    SLICE_X67Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     6.751 r  <hidden>
                         net (fo=1, routed)           0.743     7.494    <hidden>
    SLICE_X66Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.253     2.600    <hidden>
    SLICE_X66Y83         FDRE                                         r  <hidden>
                         clock pessimism              0.659     3.259    
    SLICE_X66Y83         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.008     3.267    <hidden>
  -------------------------------------------------------------------
                         data arrival                           7.494    
                         clock arrival                          3.267    
  -------------------------------------------------------------------
                         relative delay                         4.227    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.948     5.167    <hidden>
    SLICE_X68Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y85         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.071     5.238 r  <hidden>
                         net (fo=1, routed)           0.193     5.431    <hidden>
    SLICE_X67Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.555     3.634    <hidden>
    SLICE_X67Y82         FDRE                                         r  <hidden>
                         clock pessimism             -0.659     2.975    
    SLICE_X67Y82         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.038     3.013    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.431    
                         clock arrival                          3.013    
  -------------------------------------------------------------------
                         relative delay                         2.418    



Id: 4
set_bus_skew -from [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]}]] -to [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]}]] 9.600
Requirement: 9.600ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout1_primitive_1   clk_wizard_0_clk_out1_o2
                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]/D
                                                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
                                                                                                            Slow         0.689      8.911


Slack (MET) :             8.911ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            9.600ns
  Endpoint Relative Delay:    4.162ns
  Reference Relative Delay:   2.432ns
  Relative CRPR:              1.041ns
  Actual Bus Skew:            0.689ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.345     6.675    <hidden>
    SLICE_X74Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     6.766 r  <hidden>
                         net (fo=1, routed)           0.649     7.415    <hidden>
    SLICE_X69Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.240     2.587    <hidden>
    SLICE_X69Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.659     3.246    
    SLICE_X69Y85         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007     3.253    <hidden>
  -------------------------------------------------------------------
                         data arrival                           7.415    
                         clock arrival                          3.253    
  -------------------------------------------------------------------
                         relative delay                         4.162    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.940     5.159    <hidden>
    SLICE_X67Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.070     5.229 r  <hidden>
                         net (fo=1, routed)           0.210     5.439    <hidden>
    SLICE_X65Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.548     3.627    <hidden>
    SLICE_X65Y80         FDRE                                         r  <hidden>
                         clock pessimism             -0.659     2.968    
    SLICE_X65Y80         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.039     3.007    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.439    
                         clock arrival                          3.007    
  -------------------------------------------------------------------
                         relative delay                         2.432    



Id: 5
set_bus_skew -from [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]}]] -to [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]}]] 23.439
Requirement: 23.439ns
Endpoints: 36

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_wizard_0_clk_out1_o2
                      clkout1_primitive_1   vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/D
                                                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
                                                                                                            Slow         0.724     22.715


Slack (MET) :             22.715ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            23.439ns
  Endpoint Relative Delay:   -1.452ns
  Reference Relative Delay:  -3.115ns
  Relative CRPR:              0.939ns
  Actual Bus Skew:            0.724ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.430     3.509    <hidden>
    SLICE_X81Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     3.600 r  <hidden>
                         net (fo=1, routed)           0.694     4.294    <hidden>
    SLICE_X84Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.860     5.079    <hidden>
    SLICE_X84Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.659     5.738    
    SLICE_X84Y119        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.008     5.746    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.294    
                         clock arrival                          5.746    
  -------------------------------------------------------------------
                         relative delay                        -1.452    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.260     2.607    <hidden>
    SLICE_X75Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     2.676 r  <hidden>
                         net (fo=1, routed)           0.288     2.964    <hidden>
    SLICE_X74Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.369     6.699    <hidden>
    SLICE_X74Y119        FDRE                                         r  <hidden>
                         clock pessimism             -0.659     6.040    
    SLICE_X74Y119        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.039     6.079    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.964    
                         clock arrival                          6.079    
  -------------------------------------------------------------------
                         relative delay                        -3.115    



Id: 6
set_bus_skew -from [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]}]] -to [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]}]] 23.439
Requirement: 23.439ns
Endpoints: 36

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_wizard_0_clk_out1_o2
                      clkout1_primitive_1   vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
                                                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                                                                                                            Slow         0.780     22.659


Slack (MET) :             22.659ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            23.439ns
  Endpoint Relative Delay:   -1.376ns
  Reference Relative Delay:  -3.095ns
  Relative CRPR:              0.939ns
  Actual Bus Skew:            0.780ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.445     3.524    <hidden>
    SLICE_X79Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     3.615 r  <hidden>
                         net (fo=1, routed)           0.733     4.348    <hidden>
    SLICE_X80Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.839     5.058    <hidden>
    SLICE_X80Y136        FDRE                                         r  <hidden>
                         clock pessimism              0.659     5.717    
    SLICE_X80Y136        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     5.724    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.348    
                         clock arrival                          5.724    
  -------------------------------------------------------------------
                         relative delay                        -1.376    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.259     2.606    <hidden>
    SLICE_X75Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y120        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     2.675 r  <hidden>
                         net (fo=1, routed)           0.295     2.970    <hidden>
    SLICE_X75Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.355     6.685    <hidden>
    SLICE_X75Y136        FDRE                                         r  <hidden>
                         clock pessimism             -0.659     6.026    
    SLICE_X75Y136        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.039     6.065    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.970    
                         clock arrival                          6.065    
  -------------------------------------------------------------------
                         relative delay                        -3.095    



