#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f94d6c05da0 .scope module, "spShiftReg_testbench" "spShiftReg_testbench" 2 3;
 .timescale 0 0;
P_0x7f94d6c03730 .param/l "CLOCK_PERIOD" 0 2 11, +C4<00000000000000000000000000001010>;
v0x7f94d6c158e0_0 .var "clk", 0 0;
v0x7f94d6c15980_0 .net "parallelOut", 9 0, L_0x7f94d6c15bb0;  1 drivers
v0x7f94d6c15a30_0 .var "rst", 0 0;
v0x7f94d6c15b00_0 .var "serialIn", 0 0;
S_0x7f94d6c05f00 .scope module, "dut" "spShiftReg" 2 8, 3 3 0, S_0x7f94d6c05da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "parallelOut"
    .port_info 1 /INPUT 1 "serialIn"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
L_0x7f94d6c15bb0 .functor BUFZ 10, v0x7f94d6c155b0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x7f94d6c043c0_0 .net "clk", 0 0, v0x7f94d6c158e0_0;  1 drivers
v0x7f94d6c155b0_0 .var "data", 9 0;
v0x7f94d6c15660_0 .net "parallelOut", 9 0, L_0x7f94d6c15bb0;  alias, 1 drivers
v0x7f94d6c15720_0 .net "rst", 0 0, v0x7f94d6c15a30_0;  1 drivers
v0x7f94d6c157c0_0 .net "serialIn", 0 0, v0x7f94d6c15b00_0;  1 drivers
E_0x7f94d6c03b00 .event posedge, v0x7f94d6c043c0_0;
    .scope S_0x7f94d6c05f00;
T_0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f94d6c155b0_0, 0, 10;
    %end;
    .thread T_0;
    .scope S_0x7f94d6c05f00;
T_1 ;
    %wait E_0x7f94d6c03b00;
    %load/vec4 v0x7f94d6c15720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f94d6c155b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f94d6c155b0_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0x7f94d6c157c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f94d6c155b0_0, 0, 10;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f94d6c05da0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f94d6c158e0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f94d6c05da0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7f94d6c158e0_0;
    %inv;
    %store/vec4 v0x7f94d6c158e0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f94d6c05da0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f94d6c15a30_0, 0;
    %wait E_0x7f94d6c03b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f94d6c15a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f94d6c15b00_0, 0;
    %wait E_0x7f94d6c03b00;
    %wait E_0x7f94d6c03b00;
    %wait E_0x7f94d6c03b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f94d6c15b00_0, 0;
    %wait E_0x7f94d6c03b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f94d6c15b00_0, 0;
    %wait E_0x7f94d6c03b00;
    %wait E_0x7f94d6c03b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f94d6c15b00_0, 0;
    %wait E_0x7f94d6c03b00;
    %wait E_0x7f94d6c03b00;
    %wait E_0x7f94d6c03b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f94d6c15b00_0, 0;
    %wait E_0x7f94d6c03b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f94d6c15b00_0, 0;
    %wait E_0x7f94d6c03b00;
    %wait E_0x7f94d6c03b00;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7f94d6c05da0;
T_5 ;
    %vpi_call 2 38 "$dumpfile", "spShiftReg.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "spShiftReg_testbench.v";
    "./spShiftReg.v";
