Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 13 14:25:15 2022
| Host         : USER-20180123QP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_lcd_touch_timing_summary_routed.rpt -pb top_lcd_touch_timing_summary_routed.pb -rpx top_lcd_touch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lcd_touch
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 197 register/latch pins with no clock driven by root clock pin: u_touch_top/u_i2c_dri_m/dri_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 515 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.751        0.000                      0                   59        0.163        0.000                      0                   59        7.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.751        0.000                      0                   59        0.163        0.000                      0                   59        9.500        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/pixel_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.273ns  (logic 5.187ns (30.030%)  route 12.086ns (69.970%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.092ns = ( 19.908 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.666    -0.668    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X26Y15         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDCE (Prop_fdce_C_Q)         0.419    -0.249 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[4]/Q
                         net (fo=10, routed)          1.569     1.321    u_lcd_rgb_char/u_rd_id/lcd_id[4]
    SLICE_X29Y16         LUT6 (Prop_lut6_I1_O)        0.297     1.618 r  u_lcd_rgb_char/u_rd_id/data_req4_carry_i_4/O
                         net (fo=4, routed)           0.700     2.318    u_lcd_rgb_char/u_rd_id/data_req4_carry_i_4_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.124     2.442 r  u_lcd_rgb_char/u_rd_id/data_req4_carry_i_1/O
                         net (fo=15, routed)          0.645     3.087    u_lcd_rgb_char/u_rd_id/lcd_id_reg[3]_0
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.124     3.211 r  u_lcd_rgb_char/u_rd_id/data_req4_carry_i_2/O
                         net (fo=1, routed)           0.000     3.211    u_lcd_rgb_char/u_lcd_driver/S[1]
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.781 r  u_lcd_rgb_char/u_lcd_driver/data_req4_carry/CO[2]
                         net (fo=14, routed)          0.876     4.657    u_lcd_rgb_char/u_lcd_driver/data_req4_carry_n_1
    SLICE_X30Y14         LUT4 (Prop_lut4_I0_O)        0.313     4.970 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry_i_11/O
                         net (fo=9, routed)           0.949     5.919    u_lcd_rgb_char/u_lcd_driver/lcd_id_reg[1]_0
    SLICE_X29Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.043 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0_i_6/O
                         net (fo=4, routed)           0.576     6.619    u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0_i_6_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.124     6.743 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.743    u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0_i_4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.200 f  u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0/CO[1]
                         net (fo=20, routed)          0.682     7.882    u_lcd_rgb_char/u_lcd_driver/data_req2
    SLICE_X35Y18         LUT4 (Prop_lut4_I0_O)        0.329     8.211 f  u_lcd_rgb_char/u_lcd_driver/pixel_data[23]_i_44/O
                         net (fo=36, routed)          0.738     8.949    u_lcd_rgb_char/u_lcd_driver/pixel_data[23]_i_44_n_0
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.124     9.073 r  u_lcd_rgb_char/u_lcd_driver/pixel_data[23]_i_148/O
                         net (fo=1, routed)           0.000     9.073    u_lcd_rgb_char/u_lcd_driver/pixel_data[23]_i_148_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.653 r  u_lcd_rgb_char/u_lcd_driver/pixel_data_reg[23]_i_70/O[2]
                         net (fo=159, routed)         2.235    11.888    u_touch_top/u_touch_dri/pixel_data[23]_i_51[2]
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.302    12.190 f  u_touch_top/u_touch_dri/pixel_data[23]_i_308/O
                         net (fo=1, routed)           0.000    12.190    u_touch_top/u_touch_dri/pixel_data[23]_i_308_n_0
    SLICE_X11Y8          MUXF7 (Prop_muxf7_I1_O)      0.245    12.435 f  u_touch_top/u_touch_dri/pixel_data_reg[23]_i_151/O
                         net (fo=1, routed)           0.000    12.435    u_touch_top/u_touch_dri/pixel_data_reg[23]_i_151_n_0
    SLICE_X11Y8          MUXF8 (Prop_muxf8_I0_O)      0.104    12.539 f  u_touch_top/u_touch_dri/pixel_data_reg[23]_i_78/O
                         net (fo=1, routed)           0.992    13.531    u_touch_top/u_touch_dri/pixel_data_reg[23]_i_78_n_0
    SLICE_X17Y9          LUT5 (Prop_lut5_I0_O)        0.316    13.847 f  u_touch_top/u_touch_dri/pixel_data[23]_i_26/O
                         net (fo=1, routed)           0.000    13.847    u_lcd_rgb_char/u_lcd_driver/pixel_data[23]_i_2_0
    SLICE_X17Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    14.059 f  u_lcd_rgb_char/u_lcd_driver/pixel_data_reg[23]_i_7/O
                         net (fo=1, routed)           1.671    15.730    u_lcd_rgb_char/u_lcd_driver/u_lcd_display/pixel_data1__2
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.299    16.029 r  u_lcd_rgb_char/u_lcd_driver/pixel_data[23]_i_2/O
                         net (fo=1, routed)           0.452    16.481    u_lcd_rgb_char/u_lcd_driver/pixel_data[23]_i_2_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I0_O)        0.124    16.605 r  u_lcd_rgb_char/u_lcd_driver/pixel_data[23]_i_1/O
                         net (fo=1, routed)           0.000    16.605    u_lcd_rgb_char/u_lcd_display/pixel_data_reg[23]_0
    SLICE_X32Y21         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/pixel_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.851    19.044    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.100    19.144 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.765    19.908    u_lcd_rgb_char/u_lcd_display/CLK
    SLICE_X32Y21         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/pixel_data_reg[23]/C
                         clock pessimism              0.474    20.382    
                         clock uncertainty           -0.102    20.280    
    SLICE_X32Y21         FDCE (Setup_fdce_C_D)        0.077    20.357    u_lcd_rgb_char/u_lcd_display/pixel_data_reg[23]
  -------------------------------------------------------------------
                         required time                         20.357    
                         arrival time                         -16.605    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             12.007ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 1.839ns (20.928%)  route 6.948ns (79.072%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 19.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.666    -0.668    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X27Y15         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.212 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/Q
                         net (fo=8, routed)           1.161     0.949    u_lcd_rgb_char/u_rd_id/lcd_id[14]
    SLICE_X28Y16         LUT5 (Prop_lut5_I1_O)        0.150     1.099 f  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.452     1.551    u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.328     1.879 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_3/O
                         net (fo=34, routed)          2.325     4.204    u_lcd_rgb_char/u_lcd_driver/pixel_xpos0_carry__0_1
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.328 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6/O
                         net (fo=1, routed)           1.018     5.346    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6_n_0
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.003 f  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry/CO[3]
                         net (fo=11, routed)          1.992     7.996    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[9]_0[0]
    SLICE_X32Y14         LUT4 (Prop_lut4_I2_O)        0.124     8.120 r  u_lcd_rgb_char/u_lcd_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.120    u_lcd_rgb_char/u_lcd_driver/p_0_in__1[2]
    SLICE_X32Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.851    19.044    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.100    19.144 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.531    19.674    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X32Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[2]/C
                         clock pessimism              0.474    20.148    
                         clock uncertainty           -0.102    20.045    
    SLICE_X32Y14         FDCE (Setup_fdce_C_D)        0.081    20.126    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         20.126    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 12.007    

Slack (MET) :             12.016ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 1.867ns (21.179%)  route 6.948ns (78.821%))
  Logic Levels:           6  (CARRY4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 19.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.666    -0.668    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X27Y15         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.212 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/Q
                         net (fo=8, routed)           1.161     0.949    u_lcd_rgb_char/u_rd_id/lcd_id[14]
    SLICE_X28Y16         LUT5 (Prop_lut5_I1_O)        0.150     1.099 f  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.452     1.551    u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.328     1.879 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_3/O
                         net (fo=34, routed)          2.325     4.204    u_lcd_rgb_char/u_lcd_driver/pixel_xpos0_carry__0_1
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.328 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6/O
                         net (fo=1, routed)           1.018     5.346    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6_n_0
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.003 f  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry/CO[3]
                         net (fo=11, routed)          1.992     7.996    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[9]_0[0]
    SLICE_X32Y14         LUT5 (Prop_lut5_I3_O)        0.152     8.148 r  u_lcd_rgb_char/u_lcd_driver/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.148    u_lcd_rgb_char/u_lcd_driver/p_0_in__1[3]
    SLICE_X32Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.851    19.044    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.100    19.144 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.531    19.674    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X32Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[3]/C
                         clock pessimism              0.474    20.148    
                         clock uncertainty           -0.102    20.045    
    SLICE_X32Y14         FDCE (Setup_fdce_C_D)        0.118    20.163    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         20.163    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                 12.016    

Slack (MET) :             12.092ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 1.839ns (21.117%)  route 6.870ns (78.883%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.268ns = ( 19.732 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.666    -0.668    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X27Y15         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.212 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/Q
                         net (fo=8, routed)           1.161     0.949    u_lcd_rgb_char/u_rd_id/lcd_id[14]
    SLICE_X28Y16         LUT5 (Prop_lut5_I1_O)        0.150     1.099 f  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.452     1.551    u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.328     1.879 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_3/O
                         net (fo=34, routed)          2.325     4.204    u_lcd_rgb_char/u_lcd_driver/pixel_xpos0_carry__0_1
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.328 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6/O
                         net (fo=1, routed)           1.018     5.346    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6_n_0
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.003 f  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry/CO[3]
                         net (fo=11, routed)          1.913     7.917    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[9]_0[0]
    SLICE_X33Y15         LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  u_lcd_rgb_char/u_lcd_driver/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     8.041    u_lcd_rgb_char/u_lcd_driver/p_0_in__1[7]
    SLICE_X33Y15         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.851    19.044    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.100    19.144 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.588    19.732    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X33Y15         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[7]/C
                         clock pessimism              0.474    20.206    
                         clock uncertainty           -0.102    20.103    
    SLICE_X33Y15         FDCE (Setup_fdce_C_D)        0.029    20.132    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         20.132    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                 12.092    

Slack (MET) :             12.107ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 1.666ns (19.679%)  route 6.800ns (80.321%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.666    -0.668    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X26Y15         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDCE (Prop_fdce_C_Q)         0.419    -0.249 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[4]/Q
                         net (fo=10, routed)          1.569     1.321    u_lcd_rgb_char/u_rd_id/lcd_id[4]
    SLICE_X29Y16         LUT6 (Prop_lut6_I1_O)        0.297     1.618 r  u_lcd_rgb_char/u_rd_id/data_req4_carry_i_4/O
                         net (fo=4, routed)           0.700     2.318    u_lcd_rgb_char/u_rd_id/data_req4_carry_i_4_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.124     2.442 r  u_lcd_rgb_char/u_rd_id/data_req4_carry_i_1/O
                         net (fo=15, routed)          2.166     4.608    u_lcd_rgb_char/u_rd_id/lcd_id_reg[3]_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.732 r  u_lcd_rgb_char/u_rd_id/h_cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.732    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[0]_0[1]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.282 f  u_lcd_rgb_char/u_lcd_driver/h_cnt1_carry/CO[3]
                         net (fo=22, routed)          2.028     7.310    u_lcd_rgb_char/u_lcd_driver/sel
    SLICE_X34Y14         LUT2 (Prop_lut2_I1_O)        0.152     7.462 r  u_lcd_rgb_char/u_lcd_driver/h_cnt[0]_i_1/O
                         net (fo=1, routed)           0.336     7.798    u_lcd_rgb_char/u_lcd_driver/h_cnt[0]_i_1_n_0
    SLICE_X34Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.851    19.044    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.100    19.144 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.629    19.773    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X34Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[0]/C
                         clock pessimism              0.474    20.247    
                         clock uncertainty           -0.102    20.144    
    SLICE_X34Y14         FDCE (Setup_fdce_C_D)       -0.240    19.904    u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.904    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                 12.107    

Slack (MET) :             12.112ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 1.865ns (21.352%)  route 6.870ns (78.648%))
  Logic Levels:           6  (CARRY4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.268ns = ( 19.732 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.666    -0.668    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X27Y15         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.212 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/Q
                         net (fo=8, routed)           1.161     0.949    u_lcd_rgb_char/u_rd_id/lcd_id[14]
    SLICE_X28Y16         LUT5 (Prop_lut5_I1_O)        0.150     1.099 f  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.452     1.551    u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.328     1.879 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_3/O
                         net (fo=34, routed)          2.325     4.204    u_lcd_rgb_char/u_lcd_driver/pixel_xpos0_carry__0_1
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.328 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6/O
                         net (fo=1, routed)           1.018     5.346    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6_n_0
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.003 f  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry/CO[3]
                         net (fo=11, routed)          1.913     7.917    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[9]_0[0]
    SLICE_X33Y15         LUT5 (Prop_lut5_I3_O)        0.150     8.067 r  u_lcd_rgb_char/u_lcd_driver/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     8.067    u_lcd_rgb_char/u_lcd_driver/p_0_in__1[8]
    SLICE_X33Y15         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.851    19.044    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.100    19.144 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.588    19.732    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X33Y15         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[8]/C
                         clock pessimism              0.474    20.206    
                         clock uncertainty           -0.102    20.103    
    SLICE_X33Y15         FDCE (Setup_fdce_C_D)        0.075    20.178    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         20.178    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 12.112    

Slack (MET) :             12.166ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 1.667ns (19.859%)  route 6.727ns (80.141%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 19.773 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.666    -0.668    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X26Y15         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDCE (Prop_fdce_C_Q)         0.419    -0.249 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[4]/Q
                         net (fo=10, routed)          1.569     1.321    u_lcd_rgb_char/u_rd_id/lcd_id[4]
    SLICE_X29Y16         LUT6 (Prop_lut6_I1_O)        0.297     1.618 r  u_lcd_rgb_char/u_rd_id/data_req4_carry_i_4/O
                         net (fo=4, routed)           0.700     2.318    u_lcd_rgb_char/u_rd_id/data_req4_carry_i_4_n_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.124     2.442 r  u_lcd_rgb_char/u_rd_id/data_req4_carry_i_1/O
                         net (fo=15, routed)          2.166     4.608    u_lcd_rgb_char/u_rd_id/lcd_id_reg[3]_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.732 r  u_lcd_rgb_char/u_rd_id/h_cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.732    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[0]_0[1]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.282 f  u_lcd_rgb_char/u_lcd_driver/h_cnt1_carry/CO[3]
                         net (fo=22, routed)          1.674     6.956    u_lcd_rgb_char/u_lcd_driver/sel
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.153     7.109 r  u_lcd_rgb_char/u_lcd_driver/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.617     7.726    u_lcd_rgb_char/u_lcd_driver/p_0_in__0[1]
    SLICE_X34Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.851    19.044    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.100    19.144 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.629    19.773    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X34Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[1]/C
                         clock pessimism              0.474    20.247    
                         clock uncertainty           -0.102    20.144    
    SLICE_X34Y14         FDCE (Setup_fdce_C_D)       -0.252    19.892    u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.892    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                 12.166    

Slack (MET) :             12.204ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.586ns  (logic 1.839ns (21.417%)  route 6.747ns (78.583%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 19.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.666    -0.668    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X27Y15         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.212 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/Q
                         net (fo=8, routed)           1.161     0.949    u_lcd_rgb_char/u_rd_id/lcd_id[14]
    SLICE_X28Y16         LUT5 (Prop_lut5_I1_O)        0.150     1.099 f  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.452     1.551    u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.328     1.879 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_3/O
                         net (fo=34, routed)          2.325     4.204    u_lcd_rgb_char/u_lcd_driver/pixel_xpos0_carry__0_1
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.328 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6/O
                         net (fo=1, routed)           1.018     5.346    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6_n_0
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.003 f  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry/CO[3]
                         net (fo=11, routed)          1.791     7.795    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[9]_0[0]
    SLICE_X32Y14         LUT3 (Prop_lut3_I2_O)        0.124     7.919 r  u_lcd_rgb_char/u_lcd_driver/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.919    u_lcd_rgb_char/u_lcd_driver/p_0_in__1[1]
    SLICE_X32Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.851    19.044    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.100    19.144 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.531    19.674    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X32Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[1]/C
                         clock pessimism              0.474    20.148    
                         clock uncertainty           -0.102    20.045    
    SLICE_X32Y14         FDCE (Setup_fdce_C_D)        0.077    20.122    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         20.122    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 12.204    

Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 1.865ns (21.655%)  route 6.747ns (78.345%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 19.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.666    -0.668    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X27Y15         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.212 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/Q
                         net (fo=8, routed)           1.161     0.949    u_lcd_rgb_char/u_rd_id/lcd_id[14]
    SLICE_X28Y16         LUT5 (Prop_lut5_I1_O)        0.150     1.099 f  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.452     1.551    u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.328     1.879 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_3/O
                         net (fo=34, routed)          2.325     4.204    u_lcd_rgb_char/u_lcd_driver/pixel_xpos0_carry__0_1
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.328 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6/O
                         net (fo=1, routed)           1.018     5.346    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6_n_0
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.003 f  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry/CO[3]
                         net (fo=11, routed)          1.791     7.795    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[9]_0[0]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.150     7.945 r  u_lcd_rgb_char/u_lcd_driver/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.945    u_lcd_rgb_char/u_lcd_driver/p_0_in__1[6]
    SLICE_X32Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.851    19.044    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.100    19.144 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.531    19.674    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X32Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[6]/C
                         clock pessimism              0.474    20.148    
                         clock uncertainty           -0.102    20.045    
    SLICE_X32Y14         FDCE (Setup_fdce_C_D)        0.118    20.163    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         20.163    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                 12.219    

Slack (MET) :             12.286ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 1.839ns (21.619%)  route 6.667ns (78.381%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 19.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.666    -0.668    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X27Y15         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.212 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[14]/Q
                         net (fo=8, routed)           1.161     0.949    u_lcd_rgb_char/u_rd_id/lcd_id[14]
    SLICE_X28Y16         LUT5 (Prop_lut5_I1_O)        0.150     1.099 f  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.452     1.551    u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_6_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.328     1.879 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_3/O
                         net (fo=34, routed)          2.325     4.204    u_lcd_rgb_char/u_lcd_driver/pixel_xpos0_carry__0_1
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.328 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6/O
                         net (fo=1, routed)           1.018     5.346    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_6_n_0
    SLICE_X34Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.470 r  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry_i_3_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.003 f  u_lcd_rgb_char/u_lcd_driver/v_cnt1_carry/CO[3]
                         net (fo=11, routed)          1.711     7.715    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[9]_0[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.839 r  u_lcd_rgb_char/u_lcd_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     7.839    u_lcd_rgb_char/u_lcd_driver/p_0_in__1[9]
    SLICE_X32Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.851    19.044    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.100    19.144 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.531    19.674    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X32Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[9]/C
                         clock pessimism              0.474    20.148    
                         clock uncertainty           -0.102    20.045    
    SLICE_X32Y14         FDCE (Setup_fdce_C_D)        0.079    20.124    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         20.124    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 12.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri_m/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri_m/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.466    u_touch_top/u_i2c_dri_m/clk_out1
    SLICE_X23Y44         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[8]/Q
                         net (fo=3, routed)           0.081    -0.245    u_touch_top/u_i2c_dri_m/clk_cnt[8]
    SLICE_X22Y44         LUT5 (Prop_lut5_I0_O)        0.045    -0.200 r  u_touch_top/u_i2c_dri_m/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    u_touch_top/u_i2c_dri_m/clk_cnt_3[9]
    SLICE_X22Y44         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828    -0.699    u_touch_top/u_i2c_dri_m/clk_out1
    SLICE_X22Y44         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[9]/C
                         clock pessimism              0.246    -0.453    
    SLICE_X22Y44         FDCE (Hold_fdce_C_D)         0.091    -0.362    u_touch_top/u_i2c_dri_m/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_clk_div/div_4_cnt_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_clk_div/clk_12_5m_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.467    u_lcd_rgb_char/u_clk_div/clk_out1
    SLICE_X26Y14         FDCE                                         r  u_lcd_rgb_char/u_clk_div/div_4_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  u_lcd_rgb_char/u_clk_div/div_4_cnt_reg/Q
                         net (fo=2, routed)           0.097    -0.230    u_lcd_rgb_char/u_clk_div/div_4_cnt
    SLICE_X27Y14         LUT2 (Prop_lut2_I0_O)        0.045    -0.185 r  u_lcd_rgb_char/u_clk_div/clk_12_5m_i_1/O
                         net (fo=1, routed)           0.000    -0.185    u_lcd_rgb_char/u_clk_div/clk_12_5m_i_1_n_0
    SLICE_X27Y14         FDCE                                         r  u_lcd_rgb_char/u_clk_div/clk_12_5m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -0.701    u_lcd_rgb_char/u_clk_div/clk_out1
    SLICE_X27Y14         FDCE                                         r  u_lcd_rgb_char/u_clk_div/clk_12_5m_reg/C
                         clock pessimism              0.247    -0.454    
    SLICE_X27Y14         FDCE (Hold_fdce_C_D)         0.091    -0.363    u_lcd_rgb_char/u_clk_div/clk_12_5m_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.427%)  route 0.176ns (48.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.105ns
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.699    -0.327    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.325     0.044    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X35Y15         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141     0.185 r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[4]/Q
                         net (fo=17, routed)          0.176     0.360    u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[10]_0[4]
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.405 r  u_lcd_rgb_char/u_lcd_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.405    u_lcd_rgb_char/u_lcd_driver/p_0_in__0[5]
    SLICE_X34Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.998    -0.529    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.056    -0.473 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.368    -0.105    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X34Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[5]/C
                         clock pessimism              0.192     0.087    
    SLICE_X34Y14         FDCE (Hold_fdce_C_D)         0.120     0.207    u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.295%)  route 0.170ns (47.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.105ns
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.699    -0.327    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.325     0.044    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X35Y15         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141     0.185 r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[4]/Q
                         net (fo=17, routed)          0.170     0.354    u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[10]_0[4]
    SLICE_X35Y14         LUT5 (Prop_lut5_I2_O)        0.045     0.399 r  u_lcd_rgb_char/u_lcd_driver/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.399    u_lcd_rgb_char/u_lcd_driver/p_0_in__0[6]
    SLICE_X35Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.998    -0.529    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.056    -0.473 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.368    -0.105    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X35Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[6]/C
                         clock pessimism              0.192     0.087    
    SLICE_X35Y14         FDCE (Hold_fdce_C_D)         0.092     0.179    u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri_m/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri_m/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.479%)  route 0.143ns (43.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.466    u_touch_top/u_i2c_dri_m/clk_out1
    SLICE_X25Y44         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[5]/Q
                         net (fo=8, routed)           0.143    -0.182    u_touch_top/u_i2c_dri_m/clk_cnt[5]
    SLICE_X23Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.137 r  u_touch_top/u_i2c_dri_m/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    u_touch_top/u_i2c_dri_m/clk_cnt_3[8]
    SLICE_X23Y44         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828    -0.699    u_touch_top/u_i2c_dri_m/clk_out1
    SLICE_X23Y44         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[8]/C
                         clock pessimism              0.249    -0.450    
    SLICE_X23Y44         FDCE (Hold_fdce_C_D)         0.092    -0.358    u_touch_top/u_i2c_dri_m/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.953%)  route 0.130ns (41.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.096ns
    Source Clock Delay      (SCD):    0.053ns
    Clock Pessimism Removal (CPR):    -0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.699    -0.327    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.335     0.053    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X33Y12         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.141     0.194 r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[5]/Q
                         net (fo=11, routed)          0.130     0.324    u_lcd_rgb_char/u_lcd_driver/Q[5]
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.369 r  u_lcd_rgb_char/u_lcd_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.369    u_lcd_rgb_char/u_lcd_driver/p_0_in__1[5]
    SLICE_X33Y12         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.998    -0.529    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.056    -0.473 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.378    -0.096    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X33Y12         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[5]/C
                         clock pessimism              0.149     0.053    
    SLICE_X33Y12         FDCE (Hold_fdce_C_D)         0.091     0.144    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri_m/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri_m/dri_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.329%)  route 0.144ns (43.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.466    u_touch_top/u_i2c_dri_m/clk_out1
    SLICE_X23Y44         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.181    u_touch_top/u_i2c_dri_m/clk_cnt[0]
    SLICE_X22Y44         LUT6 (Prop_lut6_I3_O)        0.045    -0.136 r  u_touch_top/u_i2c_dri_m/dri_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.136    u_touch_top/u_i2c_dri_m/dri_clk_i_1_n_0
    SLICE_X22Y44         FDPE                                         r  u_touch_top/u_i2c_dri_m/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828    -0.699    u_touch_top/u_i2c_dri_m/clk_out1
    SLICE_X22Y44         FDPE                                         r  u_touch_top/u_i2c_dri_m/dri_clk_reg/C
                         clock pessimism              0.246    -0.453    
    SLICE_X22Y44         FDPE (Hold_fdpe_C_D)         0.092    -0.361    u_touch_top/u_i2c_dri_m/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.616%)  route 0.181ns (49.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.105ns
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.699    -0.327    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.325     0.044    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X35Y15         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141     0.185 r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[8]/Q
                         net (fo=14, routed)          0.181     0.366    u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[10]_0[8]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.045     0.411 r  u_lcd_rgb_char/u_lcd_driver/h_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     0.411    u_lcd_rgb_char/u_lcd_driver/p_0_in__0[10]
    SLICE_X35Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.998    -0.529    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.056    -0.473 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.368    -0.105    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X35Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[10]/C
                         clock pessimism              0.192     0.087    
    SLICE_X35Y14         FDCE (Hold_fdce_C_D)         0.091     0.178    u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.179%)  route 0.185ns (49.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.105ns
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.699    -0.327    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.325     0.044    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X35Y15         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141     0.185 r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[4]/Q
                         net (fo=17, routed)          0.185     0.369    u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[10]_0[4]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.414 r  u_lcd_rgb_char/u_lcd_driver/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.414    u_lcd_rgb_char/u_lcd_driver/p_0_in__0[7]
    SLICE_X35Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.998    -0.529    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.056    -0.473 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.368    -0.105    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X35Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[7]/C
                         clock pessimism              0.192     0.087    
    SLICE_X35Y14         FDCE (Hold_fdce_C_D)         0.092     0.179    u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.258%)  route 0.192ns (50.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.111ns
    Source Clock Delay      (SCD):    0.050ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.699    -0.327    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.331     0.050    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X35Y14         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     0.191 r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[6]/Q
                         net (fo=16, routed)          0.192     0.383    u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[10]_0[6]
    SLICE_X35Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.428 r  u_lcd_rgb_char/u_lcd_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.428    u_lcd_rgb_char/u_lcd_driver/p_0_in__0[9]
    SLICE_X35Y15         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.998    -0.529    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X30Y14         LUT6 (Prop_lut6_I0_O)        0.056    -0.473 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_inst_i_1/O
                         net (fo=24, routed)          0.362    -0.111    u_lcd_rgb_char/u_lcd_driver/CLK
    SLICE_X35Y15         FDCE                                         r  u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[9]/C
                         clock pessimism              0.192     0.081    
    SLICE_X35Y15         FDCE (Hold_fdce_C_D)         0.092     0.173    u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y12     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y12     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y12     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y12     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y15     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y15     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y14     u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y15     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y15     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y14     u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y15     u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y15     u_lcd_rgb_char/u_lcd_driver/h_cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



