--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_EHMC_STEP_TOP.twx CNC2_EHMC_STEP_TOP.ncd -o CNC2_EHMC_STEP_TOP.twr
CNC2_EHMC_STEP_TOP.pcf -ucf CNC2_EHMC_STEP_TOP.ucf

Design file:              CNC2_EHMC_STEP_TOP.ncd
Physical constraint file: CNC2_EHMC_STEP_TOP.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 394802066 paths analyzed, 12855 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.536ns.
--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA (SLICE_X10Y14.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.699ns (Levels of Logic = 5)
  Clock Path Skew:      1.841ns (1.381 - -0.460)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X40Y40.A4      net (fanout=19)       1.775   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X40Y40.A       Tilo                  0.205   cnc2_EHMC_STEP/lio_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X49Y38.B5      net (fanout=12)       0.906   AddressDecoderCS0n
    SLICE_X49Y38.B       Tilo                  0.259   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X40Y46.B4      net (fanout=21)       1.685   cnc2_EHMC_STEP/dda_Select
    SLICE_X40Y46.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X19Y20.B3      net (fanout=9)        3.613   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X19Y20.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X32Y16.A5      net (fanout=7)        1.722   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X32Y16.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_10
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CE      net (fanout=6)        2.078   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.699ns (1.920ns logic, 11.779ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.844ns (Levels of Logic = 3)
  Clock Path Skew:      0.135ns (0.490 - 0.355)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.DQ      Tcko                  0.408   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X40Y46.B3      net (fanout=32)       1.958   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X40Y46.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X19Y20.B3      net (fanout=9)        3.613   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X19Y20.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X32Y16.A5      net (fanout=7)        1.722   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X32Y16.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_10
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CE      net (fanout=6)        2.078   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     10.844ns (1.473ns logic, 9.371ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      9.885ns (Levels of Logic = 3)
  Clock Path Skew:      0.109ns (0.490 - 0.381)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y47.AQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X40Y46.B5      net (fanout=31)       1.016   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X40Y46.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X19Y20.B3      net (fanout=9)        3.613   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X19Y20.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X32Y16.A5      net (fanout=7)        1.722   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X32Y16.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_10
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CE      net (fanout=6)        2.078   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.885ns (1.456ns logic, 8.429ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB (SLICE_X10Y14.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.699ns (Levels of Logic = 5)
  Clock Path Skew:      1.841ns (1.381 - -0.460)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X40Y40.A4      net (fanout=19)       1.775   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X40Y40.A       Tilo                  0.205   cnc2_EHMC_STEP/lio_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X49Y38.B5      net (fanout=12)       0.906   AddressDecoderCS0n
    SLICE_X49Y38.B       Tilo                  0.259   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X40Y46.B4      net (fanout=21)       1.685   cnc2_EHMC_STEP/dda_Select
    SLICE_X40Y46.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X19Y20.B3      net (fanout=9)        3.613   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X19Y20.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X32Y16.A5      net (fanout=7)        1.722   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X32Y16.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_10
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CE      net (fanout=6)        2.078   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.699ns (1.920ns logic, 11.779ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.844ns (Levels of Logic = 3)
  Clock Path Skew:      0.135ns (0.490 - 0.355)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.DQ      Tcko                  0.408   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X40Y46.B3      net (fanout=32)       1.958   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X40Y46.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X19Y20.B3      net (fanout=9)        3.613   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X19Y20.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X32Y16.A5      net (fanout=7)        1.722   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X32Y16.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_10
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CE      net (fanout=6)        2.078   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.844ns (1.473ns logic, 9.371ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      9.885ns (Levels of Logic = 3)
  Clock Path Skew:      0.109ns (0.490 - 0.381)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y47.AQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X40Y46.B5      net (fanout=31)       1.016   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X40Y46.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X19Y20.B3      net (fanout=9)        3.613   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X19Y20.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X32Y16.A5      net (fanout=7)        1.722   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X32Y16.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_10
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CE      net (fanout=6)        2.078   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      9.885ns (1.456ns logic, 8.429ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (SLICE_X10Y14.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.699ns (Levels of Logic = 5)
  Clock Path Skew:      1.841ns (1.381 - -0.460)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X40Y40.A4      net (fanout=19)       1.775   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X40Y40.A       Tilo                  0.205   cnc2_EHMC_STEP/lio_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X49Y38.B5      net (fanout=12)       0.906   AddressDecoderCS0n
    SLICE_X49Y38.B       Tilo                  0.259   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X40Y46.B4      net (fanout=21)       1.685   cnc2_EHMC_STEP/dda_Select
    SLICE_X40Y46.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X19Y20.B3      net (fanout=9)        3.613   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X19Y20.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X32Y16.A5      net (fanout=7)        1.722   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X32Y16.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_10
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CE      net (fanout=6)        2.078   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.699ns (1.920ns logic, 11.779ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.844ns (Levels of Logic = 3)
  Clock Path Skew:      0.135ns (0.490 - 0.355)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.DQ      Tcko                  0.408   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X40Y46.B3      net (fanout=32)       1.958   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X40Y46.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X19Y20.B3      net (fanout=9)        3.613   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X19Y20.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X32Y16.A5      net (fanout=7)        1.722   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X32Y16.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_10
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CE      net (fanout=6)        2.078   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     10.844ns (1.473ns logic, 9.371ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      9.885ns (Levels of Logic = 3)
  Clock Path Skew:      0.109ns (0.490 - 0.381)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y47.AQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X40Y46.B5      net (fanout=31)       1.016   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X40Y46.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X19Y20.B3      net (fanout=9)        3.613   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X19Y20.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X32Y16.A5      net (fanout=7)        1.722   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X32Y16.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_10
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CE      net (fanout=6)        2.078   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl5
    SLICE_X10Y14.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      9.885ns (1.456ns logic, 8.429ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (SLICE_X28Y38.DX), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_lastWR (FF)
  Destination:          cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.756ns (Levels of Logic = 1)
  Clock Path Skew:      1.332ns (1.071 - -0.261)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_lastWR to cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y32.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_lastWR
                                                       LocalBusBridgeAleDec_inst/m_lastWR
    SLICE_X29Y34.A2      net (fanout=1)        0.829   LocalBusBridgeAleDec_inst/m_lastWR
    SLICE_X29Y34.AMUX    Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_14_o1
    SLICE_X28Y38.DX      net (fanout=1)        0.478   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_14_o
    SLICE_X28Y38.CLK     Tckdi       (-Th)    -0.048   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (0.449ns logic, 1.307ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.460ns (Levels of Logic = 1)
  Clock Path Skew:      1.325ns (1.071 - -0.254)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X29Y34.A4      net (fanout=3)        1.497   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X29Y34.AMUX    Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_14_o1
    SLICE_X28Y38.DX      net (fanout=1)        0.478   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_14_o
    SLICE_X28Y38.CLK     Tckdi       (-Th)    -0.048   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (0.485ns logic, 1.975ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.818ns (Levels of Logic = 2)
  Clock Path Skew:      1.255ns (1.071 - -0.184)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X40Y40.A4      net (fanout=19)       1.098   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X40Y40.A       Tilo                  0.142   cnc2_EHMC_STEP/lio_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X29Y34.A3      net (fanout=12)       1.651   AddressDecoderCS0n
    SLICE_X29Y34.AMUX    Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_14_o1
    SLICE_X28Y38.DX      net (fanout=1)        0.478   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_14_o
    SLICE_X28Y38.CLK     Tckdi       (-Th)    -0.048   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (0.591ns logic, 3.227ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_9 (SLICE_X33Y34.BX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 (FF)
  Destination:          cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.734ns (Levels of Logic = 1)
  Clock Path Skew:      1.299ns (1.078 - -0.221)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 to cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<10>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9
    SLICE_X36Y32.A2      net (fanout=1)        0.875   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
    SLICE_X36Y32.A       Tilo                  0.142   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       LbAle_Data<9>LogicTrst1
    SLICE_X33Y34.BX      net (fanout=65)       0.460   LbAle_Data<9>
    SLICE_X33Y34.CLK     Tckdi       (-Th)    -0.059   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<9>
                                                       cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_9
    -------------------------------------------------  ---------------------------
    Total                                      1.734ns (0.399ns logic, 1.335ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.394ns (Levels of Logic = 2)
  Clock Path Skew:      1.262ns (1.078 - -0.184)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y32.C6      net (fanout=19)       1.225   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y32.C       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_lastWR
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X36Y32.A6      net (fanout=16)       0.154   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X36Y32.A       Tilo                  0.142   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       LbAle_Data<9>LogicTrst1
    SLICE_X33Y34.BX      net (fanout=65)       0.460   LbAle_Data<9>
    SLICE_X33Y34.CLK     Tckdi       (-Th)    -0.059   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<9>
                                                       cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_9
    -------------------------------------------------  ---------------------------
    Total                                      2.394ns (0.555ns logic, 1.839ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.585ns (Levels of Logic = 2)
  Clock Path Skew:      1.332ns (1.078 - -0.254)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y32.C4      net (fanout=3)        1.380   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y32.C       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_lastWR
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X36Y32.A6      net (fanout=16)       0.154   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X36Y32.A       Tilo                  0.142   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       LbAle_Data<9>LogicTrst1
    SLICE_X33Y34.BX      net (fanout=65)       0.460   LbAle_Data<9>
    SLICE_X33Y34.CLK     Tckdi       (-Th)    -0.059   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<9>
                                                       cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_9
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (0.591ns logic, 1.994ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMA (SLICE_X38Y40.AX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.784ns (Levels of Logic = 1)
  Clock Path Skew:      1.318ns (1.097 - -0.221)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<10>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9
    SLICE_X36Y32.A2      net (fanout=1)        0.875   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
    SLICE_X36Y32.A       Tilo                  0.142   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       LbAle_Data<9>LogicTrst1
    SLICE_X38Y40.AX      net (fanout=65)       0.689   LbAle_Data<9>
    SLICE_X38Y40.CLK     Tdh         (-Th)     0.120   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.220ns logic, 1.564ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.444ns (Levels of Logic = 2)
  Clock Path Skew:      1.281ns (1.097 - -0.184)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y32.C6      net (fanout=19)       1.225   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y32.C       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_lastWR
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X36Y32.A6      net (fanout=16)       0.154   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X36Y32.A       Tilo                  0.142   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       LbAle_Data<9>LogicTrst1
    SLICE_X38Y40.AX      net (fanout=65)       0.689   LbAle_Data<9>
    SLICE_X38Y40.CLK     Tdh         (-Th)     0.120   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (0.376ns logic, 2.068ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.635ns (Levels of Logic = 2)
  Clock Path Skew:      1.351ns (1.097 - -0.254)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y32.C4      net (fanout=3)        1.380   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X37Y32.C       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_lastWR
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X36Y32.A6      net (fanout=16)       0.154   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X36Y32.A       Tilo                  0.142   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       LbAle_Data<9>LogicTrst1
    SLICE_X38Y40.AX      net (fanout=65)       0.689   LbAle_Data<9>
    SLICE_X38Y40.CLK     Tdh         (-Th)     0.120   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.412ns logic, 2.223ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 575160 paths analyzed, 13614 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.044ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27 (SLICE_X33Y43.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.285ns (Levels of Logic = 1)
  Clock Path Skew:      -2.349ns (-0.332 - 2.017)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X9Y36.D3       net (fanout=730)      5.550   startup_reset
    SLICE_X9Y36.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X33Y43.SR      net (fanout=125)      2.716   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X33Y43.CLK     Trck                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27
    -------------------------------------------------  ---------------------------
    Total                                      9.285ns (1.019ns logic, 8.266ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.453ns (Levels of Logic = 2)
  Clock Path Skew:      -0.222ns (0.345 - 0.567)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.AQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_0
    SLICE_X9Y36.A2       net (fanout=63)       2.103   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<0>
    SLICE_X9Y36.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X9Y36.D5       net (fanout=13)       0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X9Y36.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X33Y43.SR      net (fanout=125)      2.716   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X33Y43.CLK     Trck                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27
    -------------------------------------------------  ---------------------------
    Total                                      6.453ns (1.239ns logic, 5.214ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.810ns (Levels of Logic = 2)
  Clock Path Skew:      -0.222ns (0.345 - 0.567)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_1
    SLICE_X9Y36.A4       net (fanout=63)       1.460   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<1>
    SLICE_X9Y36.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X9Y36.D5       net (fanout=13)       0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X9Y36.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X33Y43.SR      net (fanout=125)      2.716   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X33Y43.CLK     Trck                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27
    -------------------------------------------------  ---------------------------
    Total                                      5.810ns (1.239ns logic, 4.571ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26 (SLICE_X33Y43.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.261ns (Levels of Logic = 1)
  Clock Path Skew:      -2.349ns (-0.332 - 2.017)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X9Y36.D3       net (fanout=730)      5.550   startup_reset
    SLICE_X9Y36.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X33Y43.SR      net (fanout=125)      2.716   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X33Y43.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26
    -------------------------------------------------  ---------------------------
    Total                                      9.261ns (0.995ns logic, 8.266ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.429ns (Levels of Logic = 2)
  Clock Path Skew:      -0.222ns (0.345 - 0.567)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.AQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_0
    SLICE_X9Y36.A2       net (fanout=63)       2.103   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<0>
    SLICE_X9Y36.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X9Y36.D5       net (fanout=13)       0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X9Y36.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X33Y43.SR      net (fanout=125)      2.716   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X33Y43.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26
    -------------------------------------------------  ---------------------------
    Total                                      6.429ns (1.215ns logic, 5.214ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.222ns (0.345 - 0.567)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_1
    SLICE_X9Y36.A4       net (fanout=63)       1.460   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<1>
    SLICE_X9Y36.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X9Y36.D5       net (fanout=13)       0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X9Y36.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X33Y43.SR      net (fanout=125)      2.716   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X33Y43.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26
    -------------------------------------------------  ---------------------------
    Total                                      5.786ns (1.215ns logic, 4.571ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_30 (SLICE_X31Y44.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.241ns (Levels of Logic = 1)
  Clock Path Skew:      -2.355ns (-0.338 - 2.017)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X9Y36.D3       net (fanout=730)      5.550   startup_reset
    SLICE_X9Y36.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X31Y44.SR      net (fanout=125)      2.696   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X31Y44.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<30>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_30
    -------------------------------------------------  ---------------------------
    Total                                      9.241ns (0.995ns logic, 8.246ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.409ns (Levels of Logic = 2)
  Clock Path Skew:      -0.228ns (0.339 - 0.567)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.AQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_0
    SLICE_X9Y36.A2       net (fanout=63)       2.103   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<0>
    SLICE_X9Y36.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X9Y36.D5       net (fanout=13)       0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X9Y36.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X31Y44.SR      net (fanout=125)      2.696   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X31Y44.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<30>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_30
    -------------------------------------------------  ---------------------------
    Total                                      6.409ns (1.215ns logic, 5.194ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.766ns (Levels of Logic = 2)
  Clock Path Skew:      -0.228ns (0.339 - 0.567)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count_1
    SLICE_X9Y36.A4       net (fanout=63)       1.460   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2Count<1>
    SLICE_X9Y36.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X9Y36.D5       net (fanout=13)       0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X9Y36.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X31Y44.SR      net (fanout=125)      2.696   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X31Y44.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<30>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_30
    -------------------------------------------------  ---------------------------
    Total                                      5.766ns (1.215ns logic, 4.551ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y16.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.285 - 0.268)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_1
    RAMB16_X0Y16.ADDRB6  net (fanout=2)        0.262   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<1>
    RAMB16_X0Y16.CLKB    Trckc_ADDRB (-Th)     0.066   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.132ns logic, 0.262ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X4Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X4Y53.DX       net (fanout=3)        0.137   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X4Y53.CLK      Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (SLICE_X8Y26.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6
    SLICE_X8Y26.DX       net (fanout=3)        0.141   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<6>
    SLICE_X8Y26.CLK      Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.248ns logic, 0.141ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.509ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X10Y25.A1      net (fanout=730)      5.086   startup_reset
    SLICE_X10Y25.A       Tilo                  0.203   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N251
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X9Y25.SR       net (fanout=2)        0.493   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X9Y25.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.509ns (0.930ns logic, 5.579ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X10Y25.A2      net (fanout=2)        0.866   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X10Y25.A       Tilo                  0.203   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N251
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X9Y25.SR       net (fanout=2)        0.493   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X9Y25.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.874ns logic, 1.359ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.186ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.314ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X10Y25.A1      net (fanout=730)      5.086   startup_reset
    SLICE_X10Y25.AMUX    Tilo                  0.261   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N251
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X9Y25.CLK      net (fanout=2)        0.520   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      6.314ns (0.708ns logic, 5.606ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.462ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.038ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X10Y25.A2      net (fanout=2)        0.866   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X10Y25.AMUX    Tilo                  0.261   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N251
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X9Y25.CLK      net (fanout=2)        0.520   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.652ns logic, 1.386ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.284ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X10Y25.A2      net (fanout=2)        0.506   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X10Y25.A       Tilo                  0.156   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N251
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X9Y25.SR       net (fanout=2)        0.269   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X9Y25.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.284ns (0.509ns logic, 0.775ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.051ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X10Y25.A1      net (fanout=730)      3.237   startup_reset
    SLICE_X10Y25.A       Tilo                  0.156   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N251
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X9Y25.SR       net (fanout=2)        0.269   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X9Y25.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (0.545ns logic, 3.506ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.173ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.173ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X10Y25.A2      net (fanout=2)        0.506   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X10Y25.AMUX    Tilo                  0.191   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N251
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X9Y25.CLK      net (fanout=2)        0.278   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.389ns logic, 0.784ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.940ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.940ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X10Y25.A1      net (fanout=730)      3.237   startup_reset
    SLICE_X10Y25.AMUX    Tilo                  0.191   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N251
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X9Y25.CLK      net (fanout=2)        0.278   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      3.940ns (0.425ns logic, 3.515ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.061ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.061ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X11Y23.B5      net (fanout=730)      4.596   startup_reset
    SLICE_X11Y23.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X10Y24.SR      net (fanout=2)        0.544   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X10Y24.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.061ns (0.921ns logic, 5.140ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.258ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.BMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y23.B4      net (fanout=2)        0.779   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y23.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X10Y24.SR      net (fanout=2)        0.544   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X10Y24.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (0.935ns logic, 1.323ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.482ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.018ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X11Y23.B5      net (fanout=730)      4.596   startup_reset
    SLICE_X11Y23.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X10Y24.CLK     net (fanout=2)        0.662   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (0.760ns logic, 5.258ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.285ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.215ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.BMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y23.B4      net (fanout=2)        0.779   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y23.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X10Y24.CLK     net (fanout=2)        0.662   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      2.215ns (0.774ns logic, 1.441ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.147ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.BMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y23.B4      net (fanout=2)        0.381   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y23.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X10Y24.SR      net (fanout=2)        0.281   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X10Y24.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.485ns logic, 0.662ns route)
                                                       (42.3% logic, 57.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.664ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X11Y23.B5      net (fanout=730)      2.908   startup_reset
    SLICE_X11Y23.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X10Y24.SR      net (fanout=2)        0.281   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X10Y24.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (0.475ns logic, 3.189ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.245ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.245ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.BMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y23.B4      net (fanout=2)        0.381   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y23.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X10Y24.CLK     net (fanout=2)        0.417   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.447ns logic, 0.798ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X10Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.762ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.762ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X11Y23.B5      net (fanout=730)      2.908   startup_reset
    SLICE_X11Y23.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X10Y24.CLK     net (fanout=2)        0.417   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (0.437ns logic, 3.325ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.440ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X8Y43.A4       net (fanout=730)      5.939   startup_reset
    SLICE_X8Y43.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_ErrorCode_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X12Y42.SR      net (fanout=2)        0.656   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X12Y42.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.440ns (0.845ns logic, 6.595ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y43.A1       net (fanout=2)        1.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y43.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_ErrorCode_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X12Y42.SR      net (fanout=2)        0.656   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X12Y42.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (0.789ns logic, 1.763ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.302ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.198ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X8Y43.A4       net (fanout=730)      5.939   startup_reset
    SLICE_X8Y43.AMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_ErrorCode_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X12Y42.CLK     net (fanout=2)        0.561   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      7.198ns (0.698ns logic, 6.500ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.190ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.310ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y43.A1       net (fanout=2)        1.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y43.AMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_ErrorCode_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X12Y42.CLK     net (fanout=2)        0.561   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (0.642ns logic, 1.668ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.398ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y43.A1       net (fanout=2)        0.649   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y43.A        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_ErrorCode_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X12Y42.SR      net (fanout=2)        0.326   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X12Y42.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.423ns logic, 0.975ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X8Y43.A4       net (fanout=730)      3.732   startup_reset
    SLICE_X8Y43.A        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_ErrorCode_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X12Y42.SR      net (fanout=2)        0.326   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X12Y42.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (0.459ns logic, 4.058ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.299ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.299ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y43.A1       net (fanout=2)        0.649   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y43.AMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_ErrorCode_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X12Y42.CLK     net (fanout=2)        0.269   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.381ns logic, 0.918ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.418ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.418ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X8Y43.A4       net (fanout=730)      3.732   startup_reset
    SLICE_X8Y43.AMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_ErrorCode_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X12Y42.CLK     net (fanout=2)        0.269   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (0.417ns logic, 4.001ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.421ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X9Y42.B3       net (fanout=730)      5.964   startup_reset
    SLICE_X9Y42.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X11Y41.SR      net (fanout=2)        0.471   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X11Y41.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.421ns (0.986ns logic, 6.435ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.310ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.BMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X9Y42.B2       net (fanout=2)        0.839   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X9Y42.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X11Y41.SR      net (fanout=2)        0.471   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X11Y41.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (1.000ns logic, 1.310ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.304ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.196ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X9Y42.B3       net (fanout=730)      5.964   startup_reset
    SLICE_X9Y42.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X11Y41.CLK     net (fanout=2)        0.472   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      7.196ns (0.760ns logic, 6.436ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.415ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.085ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.BMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X9Y42.B2       net (fanout=2)        0.839   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X9Y42.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X11Y41.CLK     net (fanout=2)        0.472   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (0.774ns logic, 1.311ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.265ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.BMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X9Y42.B2       net (fanout=2)        0.490   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X9Y42.B        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X11Y41.SR      net (fanout=2)        0.220   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X11Y41.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.555ns logic, 0.710ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X9Y42.B3       net (fanout=730)      3.766   startup_reset
    SLICE_X9Y42.B        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X11Y41.SR      net (fanout=2)        0.220   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X11Y41.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (0.545ns logic, 3.986ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.160ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.160ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.BMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X9Y42.B2       net (fanout=2)        0.490   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X9Y42.BMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X11Y41.CLK     net (fanout=2)        0.223   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (0.447ns logic, 0.713ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.426ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      4.426ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y18.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X9Y42.B3       net (fanout=730)      3.766   startup_reset
    SLICE_X9Y42.BMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X11Y41.CLK     net (fanout=2)        0.223   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (0.437ns logic, 3.989ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 26 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.548ns.
--------------------------------------------------------------------------------

Paths for end point G1.Channel[15].ResetFilter/m_stack_0 (SLICE_X23Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.452ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<15> (PAD)
  Destination:          G1.Channel[15].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.922ns (Levels of Logic = 1)
  Clock Path Delay:     2.399ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<15> to G1.Channel[15].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 1.310   LIO_DI<15>
                                                       LIO_DI<15>
                                                       LIO_DI_15_IBUF
                                                       ProtoComp721.IMUX.28
    SLICE_X23Y62.AX      net (fanout=1)        5.549   LIO_DI_15_IBUF
    SLICE_X23Y62.CLK     Tdick                 0.063   G1.Channel[15].ResetFilter/m_stack<2>
                                                       G1.Channel[15].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      6.922ns (1.373ns logic, 5.549ns route)
                                                       (19.8% logic, 80.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[15].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X23Y62.CLK     net (fanout=558)      0.820   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (1.323ns logic, 1.076ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[10].ResetFilter/m_stack_0 (SLICE_X22Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.633ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<10> (PAD)
  Destination:          G1.Channel[10].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.736ns (Levels of Logic = 1)
  Clock Path Delay:     2.394ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<10> to G1.Channel[10].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B6.I                 Tiopi                 1.310   LIO_DI<10>
                                                       LIO_DI<10>
                                                       LIO_DI_10_IBUF
                                                       ProtoComp721.IMUX.23
    SLICE_X22Y59.AX      net (fanout=1)        5.340   LIO_DI_10_IBUF
    SLICE_X22Y59.CLK     Tdick                 0.086   G1.Channel[10].ResetFilter/m_stack<2>
                                                       G1.Channel[10].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      6.736ns (1.396ns logic, 5.340ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[10].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X22Y59.CLK     net (fanout=558)      0.815   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.394ns (1.323ns logic, 1.071ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[11].ResetFilter/m_stack_0 (SLICE_X25Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.636ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<11> (PAD)
  Destination:          G1.Channel[11].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.725ns (Levels of Logic = 1)
  Clock Path Delay:     2.386ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<11> to G1.Channel[11].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C6.I                 Tiopi                 1.310   LIO_DI<11>
                                                       LIO_DI<11>
                                                       LIO_DI_11_IBUF
                                                       ProtoComp721.IMUX.24
    SLICE_X25Y61.AX      net (fanout=1)        5.352   LIO_DI_11_IBUF
    SLICE_X25Y61.CLK     Tdick                 0.063   G1.Channel[11].ResetFilter/m_stack<2>
                                                       G1.Channel[11].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      6.725ns (1.373ns logic, 5.352ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[11].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y61.CLK     net (fanout=558)      0.807   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (1.323ns logic, 1.063ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point G1.Channel[2].ResetFilter/m_stack_0 (SLICE_X29Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<2> (PAD)
  Destination:          G1.Channel[2].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 1)
  Clock Path Delay:     3.232ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<2> to G1.Channel[2].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A9.I                 Tiopi                 1.126   LIO_DI<2>
                                                       LIO_DI<2>
                                                       LIO_DI_2_IBUF
                                                       ProtoComp721.IMUX.31
    SLICE_X29Y61.AX      net (fanout=1)        2.263   LIO_DI_2_IBUF
    SLICE_X29Y61.CLK     Tckdi       (-Th)    -0.048   G1.Channel[2].ResetFilter/m_stack<2>
                                                       G1.Channel[2].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.174ns logic, 2.263ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[2].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X29Y61.CLK     net (fanout=558)      1.064   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (1.519ns logic, 1.713ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_0 (SLICE_X21Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_alarm<3> (PAD)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.512ns (Levels of Logic = 1)
  Clock Path Delay:     3.279ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_alarm<3> to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.126   svo_alarm<3>
                                                       svo_alarm<3>
                                                       svo_alarm_3_IBUF
                                                       ProtoComp721.IMUX.6
    SLICE_X21Y12.AX      net (fanout=1)        2.338   svo_alarm_3_IBUF
    SLICE_X21Y12.CLK     Tckdi       (-Th)    -0.048   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack<3>
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.512ns (1.174ns logic, 2.338ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X21Y12.CLK     net (fanout=558)      1.111   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.519ns logic, 1.760ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[6].ResetFilter/m_stack_0 (SLICE_X32Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<6> (PAD)
  Destination:          G1.Channel[6].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.478ns (Levels of Logic = 1)
  Clock Path Delay:     3.230ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<6> to G1.Channel[6].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C8.I                 Tiopi                 1.126   LIO_DI<6>
                                                       LIO_DI<6>
                                                       LIO_DI_6_IBUF
                                                       ProtoComp721.IMUX.35
    SLICE_X32Y63.AX      net (fanout=1)        2.245   LIO_DI_6_IBUF
    SLICE_X32Y63.CLK     Tckdi       (-Th)    -0.107   G1.Channel[6].ResetFilter/m_stack<2>
                                                       G1.Channel[6].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (1.233ns logic, 2.245ns route)
                                                       (35.5% logic, 64.5% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[6].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y63.CLK     net (fanout=558)      1.062   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (1.519ns logic, 1.711ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 53 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.090ns.
--------------------------------------------------------------------------------

Paths for end point led_1 (A13.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.910ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/m_Led_timer_8 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.799ns (Levels of Logic = 3)
  Clock Path Delay:     3.266ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/m_Led_timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y54.CLK     net (fanout=558)      1.098   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.519ns logic, 1.747ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/m_Led_timer_8 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.AQ      Tcko                  0.391   cnc2_EHMC_STEP/m_Led_timer<14>
                                                       cnc2_EHMC_STEP/m_Led_timer_8
    SLICE_X45Y54.A2      net (fanout=2)        0.736   cnc2_EHMC_STEP/m_Led_timer<8>
    SLICE_X45Y54.A       Tilo                  0.259   cnc2_EHMC_STEP/n0027<22>1
                                                       cnc2_EHMC_STEP/n0027<22>2
    SLICE_X44Y57.D2      net (fanout=2)        0.823   cnc2_EHMC_STEP/n0027<22>1
    SLICE_X44Y57.DMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_Led_timer<22>
                                                       cnc2_EHMC_STEP/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.958   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.799ns (3.282ns logic, 4.517ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.913ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/m_Led_timer_1 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.793ns (Levels of Logic = 3)
  Clock Path Delay:     3.269ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/m_Led_timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y53.CLK     net (fanout=558)      1.101   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (1.519ns logic, 1.750ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/m_Led_timer_1 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y53.AMUX    Tshcko                0.461   cnc2_EHMC_STEP/m_Led_timer<6>
                                                       cnc2_EHMC_STEP/m_Led_timer_1
    SLICE_X43Y52.A2      net (fanout=2)        0.770   cnc2_EHMC_STEP/m_Led_timer<1>
    SLICE_X43Y52.A       Tilo                  0.259   cnc2_EHMC_STEP/n0027<22>
                                                       cnc2_EHMC_STEP/n0027<22>1
    SLICE_X44Y57.D3      net (fanout=2)        0.713   cnc2_EHMC_STEP/n0027<22>
    SLICE_X44Y57.DMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_Led_timer<22>
                                                       cnc2_EHMC_STEP/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.958   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.793ns (3.352ns logic, 4.441ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.917ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/m_Led_timer_7 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.789ns (Levels of Logic = 3)
  Clock Path Delay:     3.269ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/m_Led_timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y53.CLK     net (fanout=558)      1.101   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (1.519ns logic, 1.750ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/m_Led_timer_7 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y53.DMUX    Tshcko                0.461   cnc2_EHMC_STEP/m_Led_timer<6>
                                                       cnc2_EHMC_STEP/m_Led_timer_7
    SLICE_X45Y54.A1      net (fanout=2)        0.656   cnc2_EHMC_STEP/m_Led_timer<7>
    SLICE_X45Y54.A       Tilo                  0.259   cnc2_EHMC_STEP/n0027<22>1
                                                       cnc2_EHMC_STEP/n0027<22>2
    SLICE_X44Y57.D2      net (fanout=2)        0.823   cnc2_EHMC_STEP/n0027<22>1
    SLICE_X44Y57.DMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_Led_timer<22>
                                                       cnc2_EHMC_STEP/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.958   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.789ns (3.352ns logic, 4.437ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point LIO_DO<0> (N1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.495ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 (FF)
  Destination:          LIO_DO<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.199ns (Levels of Logic = 2)
  Clock Path Delay:     3.281ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X21Y32.CLK     net (fanout=558)      1.113   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (1.519ns logic, 1.762ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 to LIO_DO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CMUX    Tshcko                0.461   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X0Y24.B4       net (fanout=5)        2.193   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X0Y24.B        Tilo                  0.205   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv1_INV_0
    N1.T                 net (fanout=4)        1.959   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
    N1.PAD               Tiotp                 2.381   LIO_DO<0>
                                                       LIO_DO_0_OBUFT
                                                       LIO_DO<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.199ns (3.047ns logic, 4.152ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.355ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0 (FF)
  Destination:          LIO_DO<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.214ns (Levels of Logic = 1)
  Clock Path Delay:     3.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X6Y28.CLK      net (fanout=558)      1.238   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.406ns (1.519ns logic, 1.887ns route)
                                                       (44.6% logic, 55.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0 to LIO_DO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.447   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<3>
                                                       cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0
    N1.O                 net (fanout=2)        2.386   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<0>
    N1.PAD               Tioop                 2.381   LIO_DO<0>
                                                       LIO_DO_0_OBUFT
                                                       LIO_DO<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.214ns (2.828ns logic, 2.386ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point LIO_DO<3> (K1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.685ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 (FF)
  Destination:          LIO_DO<3> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.009ns (Levels of Logic = 2)
  Clock Path Delay:     3.281ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X21Y32.CLK     net (fanout=558)      1.113   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (1.519ns logic, 1.762ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 to LIO_DO<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CMUX    Tshcko                0.461   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X0Y24.B4       net (fanout=5)        2.193   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X0Y24.B        Tilo                  0.205   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv1_INV_0
    K1.T                 net (fanout=4)        1.769   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
    K1.PAD               Tiotp                 2.381   LIO_DO<3>
                                                       LIO_DO_3_OBUFT
                                                       LIO_DO<3>
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (3.047ns logic, 3.962ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.660ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_3 (FF)
  Destination:          LIO_DO<3> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.909ns (Levels of Logic = 1)
  Clock Path Delay:     3.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X6Y28.CLK      net (fanout=558)      1.238   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.406ns (1.519ns logic, 1.887ns route)
                                                       (44.6% logic, 55.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_3 to LIO_DO<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.DQ       Tcko                  0.447   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<3>
                                                       cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_3
    K1.O                 net (fanout=2)        2.081   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<3>
    K1.PAD               Tioop                 2.381   LIO_DO<3>
                                                       LIO_DO_3_OBUFT
                                                       LIO_DO<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.909ns (2.828ns logic, 2.081ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (B1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.096ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.797ns (Levels of Logic = 1)
  Clock Path Delay:     0.699ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X2Y47.CLK      net (fanout=760)      0.709   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (-1.768ns logic, 2.467ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.AQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.O                 net (fanout=1)        1.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (1.630ns logic, 1.167ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.461ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.173ns (Levels of Logic = 1)
  Clock Path Delay:     0.688ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X1Y30.CLK      net (fanout=760)      0.698   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (-1.768ns logic, 2.456ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.579   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.173ns (1.594ns logic, 1.579ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (C1.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.043ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 2)
  Clock Path Delay:     0.628ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X8Y48.CLK      net (fanout=760)      0.638   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (-1.768ns logic, 2.396ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X5Y51.A5       net (fanout=124)      0.826   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X5Y51.A        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/RXData[7]_m_BytesInNumber[7]_equal_33_o8
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.237   SRI_RTS_0_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (1.752ns logic, 2.063ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.975ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 2)
  Clock Path Delay:     0.652ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X8Y46.CLK      net (fanout=760)      0.662   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (-1.768ns logic, 2.420ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X5Y51.A2       net (fanout=97)       0.734   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X5Y51.A        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/RXData[7]_m_BytesInNumber[7]_equal_33_o8
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.237   SRI_RTS_0_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.752ns logic, 1.971ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.848ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.620ns (Levels of Logic = 2)
  Clock Path Delay:     0.628ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp721.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X8Y48.CLK      net (fanout=760)      0.638   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (-1.768ns logic, 2.396ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X5Y51.A4       net (fanout=103)      0.631   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X5Y51.A        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/RXData[7]_m_BytesInNumber[7]_equal_33_o8
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.237   SRI_RTS_0_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.620ns (1.752ns logic, 1.868ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.536ns|     24.088ns|            0|            0|    394802066|       575176|
| TS_CLK_80MHz                  |     12.500ns|     12.044ns|      7.440ns|            0|            0|       575160|           16|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.509ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.061ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      7.440ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      7.421ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
LIO_DI<0>   |    1.957(R)|      SLOW  |   -0.669(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<1>   |    1.634(R)|      SLOW  |   -0.349(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<2>   |    1.431(R)|      SLOW  |   -0.180(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<3>   |    1.932(R)|      SLOW  |   -0.642(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<4>   |    1.807(R)|      SLOW  |   -0.531(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<5>   |    2.077(R)|      SLOW  |   -0.702(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<6>   |    1.487(R)|      SLOW  |   -0.223(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<7>   |    4.303(R)|      SLOW  |   -2.030(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<8>   |    4.017(R)|      SLOW  |   -1.925(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<9>   |    4.081(R)|      SLOW  |   -1.987(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<10>  |    4.367(R)|      SLOW  |   -2.109(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<11>  |    4.364(R)|      SLOW  |   -2.146(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<12>  |    1.927(R)|      SLOW  |   -0.558(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<13>  |    2.173(R)|      SLOW  |   -0.708(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<14>  |    4.151(R)|      SLOW  |   -2.074(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<15>  |    4.548(R)|      SLOW  |   -2.271(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RX<0>   |    2.730(R)|      SLOW  |   -0.375(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    3.671(R)|      SLOW  |   -1.034(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_cs_n     |    4.303(R)|      SLOW  |   -1.438(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    3.516(R)|      SLOW  |   -0.938(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.144(R)|      SLOW  |   -1.362(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>|    1.715(R)|      SLOW  |   -0.451(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>|    2.274(R)|      SLOW  |   -0.935(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>|    2.267(R)|      SLOW  |   -0.799(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>|    1.458(R)|      SLOW  |   -0.208(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<4>|    1.767(R)|      SLOW  |   -0.501(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LIO_DO<0>   |        10.505(R)|      SLOW  |         4.786(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<1>   |        10.184(R)|      SLOW  |         4.741(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<2>   |         9.968(R)|      SLOW  |         4.621(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<3>   |        10.315(R)|      SLOW  |         4.583(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RTS<0>  |         8.197(R)|      SLOW  |         3.848(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         8.285(R)|      SLOW  |         4.240(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.038(R)|      SLOW  |         3.096(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         6.637(R)|      SLOW  |         3.461(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.497(R)|      SLOW  |         5.322(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.090(R)|      SLOW  |         5.363(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         9.311(R)|      SLOW  |         5.200(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         9.270(R)|      SLOW  |         5.155(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         8.669(R)|      SLOW  |         4.759(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         8.720(R)|      SLOW  |         4.816(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<4>  |         9.120(R)|      SLOW  |         5.071(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |         9.313(R)|      SLOW  |         5.210(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         9.254(R)|      SLOW  |         5.138(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         8.274(R)|      SLOW  |         4.505(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         8.649(R)|      SLOW  |         4.727(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<4>   |         9.324(R)|      SLOW  |         5.213(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   17.857|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 4.368; Ideal Clock Offset To Actual Clock -10.136; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
LIO_DI<0>         |    1.957(R)|      SLOW  |   -0.669(R)|      FAST  |   23.043|    0.669|       11.187|
LIO_DI<1>         |    1.634(R)|      SLOW  |   -0.349(R)|      SLOW  |   23.366|    0.349|       11.509|
LIO_DI<2>         |    1.431(R)|      SLOW  |   -0.180(R)|      SLOW  |   23.569|    0.180|       11.695|
LIO_DI<3>         |    1.932(R)|      SLOW  |   -0.642(R)|      SLOW  |   23.068|    0.642|       11.213|
LIO_DI<4>         |    1.807(R)|      SLOW  |   -0.531(R)|      SLOW  |   23.193|    0.531|       11.331|
LIO_DI<5>         |    2.077(R)|      SLOW  |   -0.702(R)|      FAST  |   22.923|    0.702|       11.110|
LIO_DI<6>         |    1.487(R)|      SLOW  |   -0.223(R)|      SLOW  |   23.513|    0.223|       11.645|
LIO_DI<7>         |    4.303(R)|      SLOW  |   -2.030(R)|      FAST  |   20.697|    2.030|        9.333|
LIO_DI<8>         |    4.017(R)|      SLOW  |   -1.925(R)|      FAST  |   20.983|    1.925|        9.529|
LIO_DI<9>         |    4.081(R)|      SLOW  |   -1.987(R)|      FAST  |   20.919|    1.987|        9.466|
LIO_DI<10>        |    4.367(R)|      SLOW  |   -2.109(R)|      FAST  |   20.633|    2.109|        9.262|
LIO_DI<11>        |    4.364(R)|      SLOW  |   -2.146(R)|      FAST  |   20.636|    2.146|        9.245|
LIO_DI<12>        |    1.927(R)|      SLOW  |   -0.558(R)|      FAST  |   23.073|    0.558|       11.258|
LIO_DI<13>        |    2.173(R)|      SLOW  |   -0.708(R)|      FAST  |   22.827|    0.708|       11.060|
LIO_DI<14>        |    4.151(R)|      SLOW  |   -2.074(R)|      FAST  |   20.849|    2.074|        9.388|
LIO_DI<15>        |    4.548(R)|      SLOW  |   -2.271(R)|      FAST  |   20.452|    2.271|        9.091|
SRI_RX<0>         |    2.730(R)|      SLOW  |   -0.375(R)|      FAST  |   22.270|    0.375|       10.948|
SRI_RX<1>         |    3.671(R)|      SLOW  |   -1.034(R)|      FAST  |   21.329|    1.034|       10.148|
lb_cs_n           |    4.303(R)|      SLOW  |   -1.438(R)|      FAST  |   20.697|    1.438|        9.630|
lb_rd_n           |    3.516(R)|      SLOW  |   -0.938(R)|      FAST  |   21.484|    0.938|       10.273|
lb_wr_n           |    4.144(R)|      SLOW  |   -1.362(R)|      FAST  |   20.856|    1.362|        9.747|
svo_alarm<0>      |    1.715(R)|      SLOW  |   -0.451(R)|      SLOW  |   23.285|    0.451|       11.417|
svo_alarm<1>      |    2.274(R)|      SLOW  |   -0.935(R)|      FAST  |   22.726|    0.935|       10.896|
svo_alarm<2>      |    2.267(R)|      SLOW  |   -0.799(R)|      FAST  |   22.733|    0.799|       10.967|
svo_alarm<3>      |    1.458(R)|      SLOW  |   -0.208(R)|      SLOW  |   23.542|    0.208|       11.667|
svo_alarm<4>      |    1.767(R)|      SLOW  |   -0.501(R)|      SLOW  |   23.233|    0.501|       11.366|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.548|         -  |      -0.180|         -  |   20.452|    0.180|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 5.052 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
LIO_DO<0>                                      |       10.505|      SLOW  |        4.786|      FAST  |         4.467|
LIO_DO<1>                                      |       10.184|      SLOW  |        4.741|      FAST  |         4.146|
LIO_DO<2>                                      |        9.968|      SLOW  |        4.621|      FAST  |         3.930|
LIO_DO<3>                                      |       10.315|      SLOW  |        4.583|      FAST  |         4.277|
SRI_RTS<0>                                     |        8.197|      SLOW  |        3.848|      FAST  |         2.159|
SRI_RTS<1>                                     |        8.285|      SLOW  |        4.240|      FAST  |         2.247|
SRI_TX<0>                                      |        6.038|      SLOW  |        3.096|      FAST  |         0.000|
SRI_TX<1>                                      |        6.637|      SLOW  |        3.461|      FAST  |         0.599|
lb_int                                         |        9.497|      SLOW  |        5.322|      FAST  |         3.459|
led_1                                          |       11.090|      SLOW  |        5.363|      FAST  |         5.052|
svo_ccw<0>                                     |        9.311|      SLOW  |        5.200|      FAST  |         3.273|
svo_ccw<1>                                     |        9.270|      SLOW  |        5.155|      FAST  |         3.232|
svo_ccw<2>                                     |        8.669|      SLOW  |        4.759|      FAST  |         2.631|
svo_ccw<3>                                     |        8.720|      SLOW  |        4.816|      FAST  |         2.682|
svo_ccw<4>                                     |        9.120|      SLOW  |        5.071|      FAST  |         3.082|
svo_cw<0>                                      |        9.313|      SLOW  |        5.210|      FAST  |         3.275|
svo_cw<1>                                      |        9.254|      SLOW  |        5.138|      FAST  |         3.216|
svo_cw<2>                                      |        8.274|      SLOW  |        4.505|      FAST  |         2.236|
svo_cw<3>                                      |        8.649|      SLOW  |        4.727|      FAST  |         2.611|
svo_cw<4>                                      |        9.324|      SLOW  |        5.213|      FAST  |         3.286|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 395377321 paths, 0 nets, and 35731 connections

Design statistics:
   Minimum period:  24.536ns{1}   (Maximum frequency:  40.756MHz)
   Maximum path delay from/to any node:   7.440ns
   Minimum input required time before clock:   4.548ns
   Minimum output required time after clock:  11.090ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 15 14:57:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



