   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f10x_rcc.c"
  23              	.Ltext0:
  24              		.file 1 "../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c"
 19670              		.align	2
 19673              	APBAHBPrescTable:
 19674 0000 00       		.byte	0
 19675 0001 00       		.byte	0
 19676 0002 00       		.byte	0
 19677 0003 00       		.byte	0
 19678 0004 01       		.byte	1
 19679 0005 02       		.byte	2
 19680 0006 03       		.byte	3
 19681 0007 04       		.byte	4
 19682 0008 01       		.byte	1
 19683 0009 02       		.byte	2
 19684 000a 03       		.byte	3
 19685 000b 04       		.byte	4
 19686 000c 06       		.byte	6
 19687 000d 07       		.byte	7
 19688 000e 08       		.byte	8
 19689 000f 09       		.byte	9
 19690              		.section	.data.ADCPrescTable,"aw",%progbits
 19691              		.align	2
 19694              	ADCPrescTable:
 19695 0000 02       		.byte	2
 19696 0001 04       		.byte	4
 19697 0002 06       		.byte	6
 19698 0003 08       		.byte	8
 19699              		.section	.text.RCC_DeInit,"ax",%progbits
 19700              		.align	2
 19701              		.global	RCC_DeInit
 19702              		.thumb
 19703              		.thumb_func
 19705              	RCC_DeInit:
 19706              	.LFB29:
   1:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
   2:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   3:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @file    stm32f10x_rcc.c
   4:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @author  MCD Application Team
   5:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @version V3.5.0
   6:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @date    11-March-2011
   7:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief   This file provides all the RCC firmware functions.
   8:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   9:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @attention
  10:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  11:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  18:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
  20:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  21:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  22:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Includes ------------------------------------------------------------------*/
  23:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #include "stm32f10x_rcc.h"
  24:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  25:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  27:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  28:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  29:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC 
  30:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief RCC driver modules
  31:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  32:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
  33:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  34:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  35:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  36:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  37:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  38:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
  39:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
  40:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  41:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  42:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Defines
  43:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  44:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  45:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  46:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  47:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  48:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  49:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CR Register ---*/
  50:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  51:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of HSION bit */
  52:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  53:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define HSION_BitNumber           0x00
  54:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  55:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  56:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of PLLON bit */
  57:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define PLLON_BitNumber           0x18
  58:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  59:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  60:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
  61:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL2ON bit */
  62:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL2ON_BitNumber          0x1A
  63:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
  64:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  65:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL3ON bit */
  66:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL3ON_BitNumber          0x1C
  67:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
  68:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  69:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  70:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of CSSON bit */
  71:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSSON_BitNumber           0x13
  72:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  73:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  74:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR Register ---*/
  75:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  76:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of USBPRE bit */
  77:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x04)
  78:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  79:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
  80:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define USBPRE_BitNumber          0x16
  81:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
  82:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
  83:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define OTGFSPRE_BitNumber        0x16
  84:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
  85:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  86:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  87:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- BDCR Register ---*/
  88:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  89:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of RTCEN bit */
  90:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x20)
  91:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RTCEN_BitNumber           0x0F
  92:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  93:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  94:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of BDRST bit */
  95:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDRST_BitNumber           0x10
  96:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
  97:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  98:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CSR Register ---*/
  99:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 100:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of LSION bit */
 101:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x24)
 102:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define LSION_BitNumber           0x00
 103:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 104:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 105:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 106:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR2 Register ---*/
 107:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 108:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S2SRC bit */
 109:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)
 110:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S2SRC_BitNumber         0x11
 111:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
 112:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 113:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S3SRC bit */
 114:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S3SRC_BitNumber         0x12
 115:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
 116:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 117:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 118:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 119:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 120:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CR register bit mask */
 121:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)
 122:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Set             ((uint32_t)0x00040000)
 123:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)
 124:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Set              ((uint32_t)0x00010000)
 125:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)
 126:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 127:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register bit mask */
 128:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 129:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC2FFFF)
 130:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 131:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)
 132:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 133:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 134:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)
 135:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)
 136:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)
 137:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SWS_Mask             ((uint32_t)0x0000000C)
 138:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)
 139:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)
 140:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)
 141:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)
 142:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)
 143:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)
 144:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)
 145:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)
 146:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)
 147:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 148:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CSR register bit mask */
 149:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_RMVF_Set              ((uint32_t)0x01000000)
 150:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 151:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 152:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR2 register bit mask */
 153:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)
 154:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)
 155:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 156:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 157:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)
 158:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)
 159:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)
 160:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 161:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 162:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* RCC Flag Mask */
 163:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define FLAG_Mask                 ((uint8_t)0x1F)
 164:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 165:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 166:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)
 167:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 168:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 169:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)
 170:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 171:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register byte 4 (Bits[31:24]) base address */
 172:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)
 173:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 174:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* BDCR register base address */
 175:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 176:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 177:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 178:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 179:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 180:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 181:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Macros
 182:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 183:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 184:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 185:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 186:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 187:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 188:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 189:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Variables
 190:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 191:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 192:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 193:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 194:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
 195:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 196:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 197:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 198:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 199:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 200:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 201:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 202:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 203:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 204:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 205:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 206:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 207:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 208:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Functions
 209:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 210:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 211:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 212:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 213:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 214:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 215:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 216:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 217:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_DeInit(void)
 218:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19707              		.loc 1 218 0
 19708              		.cfi_startproc
 19709              		@ args = 0, pretend = 0, frame = 0
 19710              		@ frame_needed = 1, uses_anonymous_args = 0
 19711              		@ link register save eliminated.
 19712 0000 80B4     		push	{r7}
 19713              	.LCFI0:
 19714              		.cfi_def_cfa_offset 4
 19715 0002 00AF     		add	r7, sp, #0
 19716              		.cfi_offset 7, -4
 19717              	.LCFI1:
 19718              		.cfi_def_cfa_register 7
 219:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HSION bit */
 220:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
 19719              		.loc 1 220 0
 19720 0004 184B     		ldr	r3, .L2
 19721 0006 184A     		ldr	r2, .L2
 19722 0008 1268     		ldr	r2, [r2, #0]
 19723 000a 42F00102 		orr	r2, r2, #1
 19724 000e 1A60     		str	r2, [r3, #0]
 221:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 222:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 223:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 224:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
 225:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 226:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 19725              		.loc 1 226 0
 19726 0010 154A     		ldr	r2, .L2
 19727 0012 154B     		ldr	r3, .L2
 19728 0014 5968     		ldr	r1, [r3, #4]
 19729 0016 154B     		ldr	r3, .L2+4
 19730 0018 01EA0303 		and	r3, r1, r3
 19731 001c 5360     		str	r3, [r2, #4]
 227:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */   
 228:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 229:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 230:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 19732              		.loc 1 230 0
 19733 001e 124A     		ldr	r2, .L2
 19734 0020 114B     		ldr	r3, .L2
 19735 0022 1B68     		ldr	r3, [r3, #0]
 19736 0024 23F08473 		bic	r3, r3, #17301504
 19737 0028 23F48033 		bic	r3, r3, #65536
 19738 002c 1360     		str	r3, [r2, #0]
 231:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 232:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 233:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 19739              		.loc 1 233 0
 19740 002e 0E4B     		ldr	r3, .L2
 19741 0030 0D4A     		ldr	r2, .L2
 19742 0032 1268     		ldr	r2, [r2, #0]
 19743 0034 22F48022 		bic	r2, r2, #262144
 19744 0038 1A60     		str	r2, [r3, #0]
 234:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 235:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 236:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 19745              		.loc 1 236 0
 19746 003a 0B4B     		ldr	r3, .L2
 19747 003c 0A4A     		ldr	r2, .L2
 19748 003e 5268     		ldr	r2, [r2, #4]
 19749 0040 22F4FE02 		bic	r2, r2, #8323072
 19750 0044 5A60     		str	r2, [r3, #4]
 237:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 238:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 239:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLL2ON and PLL3ON bits */
 240:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 19751              		.loc 1 240 0
 19752 0046 084B     		ldr	r3, .L2
 19753 0048 074A     		ldr	r2, .L2
 19754 004a 1268     		ldr	r2, [r2, #0]
 19755 004c 22F0A052 		bic	r2, r2, #335544320
 19756 0050 1A60     		str	r2, [r3, #0]
 241:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 242:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 243:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x00FF0000;
 19757              		.loc 1 243 0
 19758 0052 054B     		ldr	r3, .L2
 19759 0054 4FF47F02 		mov	r2, #16711680
 19760 0058 9A60     		str	r2, [r3, #8]
 244:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 245:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 246:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;
 19761              		.loc 1 246 0
 19762 005a 034B     		ldr	r3, .L2
 19763 005c 4FF00002 		mov	r2, #0
 19764 0060 DA62     		str	r2, [r3, #44]
 247:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 248:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 249:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 250:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 251:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 252:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;      
 253:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 254:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 255:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 256:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 257:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 258:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 19765              		.loc 1 258 0
 19766 0062 BD46     		mov	sp, r7
 19767 0064 80BC     		pop	{r7}
 19768 0066 7047     		bx	lr
 19769              	.L3:
 19770              		.align	2
 19771              	.L2:
 19772 0068 00100240 		.word	1073876992
 19773 006c 0000FFF0 		.word	-251723776
 19774              		.cfi_endproc
 19775              	.LFE29:
 19777              		.section	.text.RCC_HSEConfig,"ax",%progbits
 19778              		.align	2
 19779              		.global	RCC_HSEConfig
 19780              		.thumb
 19781              		.thumb_func
 19783              	RCC_HSEConfig:
 19784              	.LFB30:
 259:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 260:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 261:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 262:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 263:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 264:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 265:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_OFF: HSE oscillator OFF
 266:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_ON: HSE oscillator ON
 267:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 268:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 269:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 270:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
 271:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19785              		.loc 1 271 0
 19786              		.cfi_startproc
 19787              		@ args = 0, pretend = 0, frame = 8
 19788              		@ frame_needed = 1, uses_anonymous_args = 0
 19789              		@ link register save eliminated.
 19790 0000 80B4     		push	{r7}
 19791              	.LCFI2:
 19792              		.cfi_def_cfa_offset 4
 19793 0002 83B0     		sub	sp, sp, #12
 19794              	.LCFI3:
 19795              		.cfi_def_cfa_offset 16
 19796 0004 00AF     		add	r7, sp, #0
 19797              		.cfi_offset 7, -4
 19798              	.LCFI4:
 19799              		.cfi_def_cfa_register 7
 19800 0006 7860     		str	r0, [r7, #4]
 272:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 273:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 274:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 275:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON bit */
 276:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEON_Reset;
 19801              		.loc 1 276 0
 19802 0008 134B     		ldr	r3, .L9
 19803 000a 134A     		ldr	r2, .L9
 19804 000c 1268     		ldr	r2, [r2, #0]
 19805 000e 22F48032 		bic	r2, r2, #65536
 19806 0012 1A60     		str	r2, [r3, #0]
 277:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 278:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEBYP_Reset;
 19807              		.loc 1 278 0
 19808 0014 104B     		ldr	r3, .L9
 19809 0016 104A     		ldr	r2, .L9
 19810 0018 1268     		ldr	r2, [r2, #0]
 19811 001a 22F48022 		bic	r2, r2, #262144
 19812 001e 1A60     		str	r2, [r3, #0]
 279:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
 280:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_HSE)
 19813              		.loc 1 280 0
 19814 0020 7B68     		ldr	r3, [r7, #4]
 19815 0022 B3F5803F 		cmp	r3, #65536
 19816 0026 03D0     		beq	.L6
 19817 0028 B3F5802F 		cmp	r3, #262144
 19818 002c 07D0     		beq	.L7
 281:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 282:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_ON:
 283:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEON bit */
 284:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 285:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 286:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 287:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_Bypass:
 288:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEBYP and HSEON bits */
 289:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 290:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 291:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 292:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 293:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 19819              		.loc 1 293 0
 19820 002e 0DE0     		b	.L4
 19821              	.L6:
 284:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 19822              		.loc 1 284 0
 19823 0030 094B     		ldr	r3, .L9
 19824 0032 094A     		ldr	r2, .L9
 19825 0034 1268     		ldr	r2, [r2, #0]
 19826 0036 42F48032 		orr	r2, r2, #65536
 19827 003a 1A60     		str	r2, [r3, #0]
 285:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 19828              		.loc 1 285 0
 19829 003c 06E0     		b	.L4
 19830              	.L7:
 289:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 19831              		.loc 1 289 0
 19832 003e 064B     		ldr	r3, .L9
 19833 0040 054A     		ldr	r2, .L9
 19834 0042 1268     		ldr	r2, [r2, #0]
 19835 0044 42F4A022 		orr	r2, r2, #327680
 19836 0048 1A60     		str	r2, [r3, #0]
 290:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 19837              		.loc 1 290 0
 19838 004a 00BF     		nop
 19839              	.L4:
 294:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 295:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 19840              		.loc 1 295 0
 19841 004c 07F10C07 		add	r7, r7, #12
 19842 0050 BD46     		mov	sp, r7
 19843 0052 80BC     		pop	{r7}
 19844 0054 7047     		bx	lr
 19845              	.L10:
 19846 0056 00BF     		.align	2
 19847              	.L9:
 19848 0058 00100240 		.word	1073876992
 19849              		.cfi_endproc
 19850              	.LFE30:
 19852              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 19853              		.align	2
 19854              		.global	RCC_WaitForHSEStartUp
 19855              		.thumb
 19856              		.thumb_func
 19858              	RCC_WaitForHSEStartUp:
 19859              	.LFB31:
 296:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 297:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 298:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Waits for HSE start-up.
 299:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 300:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval An ErrorStatus enumuration value:
 301:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 302:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 303:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 304:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 305:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19860              		.loc 1 305 0
 19861              		.cfi_startproc
 19862              		@ args = 0, pretend = 0, frame = 8
 19863              		@ frame_needed = 1, uses_anonymous_args = 0
 19864 0000 80B5     		push	{r7, lr}
 19865              	.LCFI5:
 19866              		.cfi_def_cfa_offset 8
 19867 0002 82B0     		sub	sp, sp, #8
 19868              	.LCFI6:
 19869              		.cfi_def_cfa_offset 16
 19870 0004 00AF     		add	r7, sp, #0
 19871              		.cfi_offset 14, -4
 19872              		.cfi_offset 7, -8
 19873              	.LCFI7:
 19874              		.cfi_def_cfa_register 7
 306:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 19875              		.loc 1 306 0
 19876 0006 4FF00003 		mov	r3, #0
 19877 000a 3B60     		str	r3, [r7, #0]
 307:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 19878              		.loc 1 307 0
 19879 000c 4FF00003 		mov	r3, #0
 19880 0010 FB71     		strb	r3, [r7, #7]
 308:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 19881              		.loc 1 308 0
 19882 0012 4FF00003 		mov	r3, #0
 19883 0016 BB71     		strb	r3, [r7, #6]
 19884              	.L13:
 309:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 310:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 311:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   do
 312:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 313:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 19885              		.loc 1 313 0 discriminator 1
 19886 0018 4FF03100 		mov	r0, #49
 19887 001c FFF7FEFF 		bl	RCC_GetFlagStatus
 19888 0020 0346     		mov	r3, r0
 19889 0022 BB71     		strb	r3, [r7, #6]
 314:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 19890              		.loc 1 314 0 discriminator 1
 19891 0024 3B68     		ldr	r3, [r7, #0]
 19892 0026 03F10103 		add	r3, r3, #1
 19893 002a 3B60     		str	r3, [r7, #0]
 315:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 19894              		.loc 1 315 0 discriminator 1
 19895 002c 3B68     		ldr	r3, [r7, #0]
 19896 002e B3F5A06F 		cmp	r3, #1280
 19897 0032 02D0     		beq	.L12
 19898 0034 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 19899 0036 002B     		cmp	r3, #0
 19900 0038 EED0     		beq	.L13
 19901              	.L12:
 316:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 317:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 19902              		.loc 1 317 0
 19903 003a 4FF03100 		mov	r0, #49
 19904 003e FFF7FEFF 		bl	RCC_GetFlagStatus
 19905 0042 0346     		mov	r3, r0
 19906 0044 002B     		cmp	r3, #0
 19907 0046 03D0     		beq	.L14
 318:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 319:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = SUCCESS;
 19908              		.loc 1 319 0
 19909 0048 4FF00103 		mov	r3, #1
 19910 004c FB71     		strb	r3, [r7, #7]
 19911 004e 02E0     		b	.L15
 19912              	.L14:
 320:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 321:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 322:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 323:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = ERROR;
 19913              		.loc 1 323 0
 19914 0050 4FF00003 		mov	r3, #0
 19915 0054 FB71     		strb	r3, [r7, #7]
 19916              	.L15:
 324:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }  
 325:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return (status);
 19917              		.loc 1 325 0
 19918 0056 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 326:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 19919              		.loc 1 326 0
 19920 0058 1846     		mov	r0, r3
 19921 005a 07F10807 		add	r7, r7, #8
 19922 005e BD46     		mov	sp, r7
 19923 0060 80BD     		pop	{r7, pc}
 19924              		.cfi_endproc
 19925              	.LFE31:
 19927 0062 00BF     		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 19928              		.align	2
 19929              		.global	RCC_AdjustHSICalibrationValue
 19930              		.thumb
 19931              		.thumb_func
 19933              	RCC_AdjustHSICalibrationValue:
 19934              	.LFB32:
 327:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 328:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 329:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 330:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 331:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 332:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 333:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 334:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 335:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19935              		.loc 1 335 0
 19936              		.cfi_startproc
 19937              		@ args = 0, pretend = 0, frame = 16
 19938              		@ frame_needed = 1, uses_anonymous_args = 0
 19939              		@ link register save eliminated.
 19940 0000 80B4     		push	{r7}
 19941              	.LCFI8:
 19942              		.cfi_def_cfa_offset 4
 19943 0002 85B0     		sub	sp, sp, #20
 19944              	.LCFI9:
 19945              		.cfi_def_cfa_offset 24
 19946 0004 00AF     		add	r7, sp, #0
 19947              		.cfi_offset 7, -4
 19948              	.LCFI10:
 19949              		.cfi_def_cfa_register 7
 19950 0006 0346     		mov	r3, r0
 19951 0008 FB71     		strb	r3, [r7, #7]
 336:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 19952              		.loc 1 336 0
 19953 000a 4FF00003 		mov	r3, #0
 19954 000e FB60     		str	r3, [r7, #12]
 337:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 338:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 339:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CR;
 19955              		.loc 1 339 0
 19956 0010 0A4B     		ldr	r3, .L17
 19957 0012 1B68     		ldr	r3, [r3, #0]
 19958 0014 FB60     		str	r3, [r7, #12]
 340:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 341:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CR_HSITRIM_Mask;
 19959              		.loc 1 341 0
 19960 0016 FB68     		ldr	r3, [r7, #12]
 19961 0018 23F0F803 		bic	r3, r3, #248
 19962 001c FB60     		str	r3, [r7, #12]
 342:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 343:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 19963              		.loc 1 343 0
 19964 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 19965 0020 4FEAC303 		lsl	r3, r3, #3
 19966 0024 FA68     		ldr	r2, [r7, #12]
 19967 0026 42EA0303 		orr	r3, r2, r3
 19968 002a FB60     		str	r3, [r7, #12]
 344:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 345:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR = tmpreg;
 19969              		.loc 1 345 0
 19970 002c 034B     		ldr	r3, .L17
 19971 002e FA68     		ldr	r2, [r7, #12]
 19972 0030 1A60     		str	r2, [r3, #0]
 346:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 19973              		.loc 1 346 0
 19974 0032 07F11407 		add	r7, r7, #20
 19975 0036 BD46     		mov	sp, r7
 19976 0038 80BC     		pop	{r7}
 19977 003a 7047     		bx	lr
 19978              	.L18:
 19979              		.align	2
 19980              	.L17:
 19981 003c 00100240 		.word	1073876992
 19982              		.cfi_endproc
 19983              	.LFE32:
 19985              		.section	.text.RCC_HSICmd,"ax",%progbits
 19986              		.align	2
 19987              		.global	RCC_HSICmd
 19988              		.thumb
 19989              		.thumb_func
 19991              	RCC_HSICmd:
 19992              	.LFB33:
 347:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 348:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 349:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 350:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 351:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 352:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 353:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 354:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 355:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19993              		.loc 1 355 0
 19994              		.cfi_startproc
 19995              		@ args = 0, pretend = 0, frame = 8
 19996              		@ frame_needed = 1, uses_anonymous_args = 0
 19997              		@ link register save eliminated.
 19998 0000 80B4     		push	{r7}
 19999              	.LCFI11:
 20000              		.cfi_def_cfa_offset 4
 20001 0002 83B0     		sub	sp, sp, #12
 20002              	.LCFI12:
 20003              		.cfi_def_cfa_offset 16
 20004 0004 00AF     		add	r7, sp, #0
 20005              		.cfi_offset 7, -4
 20006              	.LCFI13:
 20007              		.cfi_def_cfa_register 7
 20008 0006 0346     		mov	r3, r0
 20009 0008 FB71     		strb	r3, [r7, #7]
 356:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 357:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 358:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 20010              		.loc 1 358 0
 20011 000a 044B     		ldr	r3, .L20
 20012 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 20013 000e 1A60     		str	r2, [r3, #0]
 359:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20014              		.loc 1 359 0
 20015 0010 07F10C07 		add	r7, r7, #12
 20016 0014 BD46     		mov	sp, r7
 20017 0016 80BC     		pop	{r7}
 20018 0018 7047     		bx	lr
 20019              	.L21:
 20020 001a 00BF     		.align	2
 20021              	.L20:
 20022 001c 00004242 		.word	1111621632
 20023              		.cfi_endproc
 20024              	.LFE33:
 20026              		.section	.text.RCC_PLLConfig,"ax",%progbits
 20027              		.align	2
 20028              		.global	RCC_PLLConfig
 20029              		.thumb
 20030              		.thumb_func
 20032              	RCC_PLLConfig:
 20033              	.LFB34:
 360:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 361:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 362:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 363:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 364:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 365:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices, 
 366:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   this parameter can be one of the following values:
 367:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 368:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 369:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:
 370:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 371:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 372:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry 
 373:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor.
 374:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_
 375:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
 376:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 377:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 378:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
 379:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20034              		.loc 1 379 0
 20035              		.cfi_startproc
 20036              		@ args = 0, pretend = 0, frame = 16
 20037              		@ frame_needed = 1, uses_anonymous_args = 0
 20038              		@ link register save eliminated.
 20039 0000 80B4     		push	{r7}
 20040              	.LCFI14:
 20041              		.cfi_def_cfa_offset 4
 20042 0002 85B0     		sub	sp, sp, #20
 20043              	.LCFI15:
 20044              		.cfi_def_cfa_offset 24
 20045 0004 00AF     		add	r7, sp, #0
 20046              		.cfi_offset 7, -4
 20047              	.LCFI16:
 20048              		.cfi_def_cfa_register 7
 20049 0006 7860     		str	r0, [r7, #4]
 20050 0008 3960     		str	r1, [r7, #0]
 380:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 20051              		.loc 1 380 0
 20052 000a 4FF00003 		mov	r3, #0
 20053 000e FB60     		str	r3, [r7, #12]
 381:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 382:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 383:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 384:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 385:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 386:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 20054              		.loc 1 386 0
 20055 0010 0B4B     		ldr	r3, .L23
 20056 0012 5B68     		ldr	r3, [r3, #4]
 20057 0014 FB60     		str	r3, [r7, #12]
 387:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 388:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PLL_Mask;
 20058              		.loc 1 388 0
 20059 0016 FB68     		ldr	r3, [r7, #12]
 20060 0018 23F47413 		bic	r3, r3, #3997696
 20061 001c FB60     		str	r3, [r7, #12]
 389:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 390:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLLSource | RCC_PLLMul;
 20062              		.loc 1 390 0
 20063 001e 7A68     		ldr	r2, [r7, #4]
 20064 0020 3B68     		ldr	r3, [r7, #0]
 20065 0022 42EA0303 		orr	r3, r2, r3
 20066 0026 FA68     		ldr	r2, [r7, #12]
 20067 0028 42EA0303 		orr	r3, r2, r3
 20068 002c FB60     		str	r3, [r7, #12]
 391:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 392:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 20069              		.loc 1 392 0
 20070 002e 044B     		ldr	r3, .L23
 20071 0030 FA68     		ldr	r2, [r7, #12]
 20072 0032 5A60     		str	r2, [r3, #4]
 393:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20073              		.loc 1 393 0
 20074 0034 07F11407 		add	r7, r7, #20
 20075 0038 BD46     		mov	sp, r7
 20076 003a 80BC     		pop	{r7}
 20077 003c 7047     		bx	lr
 20078              	.L24:
 20079 003e 00BF     		.align	2
 20080              	.L23:
 20081 0040 00100240 		.word	1073876992
 20082              		.cfi_endproc
 20083              	.LFE34:
 20085              		.section	.text.RCC_PLLCmd,"ax",%progbits
 20086              		.align	2
 20087              		.global	RCC_PLLCmd
 20088              		.thumb
 20089              		.thumb_func
 20091              	RCC_PLLCmd:
 20092              	.LFB35:
 394:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 395:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 396:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL.
 397:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
 398:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 399:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 400:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 401:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 402:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20093              		.loc 1 402 0
 20094              		.cfi_startproc
 20095              		@ args = 0, pretend = 0, frame = 8
 20096              		@ frame_needed = 1, uses_anonymous_args = 0
 20097              		@ link register save eliminated.
 20098 0000 80B4     		push	{r7}
 20099              	.LCFI17:
 20100              		.cfi_def_cfa_offset 4
 20101 0002 83B0     		sub	sp, sp, #12
 20102              	.LCFI18:
 20103              		.cfi_def_cfa_offset 16
 20104 0004 00AF     		add	r7, sp, #0
 20105              		.cfi_offset 7, -4
 20106              	.LCFI19:
 20107              		.cfi_def_cfa_register 7
 20108 0006 0346     		mov	r3, r0
 20109 0008 FB71     		strb	r3, [r7, #7]
 403:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 404:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 405:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 406:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 20110              		.loc 1 406 0
 20111 000a 044B     		ldr	r3, .L26
 20112 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 20113 000e 1A60     		str	r2, [r3, #0]
 407:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20114              		.loc 1 407 0
 20115 0010 07F10C07 		add	r7, r7, #12
 20116 0014 BD46     		mov	sp, r7
 20117 0016 80BC     		pop	{r7}
 20118 0018 7047     		bx	lr
 20119              	.L27:
 20120 001a 00BF     		.align	2
 20121              	.L26:
 20122 001c 60004242 		.word	1111621728
 20123              		.cfi_endproc
 20124              	.LFE35:
 20126              		.section	.text.RCC_PREDIV1Config,"ax",%progbits
 20127              		.align	2
 20128              		.global	RCC_PREDIV1Config
 20129              		.thumb
 20130              		.thumb_func
 20132              	RCC_PREDIV1Config:
 20133              	.LFB36:
 408:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 409:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 410:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 411:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 412:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 413:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL is disabled.
 414:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line and Value line 
 415:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     devices.
 416:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
 417:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 418:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
 419:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
 420:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 421:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE  
 422:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 423:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 424:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 425:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 426:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
 427:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20134              		.loc 1 427 0
 20135              		.cfi_startproc
 20136              		@ args = 0, pretend = 0, frame = 16
 20137              		@ frame_needed = 1, uses_anonymous_args = 0
 20138              		@ link register save eliminated.
 20139 0000 80B4     		push	{r7}
 20140              	.LCFI20:
 20141              		.cfi_def_cfa_offset 4
 20142 0002 85B0     		sub	sp, sp, #20
 20143              	.LCFI21:
 20144              		.cfi_def_cfa_offset 24
 20145 0004 00AF     		add	r7, sp, #0
 20146              		.cfi_offset 7, -4
 20147              	.LCFI22:
 20148              		.cfi_def_cfa_register 7
 20149 0006 7860     		str	r0, [r7, #4]
 20150 0008 3960     		str	r1, [r7, #0]
 428:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 20151              		.loc 1 428 0
 20152 000a 4FF00003 		mov	r3, #0
 20153 000e FB60     		str	r3, [r7, #12]
 429:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 430:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 431:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
 432:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 433:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 434:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 20154              		.loc 1 434 0
 20155 0010 0C4B     		ldr	r3, .L29
 20156 0012 DB6A     		ldr	r3, [r3, #44]
 20157 0014 FB60     		str	r3, [r7, #12]
 435:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
 436:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 20158              		.loc 1 436 0
 20159 0016 FB68     		ldr	r3, [r7, #12]
 20160 0018 23F48033 		bic	r3, r3, #65536
 20161 001c 23F00F03 		bic	r3, r3, #15
 20162 0020 FB60     		str	r3, [r7, #12]
 437:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV1 clock source and division factor */
 438:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
 20163              		.loc 1 438 0
 20164 0022 7A68     		ldr	r2, [r7, #4]
 20165 0024 3B68     		ldr	r3, [r7, #0]
 20166 0026 42EA0303 		orr	r3, r2, r3
 20167 002a FA68     		ldr	r2, [r7, #12]
 20168 002c 42EA0303 		orr	r3, r2, r3
 20169 0030 FB60     		str	r3, [r7, #12]
 439:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 440:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 20170              		.loc 1 440 0
 20171 0032 044B     		ldr	r3, .L29
 20172 0034 FA68     		ldr	r2, [r7, #12]
 20173 0036 DA62     		str	r2, [r3, #44]
 441:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20174              		.loc 1 441 0
 20175 0038 07F11407 		add	r7, r7, #20
 20176 003c BD46     		mov	sp, r7
 20177 003e 80BC     		pop	{r7}
 20178 0040 7047     		bx	lr
 20179              	.L30:
 20180 0042 00BF     		.align	2
 20181              	.L29:
 20182 0044 00100240 		.word	1073876992
 20183              		.cfi_endproc
 20184              	.LFE36:
 20186              		.section	.text.RCC_PREDIV2Config,"ax",%progbits
 20187              		.align	2
 20188              		.global	RCC_PREDIV2Config
 20189              		.thumb
 20190              		.thumb_func
 20192              	RCC_PREDIV2Config:
 20193              	.LFB37:
 442:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 443:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 444:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 445:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 446:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV2 division factor.
 447:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 448:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when both PLL2 and PLL3 are disabled.
 449:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 450:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
 451:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV2_Divx where x:[1,16]
 452:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 453:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 454:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
 455:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20194              		.loc 1 455 0
 20195              		.cfi_startproc
 20196              		@ args = 0, pretend = 0, frame = 16
 20197              		@ frame_needed = 1, uses_anonymous_args = 0
 20198              		@ link register save eliminated.
 20199 0000 80B4     		push	{r7}
 20200              	.LCFI23:
 20201              		.cfi_def_cfa_offset 4
 20202 0002 85B0     		sub	sp, sp, #20
 20203              	.LCFI24:
 20204              		.cfi_def_cfa_offset 24
 20205 0004 00AF     		add	r7, sp, #0
 20206              		.cfi_offset 7, -4
 20207              	.LCFI25:
 20208              		.cfi_def_cfa_register 7
 20209 0006 7860     		str	r0, [r7, #4]
 456:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 20210              		.loc 1 456 0
 20211 0008 4FF00003 		mov	r3, #0
 20212 000c FB60     		str	r3, [r7, #12]
 457:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 458:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 459:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
 460:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 461:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 20213              		.loc 1 461 0
 20214 000e 0A4B     		ldr	r3, .L32
 20215 0010 DB6A     		ldr	r3, [r3, #44]
 20216 0012 FB60     		str	r3, [r7, #12]
 462:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV2[3:0] bits */
 463:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PREDIV2;
 20217              		.loc 1 463 0
 20218 0014 FB68     		ldr	r3, [r7, #12]
 20219 0016 23F0F003 		bic	r3, r3, #240
 20220 001a FB60     		str	r3, [r7, #12]
 464:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV2 division factor */
 465:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV2_Div;
 20221              		.loc 1 465 0
 20222 001c FA68     		ldr	r2, [r7, #12]
 20223 001e 7B68     		ldr	r3, [r7, #4]
 20224 0020 42EA0303 		orr	r3, r2, r3
 20225 0024 FB60     		str	r3, [r7, #12]
 466:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 467:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 20226              		.loc 1 467 0
 20227 0026 044B     		ldr	r3, .L32
 20228 0028 FA68     		ldr	r2, [r7, #12]
 20229 002a DA62     		str	r2, [r3, #44]
 468:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20230              		.loc 1 468 0
 20231 002c 07F11407 		add	r7, r7, #20
 20232 0030 BD46     		mov	sp, r7
 20233 0032 80BC     		pop	{r7}
 20234 0034 7047     		bx	lr
 20235              	.L33:
 20236 0036 00BF     		.align	2
 20237              	.L32:
 20238 0038 00100240 		.word	1073876992
 20239              		.cfi_endproc
 20240              	.LFE37:
 20242              		.section	.text.RCC_PLL2Config,"ax",%progbits
 20243              		.align	2
 20244              		.global	RCC_PLL2Config
 20245              		.thumb
 20246              		.thumb_func
 20248              	RCC_PLL2Config:
 20249              	.LFB38:
 469:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 470:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 471:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL2 multiplication factor.
 472:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 473:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL2 is disabled.
 474:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 475:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL2Mul: specifies the PLL2 multiplication factor.
 476:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
 477:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 478:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 479:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
 480:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20250              		.loc 1 480 0
 20251              		.cfi_startproc
 20252              		@ args = 0, pretend = 0, frame = 16
 20253              		@ frame_needed = 1, uses_anonymous_args = 0
 20254              		@ link register save eliminated.
 20255 0000 80B4     		push	{r7}
 20256              	.LCFI26:
 20257              		.cfi_def_cfa_offset 4
 20258 0002 85B0     		sub	sp, sp, #20
 20259              	.LCFI27:
 20260              		.cfi_def_cfa_offset 24
 20261 0004 00AF     		add	r7, sp, #0
 20262              		.cfi_offset 7, -4
 20263              	.LCFI28:
 20264              		.cfi_def_cfa_register 7
 20265 0006 7860     		str	r0, [r7, #4]
 481:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 20266              		.loc 1 481 0
 20267 0008 4FF00003 		mov	r3, #0
 20268 000c FB60     		str	r3, [r7, #12]
 482:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 483:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 484:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
 485:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 486:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 20269              		.loc 1 486 0
 20270 000e 0A4B     		ldr	r3, .L35
 20271 0010 DB6A     		ldr	r3, [r3, #44]
 20272 0012 FB60     		str	r3, [r7, #12]
 487:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL2Mul[3:0] bits */
 488:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL2MUL;
 20273              		.loc 1 488 0
 20274 0014 FB68     		ldr	r3, [r7, #12]
 20275 0016 23F47063 		bic	r3, r3, #3840
 20276 001a FB60     		str	r3, [r7, #12]
 489:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL2 configuration bits */
 490:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL2Mul;
 20277              		.loc 1 490 0
 20278 001c FA68     		ldr	r2, [r7, #12]
 20279 001e 7B68     		ldr	r3, [r7, #4]
 20280 0020 42EA0303 		orr	r3, r2, r3
 20281 0024 FB60     		str	r3, [r7, #12]
 491:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 492:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 20282              		.loc 1 492 0
 20283 0026 044B     		ldr	r3, .L35
 20284 0028 FA68     		ldr	r2, [r7, #12]
 20285 002a DA62     		str	r2, [r3, #44]
 493:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20286              		.loc 1 493 0
 20287 002c 07F11407 		add	r7, r7, #20
 20288 0030 BD46     		mov	sp, r7
 20289 0032 80BC     		pop	{r7}
 20290 0034 7047     		bx	lr
 20291              	.L36:
 20292 0036 00BF     		.align	2
 20293              	.L35:
 20294 0038 00100240 		.word	1073876992
 20295              		.cfi_endproc
 20296              	.LFE38:
 20298              		.section	.text.RCC_PLL2Cmd,"ax",%progbits
 20299              		.align	2
 20300              		.global	RCC_PLL2Cmd
 20301              		.thumb
 20302              		.thumb_func
 20304              	RCC_PLL2Cmd:
 20305              	.LFB39:
 494:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 495:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 496:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 497:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL2.
 498:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 499:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - The PLL2 can not be disabled if it is used indirectly as system clock
 500:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     (i.e. it is used as PLL clock entry that is used as System clock).
 501:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 502:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
 503:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 504:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 505:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Cmd(FunctionalState NewState)
 506:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20306              		.loc 1 506 0
 20307              		.cfi_startproc
 20308              		@ args = 0, pretend = 0, frame = 8
 20309              		@ frame_needed = 1, uses_anonymous_args = 0
 20310              		@ link register save eliminated.
 20311 0000 80B4     		push	{r7}
 20312              	.LCFI29:
 20313              		.cfi_def_cfa_offset 4
 20314 0002 83B0     		sub	sp, sp, #12
 20315              	.LCFI30:
 20316              		.cfi_def_cfa_offset 16
 20317 0004 00AF     		add	r7, sp, #0
 20318              		.cfi_offset 7, -4
 20319              	.LCFI31:
 20320              		.cfi_def_cfa_register 7
 20321 0006 0346     		mov	r3, r0
 20322 0008 FB71     		strb	r3, [r7, #7]
 507:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 508:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 509:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 510:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 20323              		.loc 1 510 0
 20324 000a 044B     		ldr	r3, .L38
 20325 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 20326 000e 1A60     		str	r2, [r3, #0]
 511:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20327              		.loc 1 511 0
 20328 0010 07F10C07 		add	r7, r7, #12
 20329 0014 BD46     		mov	sp, r7
 20330 0016 80BC     		pop	{r7}
 20331 0018 7047     		bx	lr
 20332              	.L39:
 20333 001a 00BF     		.align	2
 20334              	.L38:
 20335 001c 68004242 		.word	1111621736
 20336              		.cfi_endproc
 20337              	.LFE39:
 20339              		.section	.text.RCC_PLL3Config,"ax",%progbits
 20340              		.align	2
 20341              		.global	RCC_PLL3Config
 20342              		.thumb
 20343              		.thumb_func
 20345              	RCC_PLL3Config:
 20346              	.LFB40:
 512:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 513:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 514:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 515:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL3 multiplication factor.
 516:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 517:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL3 is disabled.
 518:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 519:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL3Mul: specifies the PLL3 multiplication factor.
 520:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
 521:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 522:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 523:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
 524:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20347              		.loc 1 524 0
 20348              		.cfi_startproc
 20349              		@ args = 0, pretend = 0, frame = 16
 20350              		@ frame_needed = 1, uses_anonymous_args = 0
 20351              		@ link register save eliminated.
 20352 0000 80B4     		push	{r7}
 20353              	.LCFI32:
 20354              		.cfi_def_cfa_offset 4
 20355 0002 85B0     		sub	sp, sp, #20
 20356              	.LCFI33:
 20357              		.cfi_def_cfa_offset 24
 20358 0004 00AF     		add	r7, sp, #0
 20359              		.cfi_offset 7, -4
 20360              	.LCFI34:
 20361              		.cfi_def_cfa_register 7
 20362 0006 7860     		str	r0, [r7, #4]
 525:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 20363              		.loc 1 525 0
 20364 0008 4FF00003 		mov	r3, #0
 20365 000c FB60     		str	r3, [r7, #12]
 526:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 527:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 528:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
 529:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 530:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 20366              		.loc 1 530 0
 20367 000e 0A4B     		ldr	r3, .L41
 20368 0010 DB6A     		ldr	r3, [r3, #44]
 20369 0012 FB60     		str	r3, [r7, #12]
 531:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL3Mul[3:0] bits */
 532:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL3MUL;
 20370              		.loc 1 532 0
 20371 0014 FB68     		ldr	r3, [r7, #12]
 20372 0016 23F47043 		bic	r3, r3, #61440
 20373 001a FB60     		str	r3, [r7, #12]
 533:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL3 configuration bits */
 534:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL3Mul;
 20374              		.loc 1 534 0
 20375 001c FA68     		ldr	r2, [r7, #12]
 20376 001e 7B68     		ldr	r3, [r7, #4]
 20377 0020 42EA0303 		orr	r3, r2, r3
 20378 0024 FB60     		str	r3, [r7, #12]
 535:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 536:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 20379              		.loc 1 536 0
 20380 0026 044B     		ldr	r3, .L41
 20381 0028 FA68     		ldr	r2, [r7, #12]
 20382 002a DA62     		str	r2, [r3, #44]
 537:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20383              		.loc 1 537 0
 20384 002c 07F11407 		add	r7, r7, #20
 20385 0030 BD46     		mov	sp, r7
 20386 0032 80BC     		pop	{r7}
 20387 0034 7047     		bx	lr
 20388              	.L42:
 20389 0036 00BF     		.align	2
 20390              	.L41:
 20391 0038 00100240 		.word	1073876992
 20392              		.cfi_endproc
 20393              	.LFE40:
 20395              		.section	.text.RCC_PLL3Cmd,"ax",%progbits
 20396              		.align	2
 20397              		.global	RCC_PLL3Cmd
 20398              		.thumb
 20399              		.thumb_func
 20401              	RCC_PLL3Cmd:
 20402              	.LFB41:
 538:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 539:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 540:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 541:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL3.
 542:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 543:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
 544:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 545:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 546:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Cmd(FunctionalState NewState)
 547:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20403              		.loc 1 547 0
 20404              		.cfi_startproc
 20405              		@ args = 0, pretend = 0, frame = 8
 20406              		@ frame_needed = 1, uses_anonymous_args = 0
 20407              		@ link register save eliminated.
 20408 0000 80B4     		push	{r7}
 20409              	.LCFI35:
 20410              		.cfi_def_cfa_offset 4
 20411 0002 83B0     		sub	sp, sp, #12
 20412              	.LCFI36:
 20413              		.cfi_def_cfa_offset 16
 20414 0004 00AF     		add	r7, sp, #0
 20415              		.cfi_offset 7, -4
 20416              	.LCFI37:
 20417              		.cfi_def_cfa_register 7
 20418 0006 0346     		mov	r3, r0
 20419 0008 FB71     		strb	r3, [r7, #7]
 548:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 549:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 550:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 551:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 20420              		.loc 1 551 0
 20421 000a 044B     		ldr	r3, .L44
 20422 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 20423 000e 1A60     		str	r2, [r3, #0]
 552:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20424              		.loc 1 552 0
 20425 0010 07F10C07 		add	r7, r7, #12
 20426 0014 BD46     		mov	sp, r7
 20427 0016 80BC     		pop	{r7}
 20428 0018 7047     		bx	lr
 20429              	.L45:
 20430 001a 00BF     		.align	2
 20431              	.L44:
 20432 001c 70004242 		.word	1111621744
 20433              		.cfi_endproc
 20434              	.LFE41:
 20436              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 20437              		.align	2
 20438              		.global	RCC_SYSCLKConfig
 20439              		.thumb
 20440              		.thumb_func
 20442              	RCC_SYSCLKConfig:
 20443              	.LFB42:
 553:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 554:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 555:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 556:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 557:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 558:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 559:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
 560:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
 561:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
 562:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 563:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 564:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 565:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20444              		.loc 1 565 0
 20445              		.cfi_startproc
 20446              		@ args = 0, pretend = 0, frame = 16
 20447              		@ frame_needed = 1, uses_anonymous_args = 0
 20448              		@ link register save eliminated.
 20449 0000 80B4     		push	{r7}
 20450              	.LCFI38:
 20451              		.cfi_def_cfa_offset 4
 20452 0002 85B0     		sub	sp, sp, #20
 20453              	.LCFI39:
 20454              		.cfi_def_cfa_offset 24
 20455 0004 00AF     		add	r7, sp, #0
 20456              		.cfi_offset 7, -4
 20457              	.LCFI40:
 20458              		.cfi_def_cfa_register 7
 20459 0006 7860     		str	r0, [r7, #4]
 566:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 20460              		.loc 1 566 0
 20461 0008 4FF00003 		mov	r3, #0
 20462 000c FB60     		str	r3, [r7, #12]
 567:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 568:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 569:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 20463              		.loc 1 569 0
 20464 000e 0A4B     		ldr	r3, .L47
 20465 0010 5B68     		ldr	r3, [r3, #4]
 20466 0012 FB60     		str	r3, [r7, #12]
 570:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 571:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_SW_Mask;
 20467              		.loc 1 571 0
 20468 0014 FB68     		ldr	r3, [r7, #12]
 20469 0016 23F00303 		bic	r3, r3, #3
 20470 001a FB60     		str	r3, [r7, #12]
 572:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 573:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 20471              		.loc 1 573 0
 20472 001c FA68     		ldr	r2, [r7, #12]
 20473 001e 7B68     		ldr	r3, [r7, #4]
 20474 0020 42EA0303 		orr	r3, r2, r3
 20475 0024 FB60     		str	r3, [r7, #12]
 574:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 575:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 20476              		.loc 1 575 0
 20477 0026 044B     		ldr	r3, .L47
 20478 0028 FA68     		ldr	r2, [r7, #12]
 20479 002a 5A60     		str	r2, [r3, #4]
 576:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20480              		.loc 1 576 0
 20481 002c 07F11407 		add	r7, r7, #20
 20482 0030 BD46     		mov	sp, r7
 20483 0032 80BC     		pop	{r7}
 20484 0034 7047     		bx	lr
 20485              	.L48:
 20486 0036 00BF     		.align	2
 20487              	.L47:
 20488 0038 00100240 		.word	1073876992
 20489              		.cfi_endproc
 20490              	.LFE42:
 20492              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 20493              		.align	2
 20494              		.global	RCC_GetSYSCLKSource
 20495              		.thumb
 20496              		.thumb_func
 20498              	RCC_GetSYSCLKSource:
 20499              	.LFB43:
 577:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 578:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 579:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the clock source used as system clock.
 580:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 581:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 582:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   be one of the following:
 583:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x00: HSI used as system clock
 584:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x04: HSE used as system clock
 585:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x08: PLL used as system clock
 586:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 587:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 588:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20500              		.loc 1 588 0
 20501              		.cfi_startproc
 20502              		@ args = 0, pretend = 0, frame = 0
 20503              		@ frame_needed = 1, uses_anonymous_args = 0
 20504              		@ link register save eliminated.
 20505 0000 80B4     		push	{r7}
 20506              	.LCFI41:
 20507              		.cfi_def_cfa_offset 4
 20508 0002 00AF     		add	r7, sp, #0
 20509              		.cfi_offset 7, -4
 20510              	.LCFI42:
 20511              		.cfi_def_cfa_register 7
 589:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 20512              		.loc 1 589 0
 20513 0004 044B     		ldr	r3, .L50
 20514 0006 5B68     		ldr	r3, [r3, #4]
 20515 0008 DBB2     		uxtb	r3, r3
 20516 000a 03F00C03 		and	r3, r3, #12
 20517 000e DBB2     		uxtb	r3, r3
 590:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20518              		.loc 1 590 0
 20519 0010 1846     		mov	r0, r3
 20520 0012 BD46     		mov	sp, r7
 20521 0014 80BC     		pop	{r7}
 20522 0016 7047     		bx	lr
 20523              	.L51:
 20524              		.align	2
 20525              	.L50:
 20526 0018 00100240 		.word	1073876992
 20527              		.cfi_endproc
 20528              	.LFE43:
 20530              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 20531              		.align	2
 20532              		.global	RCC_HCLKConfig
 20533              		.thumb
 20534              		.thumb_func
 20536              	RCC_HCLKConfig:
 20537              	.LFB44:
 591:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 592:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 593:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 594:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 595:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the system clock (SYSCLK).
 596:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 597:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 598:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 599:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 600:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 601:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 602:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 603:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 604:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 605:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 606:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 607:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 608:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 609:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20538              		.loc 1 609 0
 20539              		.cfi_startproc
 20540              		@ args = 0, pretend = 0, frame = 16
 20541              		@ frame_needed = 1, uses_anonymous_args = 0
 20542              		@ link register save eliminated.
 20543 0000 80B4     		push	{r7}
 20544              	.LCFI43:
 20545              		.cfi_def_cfa_offset 4
 20546 0002 85B0     		sub	sp, sp, #20
 20547              	.LCFI44:
 20548              		.cfi_def_cfa_offset 24
 20549 0004 00AF     		add	r7, sp, #0
 20550              		.cfi_offset 7, -4
 20551              	.LCFI45:
 20552              		.cfi_def_cfa_register 7
 20553 0006 7860     		str	r0, [r7, #4]
 610:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 20554              		.loc 1 610 0
 20555 0008 4FF00003 		mov	r3, #0
 20556 000c FB60     		str	r3, [r7, #12]
 611:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 612:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 613:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 20557              		.loc 1 613 0
 20558 000e 0A4B     		ldr	r3, .L53
 20559 0010 5B68     		ldr	r3, [r3, #4]
 20560 0012 FB60     		str	r3, [r7, #12]
 614:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 615:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_HPRE_Reset_Mask;
 20561              		.loc 1 615 0
 20562 0014 FB68     		ldr	r3, [r7, #12]
 20563 0016 23F0F003 		bic	r3, r3, #240
 20564 001a FB60     		str	r3, [r7, #12]
 616:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 617:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLK;
 20565              		.loc 1 617 0
 20566 001c FA68     		ldr	r2, [r7, #12]
 20567 001e 7B68     		ldr	r3, [r7, #4]
 20568 0020 42EA0303 		orr	r3, r2, r3
 20569 0024 FB60     		str	r3, [r7, #12]
 618:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 619:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 20570              		.loc 1 619 0
 20571 0026 044B     		ldr	r3, .L53
 20572 0028 FA68     		ldr	r2, [r7, #12]
 20573 002a 5A60     		str	r2, [r3, #4]
 620:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20574              		.loc 1 620 0
 20575 002c 07F11407 		add	r7, r7, #20
 20576 0030 BD46     		mov	sp, r7
 20577 0032 80BC     		pop	{r7}
 20578 0034 7047     		bx	lr
 20579              	.L54:
 20580 0036 00BF     		.align	2
 20581              	.L53:
 20582 0038 00100240 		.word	1073876992
 20583              		.cfi_endproc
 20584              	.LFE44:
 20586              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 20587              		.align	2
 20588              		.global	RCC_PCLK1Config
 20589              		.thumb
 20590              		.thumb_func
 20592              	RCC_PCLK1Config:
 20593              	.LFB45:
 621:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 622:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 623:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 624:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 625:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 626:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 627:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB1 clock = HCLK
 628:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
 629:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
 630:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
 631:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 632:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 633:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 634:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 635:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20594              		.loc 1 635 0
 20595              		.cfi_startproc
 20596              		@ args = 0, pretend = 0, frame = 16
 20597              		@ frame_needed = 1, uses_anonymous_args = 0
 20598              		@ link register save eliminated.
 20599 0000 80B4     		push	{r7}
 20600              	.LCFI46:
 20601              		.cfi_def_cfa_offset 4
 20602 0002 85B0     		sub	sp, sp, #20
 20603              	.LCFI47:
 20604              		.cfi_def_cfa_offset 24
 20605 0004 00AF     		add	r7, sp, #0
 20606              		.cfi_offset 7, -4
 20607              	.LCFI48:
 20608              		.cfi_def_cfa_register 7
 20609 0006 7860     		str	r0, [r7, #4]
 636:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 20610              		.loc 1 636 0
 20611 0008 4FF00003 		mov	r3, #0
 20612 000c FB60     		str	r3, [r7, #12]
 637:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 638:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 639:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 20613              		.loc 1 639 0
 20614 000e 0A4B     		ldr	r3, .L56
 20615 0010 5B68     		ldr	r3, [r3, #4]
 20616 0012 FB60     		str	r3, [r7, #12]
 640:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
 641:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE1_Reset_Mask;
 20617              		.loc 1 641 0
 20618 0014 FB68     		ldr	r3, [r7, #12]
 20619 0016 23F4E063 		bic	r3, r3, #1792
 20620 001a FB60     		str	r3, [r7, #12]
 642:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 643:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK;
 20621              		.loc 1 643 0
 20622 001c FA68     		ldr	r2, [r7, #12]
 20623 001e 7B68     		ldr	r3, [r7, #4]
 20624 0020 42EA0303 		orr	r3, r2, r3
 20625 0024 FB60     		str	r3, [r7, #12]
 644:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 645:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 20626              		.loc 1 645 0
 20627 0026 044B     		ldr	r3, .L56
 20628 0028 FA68     		ldr	r2, [r7, #12]
 20629 002a 5A60     		str	r2, [r3, #4]
 646:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20630              		.loc 1 646 0
 20631 002c 07F11407 		add	r7, r7, #20
 20632 0030 BD46     		mov	sp, r7
 20633 0032 80BC     		pop	{r7}
 20634 0034 7047     		bx	lr
 20635              	.L57:
 20636 0036 00BF     		.align	2
 20637              	.L56:
 20638 0038 00100240 		.word	1073876992
 20639              		.cfi_endproc
 20640              	.LFE45:
 20642              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 20643              		.align	2
 20644              		.global	RCC_PCLK2Config
 20645              		.thumb
 20646              		.thumb_func
 20648              	RCC_PCLK2Config:
 20649              	.LFB46:
 647:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 648:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 649:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 650:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 651:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 652:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 653:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB2 clock = HCLK
 654:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
 655:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
 656:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
 657:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 658:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 659:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 660:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 661:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20650              		.loc 1 661 0
 20651              		.cfi_startproc
 20652              		@ args = 0, pretend = 0, frame = 16
 20653              		@ frame_needed = 1, uses_anonymous_args = 0
 20654              		@ link register save eliminated.
 20655 0000 80B4     		push	{r7}
 20656              	.LCFI49:
 20657              		.cfi_def_cfa_offset 4
 20658 0002 85B0     		sub	sp, sp, #20
 20659              	.LCFI50:
 20660              		.cfi_def_cfa_offset 24
 20661 0004 00AF     		add	r7, sp, #0
 20662              		.cfi_offset 7, -4
 20663              	.LCFI51:
 20664              		.cfi_def_cfa_register 7
 20665 0006 7860     		str	r0, [r7, #4]
 662:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 20666              		.loc 1 662 0
 20667 0008 4FF00003 		mov	r3, #0
 20668 000c FB60     		str	r3, [r7, #12]
 663:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 664:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 665:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 20669              		.loc 1 665 0
 20670 000e 0B4B     		ldr	r3, .L59
 20671 0010 5B68     		ldr	r3, [r3, #4]
 20672 0012 FB60     		str	r3, [r7, #12]
 666:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 667:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE2_Reset_Mask;
 20673              		.loc 1 667 0
 20674 0014 FB68     		ldr	r3, [r7, #12]
 20675 0016 23F46053 		bic	r3, r3, #14336
 20676 001a FB60     		str	r3, [r7, #12]
 668:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 669:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 20677              		.loc 1 669 0
 20678 001c 7B68     		ldr	r3, [r7, #4]
 20679 001e 4FEAC303 		lsl	r3, r3, #3
 20680 0022 FA68     		ldr	r2, [r7, #12]
 20681 0024 42EA0303 		orr	r3, r2, r3
 20682 0028 FB60     		str	r3, [r7, #12]
 670:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 671:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 20683              		.loc 1 671 0
 20684 002a 044B     		ldr	r3, .L59
 20685 002c FA68     		ldr	r2, [r7, #12]
 20686 002e 5A60     		str	r2, [r3, #4]
 672:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20687              		.loc 1 672 0
 20688 0030 07F11407 		add	r7, r7, #20
 20689 0034 BD46     		mov	sp, r7
 20690 0036 80BC     		pop	{r7}
 20691 0038 7047     		bx	lr
 20692              	.L60:
 20693 003a 00BF     		.align	2
 20694              	.L59:
 20695 003c 00100240 		.word	1073876992
 20696              		.cfi_endproc
 20697              	.LFE46:
 20699              		.section	.text.RCC_ITConfig,"ax",%progbits
 20700              		.align	2
 20701              		.global	RCC_ITConfig
 20702              		.thumb
 20703              		.thumb_func
 20705              	RCC_ITConfig:
 20706              	.LFB47:
 673:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 674:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 675:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 676:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
 677:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 678:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
 679:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values        
 680:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 681:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 682:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 683:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 684:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 685:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
 686:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
 687:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 688:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
 689:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values        
 690:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 691:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 692:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 693:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 694:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 695:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *       
 696:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 697:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 698:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 699:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 700:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
 701:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20707              		.loc 1 701 0
 20708              		.cfi_startproc
 20709              		@ args = 0, pretend = 0, frame = 8
 20710              		@ frame_needed = 1, uses_anonymous_args = 0
 20711              		@ link register save eliminated.
 20712 0000 80B4     		push	{r7}
 20713              	.LCFI52:
 20714              		.cfi_def_cfa_offset 4
 20715 0002 83B0     		sub	sp, sp, #12
 20716              	.LCFI53:
 20717              		.cfi_def_cfa_offset 16
 20718 0004 00AF     		add	r7, sp, #0
 20719              		.cfi_offset 7, -4
 20720              	.LCFI54:
 20721              		.cfi_def_cfa_register 7
 20722 0006 0246     		mov	r2, r0
 20723 0008 0B46     		mov	r3, r1
 20724 000a FA71     		strb	r2, [r7, #7]
 20725 000c BB71     		strb	r3, [r7, #6]
 702:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 703:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 704:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 705:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 20726              		.loc 1 705 0
 20727 000e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 20728 0010 002B     		cmp	r3, #0
 20729 0012 09D0     		beq	.L62
 706:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 707:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
 708:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 20730              		.loc 1 708 0
 20731 0014 0D4B     		ldr	r3, .L64
 20732 0016 0D4A     		ldr	r2, .L64
 20733 0018 1278     		ldrb	r2, [r2, #0]
 20734 001a D1B2     		uxtb	r1, r2
 20735 001c FA79     		ldrb	r2, [r7, #7]
 20736 001e 41EA0202 		orr	r2, r1, r2
 20737 0022 D2B2     		uxtb	r2, r2
 20738 0024 1A70     		strb	r2, [r3, #0]
 20739 0026 0BE0     		b	.L61
 20740              	.L62:
 709:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 710:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 711:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 712:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
 713:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 20741              		.loc 1 713 0
 20742 0028 084B     		ldr	r3, .L64
 20743 002a 084A     		ldr	r2, .L64
 20744 002c 1278     		ldrb	r2, [r2, #0]
 20745 002e D1B2     		uxtb	r1, r2
 20746 0030 FA79     		ldrb	r2, [r7, #7]
 20747 0032 6FEA0202 		mvn	r2, r2
 20748 0036 D2B2     		uxtb	r2, r2
 20749 0038 01EA0202 		and	r2, r1, r2
 20750 003c D2B2     		uxtb	r2, r2
 20751 003e 1A70     		strb	r2, [r3, #0]
 20752              	.L61:
 714:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 715:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20753              		.loc 1 715 0
 20754 0040 07F10C07 		add	r7, r7, #12
 20755 0044 BD46     		mov	sp, r7
 20756 0046 80BC     		pop	{r7}
 20757 0048 7047     		bx	lr
 20758              	.L65:
 20759 004a 00BF     		.align	2
 20760              	.L64:
 20761 004c 09100240 		.word	1073877001
 20762              		.cfi_endproc
 20763              	.LFE47:
 20765              		.section	.text.RCC_OTGFSCLKConfig,"ax",%progbits
 20766              		.align	2
 20767              		.global	RCC_OTGFSCLKConfig
 20768              		.thumb
 20769              		.thumb_func
 20771              	RCC_OTGFSCLKConfig:
 20772              	.LFB48:
 716:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 717:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 718:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 719:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 720:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_USBCLKSource: specifies the USB clock source. This clock is 
 721:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   derived from the PLL output.
 722:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 723:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB 
 724:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *                                     clock source
 725:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
 726:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 727:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 728:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
 729:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 730:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 731:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
 732:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 733:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 734:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 735:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 736:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 737:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB OTG FS clock (OTGFSCLK).
 738:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This function applies only to STM32 Connectivity line devices.
 739:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
 740:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This clock is derived from the PLL output.
 741:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 742:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clo
 743:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clo
 744:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 745:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 746:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
 747:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20773              		.loc 1 747 0
 20774              		.cfi_startproc
 20775              		@ args = 0, pretend = 0, frame = 8
 20776              		@ frame_needed = 1, uses_anonymous_args = 0
 20777              		@ link register save eliminated.
 20778 0000 80B4     		push	{r7}
 20779              	.LCFI55:
 20780              		.cfi_def_cfa_offset 4
 20781 0002 83B0     		sub	sp, sp, #12
 20782              	.LCFI56:
 20783              		.cfi_def_cfa_offset 16
 20784 0004 00AF     		add	r7, sp, #0
 20785              		.cfi_offset 7, -4
 20786              	.LCFI57:
 20787              		.cfi_def_cfa_register 7
 20788 0006 7860     		str	r0, [r7, #4]
 748:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 749:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
 750:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 751:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 20789              		.loc 1 751 0
 20790 0008 034B     		ldr	r3, .L67
 20791 000a 7A68     		ldr	r2, [r7, #4]
 20792 000c 1A60     		str	r2, [r3, #0]
 752:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20793              		.loc 1 752 0
 20794 000e 07F10C07 		add	r7, r7, #12
 20795 0012 BD46     		mov	sp, r7
 20796 0014 80BC     		pop	{r7}
 20797 0016 7047     		bx	lr
 20798              	.L68:
 20799              		.align	2
 20800              	.L67:
 20801 0018 D8004242 		.word	1111621848
 20802              		.cfi_endproc
 20803              	.LFE48:
 20805              		.section	.text.RCC_ADCCLKConfig,"ax",%progbits
 20806              		.align	2
 20807              		.global	RCC_ADCCLKConfig
 20808              		.thumb
 20809              		.thumb_func
 20811              	RCC_ADCCLKConfig:
 20812              	.LFB49:
 753:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 754:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 755:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 756:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 757:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PCLK2: defines the ADC clock divider. This clock is derived from 
 758:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the APB2 clock (PCLK2).
 759:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 760:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
 761:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
 762:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
 763:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
 764:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 765:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 766:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
 767:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20813              		.loc 1 767 0
 20814              		.cfi_startproc
 20815              		@ args = 0, pretend = 0, frame = 16
 20816              		@ frame_needed = 1, uses_anonymous_args = 0
 20817              		@ link register save eliminated.
 20818 0000 80B4     		push	{r7}
 20819              	.LCFI58:
 20820              		.cfi_def_cfa_offset 4
 20821 0002 85B0     		sub	sp, sp, #20
 20822              	.LCFI59:
 20823              		.cfi_def_cfa_offset 24
 20824 0004 00AF     		add	r7, sp, #0
 20825              		.cfi_offset 7, -4
 20826              	.LCFI60:
 20827              		.cfi_def_cfa_register 7
 20828 0006 7860     		str	r0, [r7, #4]
 768:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 20829              		.loc 1 768 0
 20830 0008 4FF00003 		mov	r3, #0
 20831 000c FB60     		str	r3, [r7, #12]
 769:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 770:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
 771:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 20832              		.loc 1 771 0
 20833 000e 0A4B     		ldr	r3, .L70
 20834 0010 5B68     		ldr	r3, [r3, #4]
 20835 0012 FB60     		str	r3, [r7, #12]
 772:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
 773:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_ADCPRE_Reset_Mask;
 20836              		.loc 1 773 0
 20837 0014 FB68     		ldr	r3, [r7, #12]
 20838 0016 23F44043 		bic	r3, r3, #49152
 20839 001a FB60     		str	r3, [r7, #12]
 774:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 775:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PCLK2;
 20840              		.loc 1 775 0
 20841 001c FA68     		ldr	r2, [r7, #12]
 20842 001e 7B68     		ldr	r3, [r7, #4]
 20843 0020 42EA0303 		orr	r3, r2, r3
 20844 0024 FB60     		str	r3, [r7, #12]
 776:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 777:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 20845              		.loc 1 777 0
 20846 0026 044B     		ldr	r3, .L70
 20847 0028 FA68     		ldr	r2, [r7, #12]
 20848 002a 5A60     		str	r2, [r3, #4]
 778:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20849              		.loc 1 778 0
 20850 002c 07F11407 		add	r7, r7, #20
 20851 0030 BD46     		mov	sp, r7
 20852 0032 80BC     		pop	{r7}
 20853 0034 7047     		bx	lr
 20854              	.L71:
 20855 0036 00BF     		.align	2
 20856              	.L70:
 20857 0038 00100240 		.word	1073876992
 20858              		.cfi_endproc
 20859              	.LFE49:
 20861              		.section	.text.RCC_I2S2CLKConfig,"ax",%progbits
 20862              		.align	2
 20863              		.global	RCC_I2S2CLKConfig
 20864              		.thumb
 20865              		.thumb_func
 20867              	RCC_I2S2CLKConfig:
 20868              	.LFB50:
 779:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 780:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 781:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 782:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S2 clock source(I2S2CLK).
 783:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 784:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S2 APB clock.
 785:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 786:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S2CLKSource: specifies the I2S2 clock source.
 787:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 788:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
 789:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
 790:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 791:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 792:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
 793:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20869              		.loc 1 793 0
 20870              		.cfi_startproc
 20871              		@ args = 0, pretend = 0, frame = 8
 20872              		@ frame_needed = 1, uses_anonymous_args = 0
 20873              		@ link register save eliminated.
 20874 0000 80B4     		push	{r7}
 20875              	.LCFI61:
 20876              		.cfi_def_cfa_offset 4
 20877 0002 83B0     		sub	sp, sp, #12
 20878              	.LCFI62:
 20879              		.cfi_def_cfa_offset 16
 20880 0004 00AF     		add	r7, sp, #0
 20881              		.cfi_offset 7, -4
 20882              	.LCFI63:
 20883              		.cfi_def_cfa_register 7
 20884 0006 7860     		str	r0, [r7, #4]
 794:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 795:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
 796:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 797:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 20885              		.loc 1 797 0
 20886 0008 034B     		ldr	r3, .L73
 20887 000a 7A68     		ldr	r2, [r7, #4]
 20888 000c 1A60     		str	r2, [r3, #0]
 798:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20889              		.loc 1 798 0
 20890 000e 07F10C07 		add	r7, r7, #12
 20891 0012 BD46     		mov	sp, r7
 20892 0014 80BC     		pop	{r7}
 20893 0016 7047     		bx	lr
 20894              	.L74:
 20895              		.align	2
 20896              	.L73:
 20897 0018 C4054242 		.word	1111623108
 20898              		.cfi_endproc
 20899              	.LFE50:
 20901              		.section	.text.RCC_I2S3CLKConfig,"ax",%progbits
 20902              		.align	2
 20903              		.global	RCC_I2S3CLKConfig
 20904              		.thumb
 20905              		.thumb_func
 20907              	RCC_I2S3CLKConfig:
 20908              	.LFB51:
 799:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 800:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 801:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S3 clock source(I2S2CLK).
 802:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 803:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S3 APB clock.
 804:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 805:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S3CLKSource: specifies the I2S3 clock source.
 806:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 807:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
 808:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
 809:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 810:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 811:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
 812:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20909              		.loc 1 812 0
 20910              		.cfi_startproc
 20911              		@ args = 0, pretend = 0, frame = 8
 20912              		@ frame_needed = 1, uses_anonymous_args = 0
 20913              		@ link register save eliminated.
 20914 0000 80B4     		push	{r7}
 20915              	.LCFI64:
 20916              		.cfi_def_cfa_offset 4
 20917 0002 83B0     		sub	sp, sp, #12
 20918              	.LCFI65:
 20919              		.cfi_def_cfa_offset 16
 20920 0004 00AF     		add	r7, sp, #0
 20921              		.cfi_offset 7, -4
 20922              	.LCFI66:
 20923              		.cfi_def_cfa_register 7
 20924 0006 7860     		str	r0, [r7, #4]
 813:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 814:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
 815:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 816:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 20925              		.loc 1 816 0
 20926 0008 034B     		ldr	r3, .L76
 20927 000a 7A68     		ldr	r2, [r7, #4]
 20928 000c 1A60     		str	r2, [r3, #0]
 817:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20929              		.loc 1 817 0
 20930 000e 07F10C07 		add	r7, r7, #12
 20931 0012 BD46     		mov	sp, r7
 20932 0014 80BC     		pop	{r7}
 20933 0016 7047     		bx	lr
 20934              	.L77:
 20935              		.align	2
 20936              	.L76:
 20937 0018 C8054242 		.word	1111623112
 20938              		.cfi_endproc
 20939              	.LFE51:
 20941              		.section	.text.RCC_LSEConfig,"ax",%progbits
 20942              		.align	2
 20943              		.global	RCC_LSEConfig
 20944              		.thumb
 20945              		.thumb_func
 20947              	RCC_LSEConfig:
 20948              	.LFB52:
 818:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 819:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 820:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 821:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 822:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 823:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 824:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_OFF: LSE oscillator OFF
 825:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_ON: LSE oscillator ON
 826:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 827:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 828:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 829:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 830:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 20949              		.loc 1 830 0
 20950              		.cfi_startproc
 20951              		@ args = 0, pretend = 0, frame = 8
 20952              		@ frame_needed = 1, uses_anonymous_args = 0
 20953              		@ link register save eliminated.
 20954 0000 80B4     		push	{r7}
 20955              	.LCFI67:
 20956              		.cfi_def_cfa_offset 4
 20957 0002 83B0     		sub	sp, sp, #12
 20958              	.LCFI68:
 20959              		.cfi_def_cfa_offset 16
 20960 0004 00AF     		add	r7, sp, #0
 20961              		.cfi_offset 7, -4
 20962              	.LCFI69:
 20963              		.cfi_def_cfa_register 7
 20964 0006 0346     		mov	r3, r0
 20965 0008 FB71     		strb	r3, [r7, #7]
 831:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 832:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 833:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 834:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON bit */
 835:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 20966              		.loc 1 835 0
 20967 000a 0E4B     		ldr	r3, .L83
 20968 000c 4FF00002 		mov	r2, #0
 20969 0010 1A70     		strb	r2, [r3, #0]
 836:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 837:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 20970              		.loc 1 837 0
 20971 0012 0C4B     		ldr	r3, .L83
 20972 0014 4FF00002 		mov	r2, #0
 20973 0018 1A70     		strb	r2, [r3, #0]
 838:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 839:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_LSE)
 20974              		.loc 1 839 0
 20975 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 20976 001c 012B     		cmp	r3, #1
 20977 001e 02D0     		beq	.L80
 20978 0020 042B     		cmp	r3, #4
 20979 0022 05D0     		beq	.L81
 840:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 841:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_ON:
 842:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEON bit */
 843:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 844:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 845:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 846:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_Bypass:
 847:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEBYP and LSEON bits */
 848:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 849:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;            
 850:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 851:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 852:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;      
 20980              		.loc 1 852 0
 20981 0024 09E0     		b	.L78
 20982              	.L80:
 843:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 20983              		.loc 1 843 0
 20984 0026 074B     		ldr	r3, .L83
 20985 0028 4FF00102 		mov	r2, #1
 20986 002c 1A70     		strb	r2, [r3, #0]
 844:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 20987              		.loc 1 844 0
 20988 002e 04E0     		b	.L78
 20989              	.L81:
 848:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 20990              		.loc 1 848 0
 20991 0030 044B     		ldr	r3, .L83
 20992 0032 4FF00502 		mov	r2, #5
 20993 0036 1A70     		strb	r2, [r3, #0]
 849:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;            
 20994              		.loc 1 849 0
 20995 0038 00BF     		nop
 20996              	.L78:
 853:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 854:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 20997              		.loc 1 854 0
 20998 003a 07F10C07 		add	r7, r7, #12
 20999 003e BD46     		mov	sp, r7
 21000 0040 80BC     		pop	{r7}
 21001 0042 7047     		bx	lr
 21002              	.L84:
 21003              		.align	2
 21004              	.L83:
 21005 0044 20100240 		.word	1073877024
 21006              		.cfi_endproc
 21007              	.LFE52:
 21009              		.section	.text.RCC_LSICmd,"ax",%progbits
 21010              		.align	2
 21011              		.global	RCC_LSICmd
 21012              		.thumb
 21013              		.thumb_func
 21015              	RCC_LSICmd:
 21016              	.LFB53:
 855:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 856:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 857:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 858:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 859:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
 860:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 861:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 862:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 863:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21017              		.loc 1 863 0
 21018              		.cfi_startproc
 21019              		@ args = 0, pretend = 0, frame = 8
 21020              		@ frame_needed = 1, uses_anonymous_args = 0
 21021              		@ link register save eliminated.
 21022 0000 80B4     		push	{r7}
 21023              	.LCFI70:
 21024              		.cfi_def_cfa_offset 4
 21025 0002 83B0     		sub	sp, sp, #12
 21026              	.LCFI71:
 21027              		.cfi_def_cfa_offset 16
 21028 0004 00AF     		add	r7, sp, #0
 21029              		.cfi_offset 7, -4
 21030              	.LCFI72:
 21031              		.cfi_def_cfa_register 7
 21032 0006 0346     		mov	r3, r0
 21033 0008 FB71     		strb	r3, [r7, #7]
 864:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 865:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 866:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 21034              		.loc 1 866 0
 21035 000a 044B     		ldr	r3, .L86
 21036 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 21037 000e 1A60     		str	r2, [r3, #0]
 867:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21038              		.loc 1 867 0
 21039 0010 07F10C07 		add	r7, r7, #12
 21040 0014 BD46     		mov	sp, r7
 21041 0016 80BC     		pop	{r7}
 21042 0018 7047     		bx	lr
 21043              	.L87:
 21044 001a 00BF     		.align	2
 21045              	.L86:
 21046 001c 80044242 		.word	1111622784
 21047              		.cfi_endproc
 21048              	.LFE53:
 21050              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 21051              		.align	2
 21052              		.global	RCC_RTCCLKConfig
 21053              		.thumb
 21054              		.thumb_func
 21056              	RCC_RTCCLKConfig:
 21057              	.LFB54:
 868:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 869:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 870:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 871:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
 872:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 873:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 874:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 875:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 876:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 877:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 878:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 879:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 880:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21058              		.loc 1 880 0
 21059              		.cfi_startproc
 21060              		@ args = 0, pretend = 0, frame = 8
 21061              		@ frame_needed = 1, uses_anonymous_args = 0
 21062              		@ link register save eliminated.
 21063 0000 80B4     		push	{r7}
 21064              	.LCFI73:
 21065              		.cfi_def_cfa_offset 4
 21066 0002 83B0     		sub	sp, sp, #12
 21067              	.LCFI74:
 21068              		.cfi_def_cfa_offset 16
 21069 0004 00AF     		add	r7, sp, #0
 21070              		.cfi_offset 7, -4
 21071              	.LCFI75:
 21072              		.cfi_def_cfa_register 7
 21073 0006 7860     		str	r0, [r7, #4]
 881:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 882:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 883:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 884:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 21074              		.loc 1 884 0
 21075 0008 054B     		ldr	r3, .L89
 21076 000a 054A     		ldr	r2, .L89
 21077 000c 116A     		ldr	r1, [r2, #32]
 21078 000e 7A68     		ldr	r2, [r7, #4]
 21079 0010 41EA0202 		orr	r2, r1, r2
 21080 0014 1A62     		str	r2, [r3, #32]
 885:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21081              		.loc 1 885 0
 21082 0016 07F10C07 		add	r7, r7, #12
 21083 001a BD46     		mov	sp, r7
 21084 001c 80BC     		pop	{r7}
 21085 001e 7047     		bx	lr
 21086              	.L90:
 21087              		.align	2
 21088              	.L89:
 21089 0020 00100240 		.word	1073876992
 21090              		.cfi_endproc
 21091              	.LFE54:
 21093              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 21094              		.align	2
 21095              		.global	RCC_RTCCLKCmd
 21096              		.thumb
 21097              		.thumb_func
 21099              	RCC_RTCCLKCmd:
 21100              	.LFB55:
 886:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 887:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 888:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the RTC clock.
 889:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 890:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 891:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 892:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 893:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 894:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21101              		.loc 1 894 0
 21102              		.cfi_startproc
 21103              		@ args = 0, pretend = 0, frame = 8
 21104              		@ frame_needed = 1, uses_anonymous_args = 0
 21105              		@ link register save eliminated.
 21106 0000 80B4     		push	{r7}
 21107              	.LCFI76:
 21108              		.cfi_def_cfa_offset 4
 21109 0002 83B0     		sub	sp, sp, #12
 21110              	.LCFI77:
 21111              		.cfi_def_cfa_offset 16
 21112 0004 00AF     		add	r7, sp, #0
 21113              		.cfi_offset 7, -4
 21114              	.LCFI78:
 21115              		.cfi_def_cfa_register 7
 21116 0006 0346     		mov	r3, r0
 21117 0008 FB71     		strb	r3, [r7, #7]
 895:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 896:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 897:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 21118              		.loc 1 897 0
 21119 000a 044B     		ldr	r3, .L92
 21120 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 21121 000e 1A60     		str	r2, [r3, #0]
 898:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21122              		.loc 1 898 0
 21123 0010 07F10C07 		add	r7, r7, #12
 21124 0014 BD46     		mov	sp, r7
 21125 0016 80BC     		pop	{r7}
 21126 0018 7047     		bx	lr
 21127              	.L93:
 21128 001a 00BF     		.align	2
 21129              	.L92:
 21130 001c 3C044242 		.word	1111622716
 21131              		.cfi_endproc
 21132              	.LFE55:
 21134              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 21135              		.align	2
 21136              		.global	RCC_GetClocksFreq
 21137              		.thumb
 21138              		.thumb_func
 21140              	RCC_GetClocksFreq:
 21141              	.LFB56:
 899:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 900:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 901:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 902:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 903:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *         the clocks frequencies.
 904:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The result of this function could be not correct when using 
 905:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *         fractional value for HSE crystal.  
 906:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 907:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 908:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 909:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21142              		.loc 1 909 0
 21143              		.cfi_startproc
 21144              		@ args = 0, pretend = 0, frame = 40
 21145              		@ frame_needed = 1, uses_anonymous_args = 0
 21146              		@ link register save eliminated.
 21147 0000 80B4     		push	{r7}
 21148              	.LCFI79:
 21149              		.cfi_def_cfa_offset 4
 21150 0002 8BB0     		sub	sp, sp, #44
 21151              	.LCFI80:
 21152              		.cfi_def_cfa_offset 48
 21153 0004 00AF     		add	r7, sp, #0
 21154              		.cfi_offset 7, -4
 21155              	.LCFI81:
 21156              		.cfi_def_cfa_register 7
 21157 0006 7860     		str	r0, [r7, #4]
 910:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 21158              		.loc 1 910 0
 21159 0008 4FF00003 		mov	r3, #0
 21160 000c 3B62     		str	r3, [r7, #32]
 21161 000e 4FF00003 		mov	r3, #0
 21162 0012 7B62     		str	r3, [r7, #36]
 21163 0014 4FF00003 		mov	r3, #0
 21164 0018 FB61     		str	r3, [r7, #28]
 21165 001a 4FF00003 		mov	r3, #0
 21166 001e BB61     		str	r3, [r7, #24]
 911:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 912:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef  STM32F10X_CL
 913:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 21167              		.loc 1 913 0
 21168 0020 4FF00003 		mov	r3, #0
 21169 0024 7B61     		str	r3, [r7, #20]
 21170 0026 4FF00003 		mov	r3, #0
 21171 002a 3B61     		str	r3, [r7, #16]
 21172 002c 4FF00003 		mov	r3, #0
 21173 0030 FB60     		str	r3, [r7, #12]
 21174 0032 4FF00003 		mov	r3, #0
 21175 0036 BB60     		str	r3, [r7, #8]
 914:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 915:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 916:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 917:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t prediv1factor = 0;
 918:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 919:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     
 920:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 921:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_SWS_Mask;
 21176              		.loc 1 921 0
 21177 0038 694B     		ldr	r3, .L106
 21178 003a 5B68     		ldr	r3, [r3, #4]
 21179 003c 03F00C03 		and	r3, r3, #12
 21180 0040 3B62     		str	r3, [r7, #32]
 922:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 923:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch (tmp)
 21181              		.loc 1 923 0
 21182 0042 3B6A     		ldr	r3, [r7, #32]
 21183 0044 042B     		cmp	r3, #4
 21184 0046 07D0     		beq	.L97
 21185 0048 082B     		cmp	r3, #8
 21186 004a 09D0     		beq	.L98
 21187 004c 002B     		cmp	r3, #0
 21188 004e 65D1     		bne	.L105
 21189              	.L96:
 924:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 925:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x00:  /* HSI used as system clock */
 926:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 21190              		.loc 1 926 0
 21191 0050 7B68     		ldr	r3, [r7, #4]
 21192 0052 644A     		ldr	r2, .L106+4
 21193 0054 1A60     		str	r2, [r3, #0]
 927:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 21194              		.loc 1 927 0
 21195 0056 65E0     		b	.L99
 21196              	.L97:
 928:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 929:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 21197              		.loc 1 929 0
 21198 0058 7B68     		ldr	r3, [r7, #4]
 21199 005a 634A     		ldr	r2, .L106+8
 21200 005c 1A60     		str	r2, [r3, #0]
 930:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 21201              		.loc 1 930 0
 21202 005e 61E0     		b	.L99
 21203              	.L98:
 931:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 932:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 933:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 934:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 21204              		.loc 1 934 0
 21205 0060 5F4B     		ldr	r3, .L106
 21206 0062 5B68     		ldr	r3, [r3, #4]
 21207 0064 03F47013 		and	r3, r3, #3932160
 21208 0068 7B62     		str	r3, [r7, #36]
 935:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 21209              		.loc 1 935 0
 21210 006a 5D4B     		ldr	r3, .L106
 21211 006c 5B68     		ldr	r3, [r3, #4]
 21212 006e 03F48033 		and	r3, r3, #65536
 21213 0072 FB61     		str	r3, [r7, #28]
 936:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 937:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL      
 938:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 939:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 940:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 941:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 942:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 943:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 944:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 945:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {
 946:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 947:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 948:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 949:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 950:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #else
 951:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         /* HSE selected as PLL clock entry */
 952:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 953:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 954:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 955:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 956:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 957:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {
 958:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 959:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 960:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #endif
 961:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 962:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 963:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = pllmull >> 18;
 21214              		.loc 1 963 0
 21215 0074 7B6A     		ldr	r3, [r7, #36]
 21216 0076 4FEA9343 		lsr	r3, r3, #18
 21217 007a 7B62     		str	r3, [r7, #36]
 964:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 965:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllmull != 0x0D)
 21218              		.loc 1 965 0
 21219 007c 7B6A     		ldr	r3, [r7, #36]
 21220 007e 0D2B     		cmp	r3, #13
 21221 0080 04D0     		beq	.L100
 966:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {
 967:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****          pllmull += 2;
 21222              		.loc 1 967 0
 21223 0082 7B6A     		ldr	r3, [r7, #36]
 21224 0084 03F10203 		add	r3, r3, #2
 21225 0088 7B62     		str	r3, [r7, #36]
 21226 008a 02E0     		b	.L101
 21227              	.L100:
 968:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 969:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 970:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 971:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         pllmull = 13 / 2; 
 21228              		.loc 1 971 0
 21229 008c 4FF00603 		mov	r3, #6
 21230 0090 7B62     		str	r3, [r7, #36]
 21231              	.L101:
 972:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 973:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****             
 974:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 21232              		.loc 1 974 0
 21233 0092 FB69     		ldr	r3, [r7, #28]
 21234 0094 002B     		cmp	r3, #0
 21235 0096 06D1     		bne	.L102
 975:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 976:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 21236              		.loc 1 976 0
 21237 0098 7B6A     		ldr	r3, [r7, #36]
 21238 009a 544A     		ldr	r2, .L106+12
 21239 009c 02FB03F2 		mul	r2, r2, r3
 21240 00a0 7B68     		ldr	r3, [r7, #4]
 21241 00a2 1A60     		str	r2, [r3, #0]
 977:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 978:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 979:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* PREDIV1 selected as PLL clock entry */
 980:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
 981:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         /* Get PREDIV1 clock source and division factor */
 982:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 983:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 984:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
 985:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 986:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         { /* HSE oscillator clock selected as PREDIV1 clock entry */
 987:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;          
 988:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 989:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 990:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 991:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           
 992:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 993:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 994:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 995:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor)
 996:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 997:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 998:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 999:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 21242              		.loc 1 999 0
 21243 00a4 3EE0     		b	.L99
 21244              	.L102:
 982:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 21245              		.loc 1 982 0
 21246 00a6 4E4B     		ldr	r3, .L106
 21247 00a8 DB6A     		ldr	r3, [r3, #44]
 21248 00aa 03F48033 		and	r3, r3, #65536
 21249 00ae 7B61     		str	r3, [r7, #20]
 983:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 21250              		.loc 1 983 0
 21251 00b0 4B4B     		ldr	r3, .L106
 21252 00b2 DB6A     		ldr	r3, [r3, #44]
 21253 00b4 03F00F03 		and	r3, r3, #15
 21254 00b8 03F10103 		add	r3, r3, #1
 21255 00bc 3B61     		str	r3, [r7, #16]
 985:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 21256              		.loc 1 985 0
 21257 00be 7B69     		ldr	r3, [r7, #20]
 21258 00c0 002B     		cmp	r3, #0
 21259 00c2 09D1     		bne	.L104
 987:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;          
 21260              		.loc 1 987 0
 21261 00c4 484A     		ldr	r2, .L106+8
 21262 00c6 3B69     		ldr	r3, [r7, #16]
 21263 00c8 B2FBF3F3 		udiv	r3, r2, r3
 21264 00cc 7A6A     		ldr	r2, [r7, #36]
 21265 00ce 02FB03F2 		mul	r2, r2, r3
 21266 00d2 7B68     		ldr	r3, [r7, #4]
 21267 00d4 1A60     		str	r2, [r3, #0]
 21268              		.loc 1 999 0
 21269 00d6 25E0     		b	.L99
 21270              	.L104:
 993:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 21271              		.loc 1 993 0
 21272 00d8 414B     		ldr	r3, .L106
 21273 00da DB6A     		ldr	r3, [r3, #44]
 21274 00dc 03F0F003 		and	r3, r3, #240
 21275 00e0 4FEA1313 		lsr	r3, r3, #4
 21276 00e4 03F10103 		add	r3, r3, #1
 21277 00e8 FB60     		str	r3, [r7, #12]
 994:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 21278              		.loc 1 994 0
 21279 00ea 3D4B     		ldr	r3, .L106
 21280 00ec DB6A     		ldr	r3, [r3, #44]
 21281 00ee 03F47063 		and	r3, r3, #3840
 21282 00f2 4FEA1323 		lsr	r3, r3, #8
 21283 00f6 03F10203 		add	r3, r3, #2
 21284 00fa BB60     		str	r3, [r7, #8]
 995:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor)
 21285              		.loc 1 995 0
 21286 00fc 3A4A     		ldr	r2, .L106+8
 21287 00fe FB68     		ldr	r3, [r7, #12]
 21288 0100 B2FBF3F3 		udiv	r3, r2, r3
 21289 0104 BA68     		ldr	r2, [r7, #8]
 21290 0106 02FB03F2 		mul	r2, r2, r3
 21291 010a 3B69     		ldr	r3, [r7, #16]
 21292 010c B2FBF3F3 		udiv	r3, r2, r3
 21293 0110 7A6A     		ldr	r2, [r7, #36]
 21294 0112 02FB03F2 		mul	r2, r2, r3
 21295 0116 7B68     		ldr	r3, [r7, #4]
 21296 0118 1A60     		str	r2, [r3, #0]
 21297              		.loc 1 999 0
 21298 011a 03E0     		b	.L99
 21299              	.L105:
1000:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1001:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
1002:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 21300              		.loc 1 1002 0
 21301 011c 7B68     		ldr	r3, [r7, #4]
 21302 011e 314A     		ldr	r2, .L106+4
 21303 0120 1A60     		str	r2, [r3, #0]
1003:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 21304              		.loc 1 1003 0
 21305 0122 00BF     		nop
 21306              	.L99:
1004:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1005:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1006:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1007:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get HCLK prescaler */
1008:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 21307              		.loc 1 1008 0
 21308 0124 2E4B     		ldr	r3, .L106
 21309 0126 5B68     		ldr	r3, [r3, #4]
 21310 0128 03F0F003 		and	r3, r3, #240
 21311 012c 3B62     		str	r3, [r7, #32]
1009:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 21312              		.loc 1 1009 0
 21313 012e 3B6A     		ldr	r3, [r7, #32]
 21314 0130 4FEA1313 		lsr	r3, r3, #4
 21315 0134 3B62     		str	r3, [r7, #32]
1010:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 21316              		.loc 1 1010 0
 21317 0136 2E4A     		ldr	r2, .L106+16
 21318 0138 3B6A     		ldr	r3, [r7, #32]
 21319 013a D318     		adds	r3, r2, r3
 21320 013c 1B78     		ldrb	r3, [r3, #0]
 21321 013e DBB2     		uxtb	r3, r3
 21322 0140 BB61     		str	r3, [r7, #24]
1011:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
1012:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 21323              		.loc 1 1012 0
 21324 0142 7B68     		ldr	r3, [r7, #4]
 21325 0144 1A68     		ldr	r2, [r3, #0]
 21326 0146 BB69     		ldr	r3, [r7, #24]
 21327 0148 22FA03F2 		lsr	r2, r2, r3
 21328 014c 7B68     		ldr	r3, [r7, #4]
 21329 014e 5A60     		str	r2, [r3, #4]
1013:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
1014:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 21330              		.loc 1 1014 0
 21331 0150 234B     		ldr	r3, .L106
 21332 0152 5B68     		ldr	r3, [r3, #4]
 21333 0154 03F4E063 		and	r3, r3, #1792
 21334 0158 3B62     		str	r3, [r7, #32]
1015:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
 21335              		.loc 1 1015 0
 21336 015a 3B6A     		ldr	r3, [r7, #32]
 21337 015c 4FEA1323 		lsr	r3, r3, #8
 21338 0160 3B62     		str	r3, [r7, #32]
1016:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 21339              		.loc 1 1016 0
 21340 0162 234A     		ldr	r2, .L106+16
 21341 0164 3B6A     		ldr	r3, [r7, #32]
 21342 0166 D318     		adds	r3, r2, r3
 21343 0168 1B78     		ldrb	r3, [r3, #0]
 21344 016a DBB2     		uxtb	r3, r3
 21345 016c BB61     		str	r3, [r7, #24]
1017:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
1018:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 21346              		.loc 1 1018 0
 21347 016e 7B68     		ldr	r3, [r7, #4]
 21348 0170 5A68     		ldr	r2, [r3, #4]
 21349 0172 BB69     		ldr	r3, [r7, #24]
 21350 0174 22FA03F2 		lsr	r2, r2, r3
 21351 0178 7B68     		ldr	r3, [r7, #4]
 21352 017a 9A60     		str	r2, [r3, #8]
1019:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
1020:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 21353              		.loc 1 1020 0
 21354 017c 184B     		ldr	r3, .L106
 21355 017e 5B68     		ldr	r3, [r3, #4]
 21356 0180 03F46053 		and	r3, r3, #14336
 21357 0184 3B62     		str	r3, [r7, #32]
1021:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
 21358              		.loc 1 1021 0
 21359 0186 3B6A     		ldr	r3, [r7, #32]
 21360 0188 4FEAD323 		lsr	r3, r3, #11
 21361 018c 3B62     		str	r3, [r7, #32]
1022:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 21362              		.loc 1 1022 0
 21363 018e 184A     		ldr	r2, .L106+16
 21364 0190 3B6A     		ldr	r3, [r7, #32]
 21365 0192 D318     		adds	r3, r2, r3
 21366 0194 1B78     		ldrb	r3, [r3, #0]
 21367 0196 DBB2     		uxtb	r3, r3
 21368 0198 BB61     		str	r3, [r7, #24]
1023:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
1024:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 21369              		.loc 1 1024 0
 21370 019a 7B68     		ldr	r3, [r7, #4]
 21371 019c 5A68     		ldr	r2, [r3, #4]
 21372 019e BB69     		ldr	r3, [r7, #24]
 21373 01a0 22FA03F2 		lsr	r2, r2, r3
 21374 01a4 7B68     		ldr	r3, [r7, #4]
 21375 01a6 DA60     		str	r2, [r3, #12]
1025:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
1026:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 21376              		.loc 1 1026 0
 21377 01a8 0D4B     		ldr	r3, .L106
 21378 01aa 5B68     		ldr	r3, [r3, #4]
 21379 01ac 03F44043 		and	r3, r3, #49152
 21380 01b0 3B62     		str	r3, [r7, #32]
1027:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
 21381              		.loc 1 1027 0
 21382 01b2 3B6A     		ldr	r3, [r7, #32]
 21383 01b4 4FEA9333 		lsr	r3, r3, #14
 21384 01b8 3B62     		str	r3, [r7, #32]
1028:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
 21385              		.loc 1 1028 0
 21386 01ba 0E4A     		ldr	r2, .L106+20
 21387 01bc 3B6A     		ldr	r3, [r7, #32]
 21388 01be D318     		adds	r3, r2, r3
 21389 01c0 1B78     		ldrb	r3, [r3, #0]
 21390 01c2 DBB2     		uxtb	r3, r3
 21391 01c4 BB61     		str	r3, [r7, #24]
1029:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
1030:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 21392              		.loc 1 1030 0
 21393 01c6 7B68     		ldr	r3, [r7, #4]
 21394 01c8 DA68     		ldr	r2, [r3, #12]
 21395 01ca BB69     		ldr	r3, [r7, #24]
 21396 01cc B2FBF3F2 		udiv	r2, r2, r3
 21397 01d0 7B68     		ldr	r3, [r7, #4]
 21398 01d2 1A61     		str	r2, [r3, #16]
1031:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21399              		.loc 1 1031 0
 21400 01d4 07F12C07 		add	r7, r7, #44
 21401 01d8 BD46     		mov	sp, r7
 21402 01da 80BC     		pop	{r7}
 21403 01dc 7047     		bx	lr
 21404              	.L107:
 21405 01de 00BF     		.align	2
 21406              	.L106:
 21407 01e0 00100240 		.word	1073876992
 21408 01e4 00127A00 		.word	8000000
 21409 01e8 80969800 		.word	10000000
 21410 01ec 00093D00 		.word	4000000
 21411 01f0 00000000 		.word	APBAHBPrescTable
 21412 01f4 00000000 		.word	ADCPrescTable
 21413              		.cfi_endproc
 21414              	.LFE56:
 21416              		.section	.text.RCC_AHBPeriphClockCmd,"ax",%progbits
 21417              		.align	2
 21418              		.global	RCC_AHBPeriphClockCmd
 21419              		.thumb
 21420              		.thumb_func
 21422              	RCC_AHBPeriphClockCmd:
 21423              	.LFB57:
1032:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1033:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1034:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1035:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1036:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1037:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1038:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:        
1039:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1040:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1041:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1042:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1043:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1044:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS    
1045:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC   
1046:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Tx
1047:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Rx
1048:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1049:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
1050:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1051:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1052:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1053:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1054:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1055:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1056:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FSMC
1057:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SDIO
1058:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1059:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note SRAM and FLITF clock can be disabled only during sleep mode.
1060:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1061:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1062:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1063:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1064:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1065:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21424              		.loc 1 1065 0
 21425              		.cfi_startproc
 21426              		@ args = 0, pretend = 0, frame = 8
 21427              		@ frame_needed = 1, uses_anonymous_args = 0
 21428              		@ link register save eliminated.
 21429 0000 80B4     		push	{r7}
 21430              	.LCFI82:
 21431              		.cfi_def_cfa_offset 4
 21432 0002 83B0     		sub	sp, sp, #12
 21433              	.LCFI83:
 21434              		.cfi_def_cfa_offset 16
 21435 0004 00AF     		add	r7, sp, #0
 21436              		.cfi_offset 7, -4
 21437              	.LCFI84:
 21438              		.cfi_def_cfa_register 7
 21439 0006 7860     		str	r0, [r7, #4]
 21440 0008 0B46     		mov	r3, r1
 21441 000a FB70     		strb	r3, [r7, #3]
1066:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1067:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
1068:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1069:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1070:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 21442              		.loc 1 1070 0
 21443 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 21444 000e 002B     		cmp	r3, #0
 21445 0010 07D0     		beq	.L109
1071:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1072:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
 21446              		.loc 1 1072 0
 21447 0012 0B4B     		ldr	r3, .L111
 21448 0014 0A4A     		ldr	r2, .L111
 21449 0016 5169     		ldr	r1, [r2, #20]
 21450 0018 7A68     		ldr	r2, [r7, #4]
 21451 001a 41EA0202 		orr	r2, r1, r2
 21452 001e 5A61     		str	r2, [r3, #20]
 21453 0020 08E0     		b	.L108
 21454              	.L109:
1073:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1074:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1075:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1076:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
 21455              		.loc 1 1076 0
 21456 0022 074B     		ldr	r3, .L111
 21457 0024 064A     		ldr	r2, .L111
 21458 0026 5169     		ldr	r1, [r2, #20]
 21459 0028 7A68     		ldr	r2, [r7, #4]
 21460 002a 6FEA0202 		mvn	r2, r2
 21461 002e 01EA0202 		and	r2, r1, r2
 21462 0032 5A61     		str	r2, [r3, #20]
 21463              	.L108:
1077:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1078:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21464              		.loc 1 1078 0
 21465 0034 07F10C07 		add	r7, r7, #12
 21466 0038 BD46     		mov	sp, r7
 21467 003a 80BC     		pop	{r7}
 21468 003c 7047     		bx	lr
 21469              	.L112:
 21470 003e 00BF     		.align	2
 21471              	.L111:
 21472 0040 00100240 		.word	1073876992
 21473              		.cfi_endproc
 21474              	.LFE57:
 21476              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 21477              		.align	2
 21478              		.global	RCC_APB2PeriphClockCmd
 21479              		.thumb
 21480              		.thumb_func
 21482              	RCC_APB2PeriphClockCmd:
 21483              	.LFB58:
1079:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1080:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1081:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1082:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1083:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1084:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1085:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1086:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1087:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1088:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1089:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1090:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11     
1091:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1092:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1093:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1094:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1095:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1096:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21484              		.loc 1 1096 0
 21485              		.cfi_startproc
 21486              		@ args = 0, pretend = 0, frame = 8
 21487              		@ frame_needed = 1, uses_anonymous_args = 0
 21488              		@ link register save eliminated.
 21489 0000 80B4     		push	{r7}
 21490              	.LCFI85:
 21491              		.cfi_def_cfa_offset 4
 21492 0002 83B0     		sub	sp, sp, #12
 21493              	.LCFI86:
 21494              		.cfi_def_cfa_offset 16
 21495 0004 00AF     		add	r7, sp, #0
 21496              		.cfi_offset 7, -4
 21497              	.LCFI87:
 21498              		.cfi_def_cfa_register 7
 21499 0006 7860     		str	r0, [r7, #4]
 21500 0008 0B46     		mov	r3, r1
 21501 000a FB70     		strb	r3, [r7, #3]
1097:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1098:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1099:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1100:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 21502              		.loc 1 1100 0
 21503 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 21504 000e 002B     		cmp	r3, #0
 21505 0010 07D0     		beq	.L114
1101:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1102:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 21506              		.loc 1 1102 0
 21507 0012 0B4B     		ldr	r3, .L116
 21508 0014 0A4A     		ldr	r2, .L116
 21509 0016 9169     		ldr	r1, [r2, #24]
 21510 0018 7A68     		ldr	r2, [r7, #4]
 21511 001a 41EA0202 		orr	r2, r1, r2
 21512 001e 9A61     		str	r2, [r3, #24]
 21513 0020 08E0     		b	.L113
 21514              	.L114:
1103:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1104:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1105:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1106:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 21515              		.loc 1 1106 0
 21516 0022 074B     		ldr	r3, .L116
 21517 0024 064A     		ldr	r2, .L116
 21518 0026 9169     		ldr	r1, [r2, #24]
 21519 0028 7A68     		ldr	r2, [r7, #4]
 21520 002a 6FEA0202 		mvn	r2, r2
 21521 002e 01EA0202 		and	r2, r1, r2
 21522 0032 9A61     		str	r2, [r3, #24]
 21523              	.L113:
1107:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1108:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21524              		.loc 1 1108 0
 21525 0034 07F10C07 		add	r7, r7, #12
 21526 0038 BD46     		mov	sp, r7
 21527 003a 80BC     		pop	{r7}
 21528 003c 7047     		bx	lr
 21529              	.L117:
 21530 003e 00BF     		.align	2
 21531              	.L116:
 21532 0040 00100240 		.word	1073876992
 21533              		.cfi_endproc
 21534              	.LFE58:
 21536              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 21537              		.align	2
 21538              		.global	RCC_APB1PeriphClockCmd
 21539              		.thumb
 21540              		.thumb_func
 21542              	RCC_APB1PeriphClockCmd:
 21543              	.LFB59:
1109:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1110:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1111:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1112:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1113:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1114:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1115:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1116:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1117:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1118:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1119:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1120:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1121:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
1122:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1123:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1124:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1125:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1126:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1127:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21544              		.loc 1 1127 0
 21545              		.cfi_startproc
 21546              		@ args = 0, pretend = 0, frame = 8
 21547              		@ frame_needed = 1, uses_anonymous_args = 0
 21548              		@ link register save eliminated.
 21549 0000 80B4     		push	{r7}
 21550              	.LCFI88:
 21551              		.cfi_def_cfa_offset 4
 21552 0002 83B0     		sub	sp, sp, #12
 21553              	.LCFI89:
 21554              		.cfi_def_cfa_offset 16
 21555 0004 00AF     		add	r7, sp, #0
 21556              		.cfi_offset 7, -4
 21557              	.LCFI90:
 21558              		.cfi_def_cfa_register 7
 21559 0006 7860     		str	r0, [r7, #4]
 21560 0008 0B46     		mov	r3, r1
 21561 000a FB70     		strb	r3, [r7, #3]
1128:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1129:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1130:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1131:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 21562              		.loc 1 1131 0
 21563 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 21564 000e 002B     		cmp	r3, #0
 21565 0010 07D0     		beq	.L119
1132:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1133:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 21566              		.loc 1 1133 0
 21567 0012 0B4B     		ldr	r3, .L121
 21568 0014 0A4A     		ldr	r2, .L121
 21569 0016 D169     		ldr	r1, [r2, #28]
 21570 0018 7A68     		ldr	r2, [r7, #4]
 21571 001a 41EA0202 		orr	r2, r1, r2
 21572 001e DA61     		str	r2, [r3, #28]
 21573 0020 08E0     		b	.L118
 21574              	.L119:
1134:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1135:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1136:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1137:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 21575              		.loc 1 1137 0
 21576 0022 074B     		ldr	r3, .L121
 21577 0024 064A     		ldr	r2, .L121
 21578 0026 D169     		ldr	r1, [r2, #28]
 21579 0028 7A68     		ldr	r2, [r7, #4]
 21580 002a 6FEA0202 		mvn	r2, r2
 21581 002e 01EA0202 		and	r2, r1, r2
 21582 0032 DA61     		str	r2, [r3, #28]
 21583              	.L118:
1138:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1139:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21584              		.loc 1 1139 0
 21585 0034 07F10C07 		add	r7, r7, #12
 21586 0038 BD46     		mov	sp, r7
 21587 003a 80BC     		pop	{r7}
 21588 003c 7047     		bx	lr
 21589              	.L122:
 21590 003e 00BF     		.align	2
 21591              	.L121:
 21592 0040 00100240 		.word	1073876992
 21593              		.cfi_endproc
 21594              	.LFE59:
 21596              		.section	.text.RCC_AHBPeriphResetCmd,"ax",%progbits
 21597              		.align	2
 21598              		.global	RCC_AHBPeriphResetCmd
 21599              		.thumb
 21600              		.thumb_func
 21602              	RCC_AHBPeriphResetCmd:
 21603              	.LFB60:
1140:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1141:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
1142:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1143:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1144:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
1145:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1146:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1147:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS 
1148:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC
1149:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1150:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1151:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1152:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1153:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1154:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21604              		.loc 1 1154 0
 21605              		.cfi_startproc
 21606              		@ args = 0, pretend = 0, frame = 8
 21607              		@ frame_needed = 1, uses_anonymous_args = 0
 21608              		@ link register save eliminated.
 21609 0000 80B4     		push	{r7}
 21610              	.LCFI91:
 21611              		.cfi_def_cfa_offset 4
 21612 0002 83B0     		sub	sp, sp, #12
 21613              	.LCFI92:
 21614              		.cfi_def_cfa_offset 16
 21615 0004 00AF     		add	r7, sp, #0
 21616              		.cfi_offset 7, -4
 21617              	.LCFI93:
 21618              		.cfi_def_cfa_register 7
 21619 0006 7860     		str	r0, [r7, #4]
 21620 0008 0B46     		mov	r3, r1
 21621 000a FB70     		strb	r3, [r7, #3]
1155:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1156:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
1157:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1158:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1159:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 21622              		.loc 1 1159 0
 21623 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 21624 000e 002B     		cmp	r3, #0
 21625 0010 07D0     		beq	.L124
1160:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1161:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
 21626              		.loc 1 1161 0
 21627 0012 0B4B     		ldr	r3, .L126
 21628 0014 0A4A     		ldr	r2, .L126
 21629 0016 916A     		ldr	r1, [r2, #40]
 21630 0018 7A68     		ldr	r2, [r7, #4]
 21631 001a 41EA0202 		orr	r2, r1, r2
 21632 001e 9A62     		str	r2, [r3, #40]
 21633 0020 08E0     		b	.L123
 21634              	.L124:
1162:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1163:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1164:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1165:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
 21635              		.loc 1 1165 0
 21636 0022 074B     		ldr	r3, .L126
 21637 0024 064A     		ldr	r2, .L126
 21638 0026 916A     		ldr	r1, [r2, #40]
 21639 0028 7A68     		ldr	r2, [r7, #4]
 21640 002a 6FEA0202 		mvn	r2, r2
 21641 002e 01EA0202 		and	r2, r1, r2
 21642 0032 9A62     		str	r2, [r3, #40]
 21643              	.L123:
1166:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1167:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21644              		.loc 1 1167 0
 21645 0034 07F10C07 		add	r7, r7, #12
 21646 0038 BD46     		mov	sp, r7
 21647 003a 80BC     		pop	{r7}
 21648 003c 7047     		bx	lr
 21649              	.L127:
 21650 003e 00BF     		.align	2
 21651              	.L126:
 21652 0040 00100240 		.word	1073876992
 21653              		.cfi_endproc
 21654              	.LFE60:
 21656              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 21657              		.align	2
 21658              		.global	RCC_APB2PeriphResetCmd
 21659              		.thumb
 21660              		.thumb_func
 21662              	RCC_APB2PeriphResetCmd:
 21663              	.LFB61:
1168:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1169:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1170:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1171:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1172:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1173:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1174:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1175:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1176:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1177:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1178:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1179:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1180:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11  
1181:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1182:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1183:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1184:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1185:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1186:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21664              		.loc 1 1186 0
 21665              		.cfi_startproc
 21666              		@ args = 0, pretend = 0, frame = 8
 21667              		@ frame_needed = 1, uses_anonymous_args = 0
 21668              		@ link register save eliminated.
 21669 0000 80B4     		push	{r7}
 21670              	.LCFI94:
 21671              		.cfi_def_cfa_offset 4
 21672 0002 83B0     		sub	sp, sp, #12
 21673              	.LCFI95:
 21674              		.cfi_def_cfa_offset 16
 21675 0004 00AF     		add	r7, sp, #0
 21676              		.cfi_offset 7, -4
 21677              	.LCFI96:
 21678              		.cfi_def_cfa_register 7
 21679 0006 7860     		str	r0, [r7, #4]
 21680 0008 0B46     		mov	r3, r1
 21681 000a FB70     		strb	r3, [r7, #3]
1187:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1188:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1189:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1190:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 21682              		.loc 1 1190 0
 21683 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 21684 000e 002B     		cmp	r3, #0
 21685 0010 07D0     		beq	.L129
1191:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1192:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 21686              		.loc 1 1192 0
 21687 0012 0B4B     		ldr	r3, .L131
 21688 0014 0A4A     		ldr	r2, .L131
 21689 0016 D168     		ldr	r1, [r2, #12]
 21690 0018 7A68     		ldr	r2, [r7, #4]
 21691 001a 41EA0202 		orr	r2, r1, r2
 21692 001e DA60     		str	r2, [r3, #12]
 21693 0020 08E0     		b	.L128
 21694              	.L129:
1193:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1194:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1195:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1196:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 21695              		.loc 1 1196 0
 21696 0022 074B     		ldr	r3, .L131
 21697 0024 064A     		ldr	r2, .L131
 21698 0026 D168     		ldr	r1, [r2, #12]
 21699 0028 7A68     		ldr	r2, [r7, #4]
 21700 002a 6FEA0202 		mvn	r2, r2
 21701 002e 01EA0202 		and	r2, r1, r2
 21702 0032 DA60     		str	r2, [r3, #12]
 21703              	.L128:
1197:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1198:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21704              		.loc 1 1198 0
 21705 0034 07F10C07 		add	r7, r7, #12
 21706 0038 BD46     		mov	sp, r7
 21707 003a 80BC     		pop	{r7}
 21708 003c 7047     		bx	lr
 21709              	.L132:
 21710 003e 00BF     		.align	2
 21711              	.L131:
 21712 0040 00100240 		.word	1073876992
 21713              		.cfi_endproc
 21714              	.LFE61:
 21716              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 21717              		.align	2
 21718              		.global	RCC_APB1PeriphResetCmd
 21719              		.thumb
 21720              		.thumb_func
 21722              	RCC_APB1PeriphResetCmd:
 21723              	.LFB62:
1199:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1200:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1201:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1202:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1203:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1204:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1205:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1206:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1207:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1208:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1209:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1210:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1211:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14  
1212:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1213:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1214:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1215:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1216:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1217:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21724              		.loc 1 1217 0
 21725              		.cfi_startproc
 21726              		@ args = 0, pretend = 0, frame = 8
 21727              		@ frame_needed = 1, uses_anonymous_args = 0
 21728              		@ link register save eliminated.
 21729 0000 80B4     		push	{r7}
 21730              	.LCFI97:
 21731              		.cfi_def_cfa_offset 4
 21732 0002 83B0     		sub	sp, sp, #12
 21733              	.LCFI98:
 21734              		.cfi_def_cfa_offset 16
 21735 0004 00AF     		add	r7, sp, #0
 21736              		.cfi_offset 7, -4
 21737              	.LCFI99:
 21738              		.cfi_def_cfa_register 7
 21739 0006 7860     		str	r0, [r7, #4]
 21740 0008 0B46     		mov	r3, r1
 21741 000a FB70     		strb	r3, [r7, #3]
1218:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1219:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1220:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1221:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 21742              		.loc 1 1221 0
 21743 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 21744 000e 002B     		cmp	r3, #0
 21745 0010 07D0     		beq	.L134
1222:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1223:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 21746              		.loc 1 1223 0
 21747 0012 0B4B     		ldr	r3, .L136
 21748 0014 0A4A     		ldr	r2, .L136
 21749 0016 1169     		ldr	r1, [r2, #16]
 21750 0018 7A68     		ldr	r2, [r7, #4]
 21751 001a 41EA0202 		orr	r2, r1, r2
 21752 001e 1A61     		str	r2, [r3, #16]
 21753 0020 08E0     		b	.L133
 21754              	.L134:
1224:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1225:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1226:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1227:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 21755              		.loc 1 1227 0
 21756 0022 074B     		ldr	r3, .L136
 21757 0024 064A     		ldr	r2, .L136
 21758 0026 1169     		ldr	r1, [r2, #16]
 21759 0028 7A68     		ldr	r2, [r7, #4]
 21760 002a 6FEA0202 		mvn	r2, r2
 21761 002e 01EA0202 		and	r2, r1, r2
 21762 0032 1A61     		str	r2, [r3, #16]
 21763              	.L133:
1228:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1229:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21764              		.loc 1 1229 0
 21765 0034 07F10C07 		add	r7, r7, #12
 21766 0038 BD46     		mov	sp, r7
 21767 003a 80BC     		pop	{r7}
 21768 003c 7047     		bx	lr
 21769              	.L137:
 21770 003e 00BF     		.align	2
 21771              	.L136:
 21772 0040 00100240 		.word	1073876992
 21773              		.cfi_endproc
 21774              	.LFE62:
 21776              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 21777              		.align	2
 21778              		.global	RCC_BackupResetCmd
 21779              		.thumb
 21780              		.thumb_func
 21782              	RCC_BackupResetCmd:
 21783              	.LFB63:
1230:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1231:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1232:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1233:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1234:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1235:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1236:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1237:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1238:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21784              		.loc 1 1238 0
 21785              		.cfi_startproc
 21786              		@ args = 0, pretend = 0, frame = 8
 21787              		@ frame_needed = 1, uses_anonymous_args = 0
 21788              		@ link register save eliminated.
 21789 0000 80B4     		push	{r7}
 21790              	.LCFI100:
 21791              		.cfi_def_cfa_offset 4
 21792 0002 83B0     		sub	sp, sp, #12
 21793              	.LCFI101:
 21794              		.cfi_def_cfa_offset 16
 21795 0004 00AF     		add	r7, sp, #0
 21796              		.cfi_offset 7, -4
 21797              	.LCFI102:
 21798              		.cfi_def_cfa_register 7
 21799 0006 0346     		mov	r3, r0
 21800 0008 FB71     		strb	r3, [r7, #7]
1239:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1240:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1241:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 21801              		.loc 1 1241 0
 21802 000a 044B     		ldr	r3, .L139
 21803 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 21804 000e 1A60     		str	r2, [r3, #0]
1242:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21805              		.loc 1 1242 0
 21806 0010 07F10C07 		add	r7, r7, #12
 21807 0014 BD46     		mov	sp, r7
 21808 0016 80BC     		pop	{r7}
 21809 0018 7047     		bx	lr
 21810              	.L140:
 21811 001a 00BF     		.align	2
 21812              	.L139:
 21813 001c 40044242 		.word	1111622720
 21814              		.cfi_endproc
 21815              	.LFE63:
 21817              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 21818              		.align	2
 21819              		.global	RCC_ClockSecuritySystemCmd
 21820              		.thumb
 21821              		.thumb_func
 21823              	RCC_ClockSecuritySystemCmd:
 21824              	.LFB64:
1243:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1244:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1245:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1246:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1247:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1248:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1249:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1250:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
1251:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21825              		.loc 1 1251 0
 21826              		.cfi_startproc
 21827              		@ args = 0, pretend = 0, frame = 8
 21828              		@ frame_needed = 1, uses_anonymous_args = 0
 21829              		@ link register save eliminated.
 21830 0000 80B4     		push	{r7}
 21831              	.LCFI103:
 21832              		.cfi_def_cfa_offset 4
 21833 0002 83B0     		sub	sp, sp, #12
 21834              	.LCFI104:
 21835              		.cfi_def_cfa_offset 16
 21836 0004 00AF     		add	r7, sp, #0
 21837              		.cfi_offset 7, -4
 21838              	.LCFI105:
 21839              		.cfi_def_cfa_register 7
 21840 0006 0346     		mov	r3, r0
 21841 0008 FB71     		strb	r3, [r7, #7]
1252:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1253:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1254:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 21842              		.loc 1 1254 0
 21843 000a 044B     		ldr	r3, .L142
 21844 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 21845 000e 1A60     		str	r2, [r3, #0]
1255:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21846              		.loc 1 1255 0
 21847 0010 07F10C07 		add	r7, r7, #12
 21848 0014 BD46     		mov	sp, r7
 21849 0016 80BC     		pop	{r7}
 21850 0018 7047     		bx	lr
 21851              	.L143:
 21852 001a 00BF     		.align	2
 21853              	.L142:
 21854 001c 4C004242 		.word	1111621708
 21855              		.cfi_endproc
 21856              	.LFE64:
 21858              		.section	.text.RCC_MCOConfig,"ax",%progbits
 21859              		.align	2
 21860              		.global	RCC_MCOConfig
 21861              		.thumb
 21862              		.thumb_func
 21864              	RCC_MCOConfig:
 21865              	.LFB65:
1256:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1257:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1258:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1259:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_MCO: specifies the clock source to output.
1260:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1261:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1262:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:       
1263:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1264:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1265:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1266:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1267:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1268:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL2CLK: PLL2 clock selected                     
1269:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected   
1270:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected  
1271:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK: PLL3 clock selected 
1272:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1273:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For  @b other_STM32_devices, this parameter can be one of the following values:        
1274:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1275:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1276:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1277:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1278:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1279:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1280:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1281:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1282:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCO)
1283:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21866              		.loc 1 1283 0
 21867              		.cfi_startproc
 21868              		@ args = 0, pretend = 0, frame = 8
 21869              		@ frame_needed = 1, uses_anonymous_args = 0
 21870              		@ link register save eliminated.
 21871 0000 80B4     		push	{r7}
 21872              	.LCFI106:
 21873              		.cfi_def_cfa_offset 4
 21874 0002 83B0     		sub	sp, sp, #12
 21875              	.LCFI107:
 21876              		.cfi_def_cfa_offset 16
 21877 0004 00AF     		add	r7, sp, #0
 21878              		.cfi_offset 7, -4
 21879              	.LCFI108:
 21880              		.cfi_def_cfa_register 7
 21881 0006 0346     		mov	r3, r0
 21882 0008 FB71     		strb	r3, [r7, #7]
1284:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1285:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCO));
1286:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1287:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to MCO bits to select the MCO source */
1288:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 21883              		.loc 1 1288 0
 21884 000a 044B     		ldr	r3, .L145
 21885 000c FA79     		ldrb	r2, [r7, #7]
 21886 000e 1A70     		strb	r2, [r3, #0]
1289:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21887              		.loc 1 1289 0
 21888 0010 07F10C07 		add	r7, r7, #12
 21889 0014 BD46     		mov	sp, r7
 21890 0016 80BC     		pop	{r7}
 21891 0018 7047     		bx	lr
 21892              	.L146:
 21893 001a 00BF     		.align	2
 21894              	.L145:
 21895 001c 07100240 		.word	1073876999
 21896              		.cfi_endproc
 21897              	.LFE65:
 21899              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 21900              		.align	2
 21901              		.global	RCC_GetFlagStatus
 21902              		.thumb
 21903              		.thumb_func
 21905              	RCC_GetFlagStatus:
 21906              	.LFB66:
1290:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1291:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1292:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1293:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1294:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1295:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1296:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1297:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1298:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1299:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1300:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL2RDY: PLL2 clock ready      
1301:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL3RDY: PLL3 clock ready                           
1302:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1303:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1304:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1305:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1306:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1307:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1308:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1309:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1310:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1311:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1312:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1313:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1314:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1315:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1316:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1317:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1318:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1319:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1320:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1321:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1322:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1323:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1324:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1325:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1326:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1327:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 21907              		.loc 1 1327 0
 21908              		.cfi_startproc
 21909              		@ args = 0, pretend = 0, frame = 24
 21910              		@ frame_needed = 1, uses_anonymous_args = 0
 21911              		@ link register save eliminated.
 21912 0000 80B4     		push	{r7}
 21913              	.LCFI109:
 21914              		.cfi_def_cfa_offset 4
 21915 0002 87B0     		sub	sp, sp, #28
 21916              	.LCFI110:
 21917              		.cfi_def_cfa_offset 32
 21918 0004 00AF     		add	r7, sp, #0
 21919              		.cfi_offset 7, -4
 21920              	.LCFI111:
 21921              		.cfi_def_cfa_register 7
 21922 0006 0346     		mov	r3, r0
 21923 0008 FB71     		strb	r3, [r7, #7]
1328:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
 21924              		.loc 1 1328 0
 21925 000a 4FF00003 		mov	r3, #0
 21926 000e FB60     		str	r3, [r7, #12]
1329:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t statusreg = 0;
 21927              		.loc 1 1329 0
 21928 0010 4FF00003 		mov	r3, #0
 21929 0014 7B61     		str	r3, [r7, #20]
1330:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus bitstatus = RESET;
 21930              		.loc 1 1330 0
 21931 0016 4FF00003 		mov	r3, #0
 21932 001a FB74     		strb	r3, [r7, #19]
1331:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1332:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1333:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1334:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the RCC register index */
1335:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG >> 5;
 21933              		.loc 1 1335 0
 21934 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 21935 001e 4FEA5313 		lsr	r3, r3, #5
 21936 0022 DBB2     		uxtb	r3, r3
 21937 0024 FB60     		str	r3, [r7, #12]
1336:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 21938              		.loc 1 1336 0
 21939 0026 FB68     		ldr	r3, [r7, #12]
 21940 0028 012B     		cmp	r3, #1
 21941 002a 03D1     		bne	.L148
1337:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1338:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CR;
 21942              		.loc 1 1338 0
 21943 002c 144B     		ldr	r3, .L153
 21944 002e 1B68     		ldr	r3, [r3, #0]
 21945 0030 7B61     		str	r3, [r7, #20]
 21946 0032 09E0     		b	.L149
 21947              	.L148:
1339:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1340:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 21948              		.loc 1 1340 0
 21949 0034 FB68     		ldr	r3, [r7, #12]
 21950 0036 022B     		cmp	r3, #2
 21951 0038 03D1     		bne	.L150
1341:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1342:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->BDCR;
 21952              		.loc 1 1342 0
 21953 003a 114B     		ldr	r3, .L153
 21954 003c 1B6A     		ldr	r3, [r3, #32]
 21955 003e 7B61     		str	r3, [r7, #20]
 21956 0040 02E0     		b	.L149
 21957              	.L150:
1343:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1344:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else                       /* The flag to check is in CSR register */
1345:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1346:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CSR;
 21958              		.loc 1 1346 0
 21959 0042 0F4B     		ldr	r3, .L153
 21960 0044 5B6A     		ldr	r3, [r3, #36]
 21961 0046 7B61     		str	r3, [r7, #20]
 21962              	.L149:
1347:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1348:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1349:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the flag position */
1350:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG & FLAG_Mask;
 21963              		.loc 1 1350 0
 21964 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 21965 004a 03F01F03 		and	r3, r3, #31
 21966 004e FB60     		str	r3, [r7, #12]
1351:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 21967              		.loc 1 1351 0
 21968 0050 FB68     		ldr	r3, [r7, #12]
 21969 0052 7A69     		ldr	r2, [r7, #20]
 21970 0054 22FA03F3 		lsr	r3, r2, r3
 21971 0058 03F00103 		and	r3, r3, #1
 21972 005c DBB2     		uxtb	r3, r3
 21973 005e 002B     		cmp	r3, #0
 21974 0060 03D0     		beq	.L151
1352:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1353:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
 21975              		.loc 1 1353 0
 21976 0062 4FF00103 		mov	r3, #1
 21977 0066 FB74     		strb	r3, [r7, #19]
 21978 0068 02E0     		b	.L152
 21979              	.L151:
1354:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1355:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1356:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1357:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 21980              		.loc 1 1357 0
 21981 006a 4FF00003 		mov	r3, #0
 21982 006e FB74     		strb	r3, [r7, #19]
 21983              	.L152:
1358:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1359:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1360:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the flag status */
1361:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return bitstatus;
 21984              		.loc 1 1361 0
 21985 0070 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
1362:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 21986              		.loc 1 1362 0
 21987 0072 1846     		mov	r0, r3
 21988 0074 07F11C07 		add	r7, r7, #28
 21989 0078 BD46     		mov	sp, r7
 21990 007a 80BC     		pop	{r7}
 21991 007c 7047     		bx	lr
 21992              	.L154:
 21993 007e 00BF     		.align	2
 21994              	.L153:
 21995 0080 00100240 		.word	1073876992
 21996              		.cfi_endproc
 21997              	.LFE66:
 21999              		.section	.text.RCC_ClearFlag,"ax",%progbits
 22000              		.align	2
 22001              		.global	RCC_ClearFlag
 22002              		.thumb
 22003              		.thumb_func
 22005              	RCC_ClearFlag:
 22006              	.LFB67:
1363:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1364:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1365:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC reset flags.
1366:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
1367:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1368:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
1369:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1370:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1371:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearFlag(void)
1372:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 22007              		.loc 1 1372 0
 22008              		.cfi_startproc
 22009              		@ args = 0, pretend = 0, frame = 0
 22010              		@ frame_needed = 1, uses_anonymous_args = 0
 22011              		@ link register save eliminated.
 22012 0000 80B4     		push	{r7}
 22013              	.LCFI112:
 22014              		.cfi_def_cfa_offset 4
 22015 0002 00AF     		add	r7, sp, #0
 22016              		.cfi_offset 7, -4
 22017              	.LCFI113:
 22018              		.cfi_def_cfa_register 7
1373:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1374:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CSR |= CSR_RMVF_Set;
 22019              		.loc 1 1374 0
 22020 0004 044B     		ldr	r3, .L156
 22021 0006 044A     		ldr	r2, .L156
 22022 0008 526A     		ldr	r2, [r2, #36]
 22023 000a 42F08072 		orr	r2, r2, #16777216
 22024 000e 5A62     		str	r2, [r3, #36]
1375:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 22025              		.loc 1 1375 0
 22026 0010 BD46     		mov	sp, r7
 22027 0012 80BC     		pop	{r7}
 22028 0014 7047     		bx	lr
 22029              	.L157:
 22030 0016 00BF     		.align	2
 22031              	.L156:
 22032 0018 00100240 		.word	1073876992
 22033              		.cfi_endproc
 22034              	.LFE67:
 22036              		.section	.text.RCC_GetITStatus,"ax",%progbits
 22037              		.align	2
 22038              		.global	RCC_GetITStatus
 22039              		.thumb
 22040              		.thumb_func
 22042              	RCC_GetITStatus:
 22043              	.LFB68:
1376:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1377:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1378:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1379:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1380:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1381:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1382:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1383:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1384:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1385:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1386:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1387:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1388:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1389:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1390:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1391:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1392:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1393:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1394:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1395:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1396:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1397:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1398:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1399:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1400:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1401:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1402:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1403:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 22044              		.loc 1 1403 0
 22045              		.cfi_startproc
 22046              		@ args = 0, pretend = 0, frame = 16
 22047              		@ frame_needed = 1, uses_anonymous_args = 0
 22048              		@ link register save eliminated.
 22049 0000 80B4     		push	{r7}
 22050              	.LCFI114:
 22051              		.cfi_def_cfa_offset 4
 22052 0002 85B0     		sub	sp, sp, #20
 22053              	.LCFI115:
 22054              		.cfi_def_cfa_offset 24
 22055 0004 00AF     		add	r7, sp, #0
 22056              		.cfi_offset 7, -4
 22057              	.LCFI116:
 22058              		.cfi_def_cfa_register 7
 22059 0006 0346     		mov	r3, r0
 22060 0008 FB71     		strb	r3, [r7, #7]
1404:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ITStatus bitstatus = RESET;
 22061              		.loc 1 1404 0
 22062 000a 4FF00003 		mov	r3, #0
 22063 000e FB73     		strb	r3, [r7, #15]
1405:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1406:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1407:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1408:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the status of the specified RCC interrupt */
1409:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 22064              		.loc 1 1409 0
 22065 0010 0A4B     		ldr	r3, .L161
 22066 0012 9A68     		ldr	r2, [r3, #8]
 22067 0014 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 22068 0016 02EA0303 		and	r3, r2, r3
 22069 001a 002B     		cmp	r3, #0
 22070 001c 03D0     		beq	.L159
1410:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1411:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
 22071              		.loc 1 1411 0
 22072 001e 4FF00103 		mov	r3, #1
 22073 0022 FB73     		strb	r3, [r7, #15]
 22074 0024 02E0     		b	.L160
 22075              	.L159:
1412:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1413:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1414:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1415:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 22076              		.loc 1 1415 0
 22077 0026 4FF00003 		mov	r3, #0
 22078 002a FB73     		strb	r3, [r7, #15]
 22079              	.L160:
1416:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1417:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1418:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the RCC_IT status */
1419:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return  bitstatus;
 22080              		.loc 1 1419 0
 22081 002c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1420:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 22082              		.loc 1 1420 0
 22083 002e 1846     		mov	r0, r3
 22084 0030 07F11407 		add	r7, r7, #20
 22085 0034 BD46     		mov	sp, r7
 22086 0036 80BC     		pop	{r7}
 22087 0038 7047     		bx	lr
 22088              	.L162:
 22089 003a 00BF     		.align	2
 22090              	.L161:
 22091 003c 00100240 		.word	1073876992
 22092              		.cfi_endproc
 22093              	.LFE68:
 22095              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 22096              		.align	2
 22097              		.global	RCC_ClearITPendingBit
 22098              		.thumb
 22099              		.thumb_func
 22101              	RCC_ClearITPendingBit:
 22102              	.LFB69:
1421:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1422:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1423:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1424:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1425:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1426:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1427:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:
1428:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1429:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1430:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1431:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1432:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1433:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1434:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1435:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1436:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1437:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the
1438:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1439:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1440:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1441:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1442:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1443:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1444:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1445:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1446:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1447:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1448:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1449:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 22103              		.loc 1 1449 0
 22104              		.cfi_startproc
 22105              		@ args = 0, pretend = 0, frame = 8
 22106              		@ frame_needed = 1, uses_anonymous_args = 0
 22107              		@ link register save eliminated.
 22108 0000 80B4     		push	{r7}
 22109              	.LCFI117:
 22110              		.cfi_def_cfa_offset 4
 22111 0002 83B0     		sub	sp, sp, #12
 22112              	.LCFI118:
 22113              		.cfi_def_cfa_offset 16
 22114 0004 00AF     		add	r7, sp, #0
 22115              		.cfi_offset 7, -4
 22116              	.LCFI119:
 22117              		.cfi_def_cfa_register 7
 22118 0006 0346     		mov	r3, r0
 22119 0008 FB71     		strb	r3, [r7, #7]
1450:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1451:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1452:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1453:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1454:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****      pending bits */
1455:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 22120              		.loc 1 1455 0
 22121 000a 044B     		ldr	r3, .L164
 22122 000c FA79     		ldrb	r2, [r7, #7]
 22123 000e 1A70     		strb	r2, [r3, #0]
1456:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 22124              		.loc 1 1456 0
 22125 0010 07F10C07 		add	r7, r7, #12
 22126 0014 BD46     		mov	sp, r7
 22127 0016 80BC     		pop	{r7}
 22128 0018 7047     		bx	lr
 22129              	.L165:
 22130 001a 00BF     		.align	2
 22131              	.L164:
 22132 001c 0A100240 		.word	1073877002
 22133              		.cfi_endproc
 22134              	.LFE69:
 22136              		.text
 22137              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_rcc.c
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19670  .data.APBAHBPrescTable:00000000 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19673  .data.APBAHBPrescTable:00000000 APBAHBPrescTable
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19691  .data.ADCPrescTable:00000000 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19694  .data.ADCPrescTable:00000000 ADCPrescTable
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19700  .text.RCC_DeInit:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19705  .text.RCC_DeInit:00000000 RCC_DeInit
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19772  .text.RCC_DeInit:00000068 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19778  .text.RCC_HSEConfig:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19783  .text.RCC_HSEConfig:00000000 RCC_HSEConfig
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19848  .text.RCC_HSEConfig:00000058 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19853  .text.RCC_WaitForHSEStartUp:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19858  .text.RCC_WaitForHSEStartUp:00000000 RCC_WaitForHSEStartUp
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21905  .text.RCC_GetFlagStatus:00000000 RCC_GetFlagStatus
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19928  .text.RCC_AdjustHSICalibrationValue:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19933  .text.RCC_AdjustHSICalibrationValue:00000000 RCC_AdjustHSICalibrationValue
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19981  .text.RCC_AdjustHSICalibrationValue:0000003c $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19986  .text.RCC_HSICmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:19991  .text.RCC_HSICmd:00000000 RCC_HSICmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20022  .text.RCC_HSICmd:0000001c $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20027  .text.RCC_PLLConfig:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20032  .text.RCC_PLLConfig:00000000 RCC_PLLConfig
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20081  .text.RCC_PLLConfig:00000040 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20086  .text.RCC_PLLCmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20091  .text.RCC_PLLCmd:00000000 RCC_PLLCmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20122  .text.RCC_PLLCmd:0000001c $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20127  .text.RCC_PREDIV1Config:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20132  .text.RCC_PREDIV1Config:00000000 RCC_PREDIV1Config
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20182  .text.RCC_PREDIV1Config:00000044 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20187  .text.RCC_PREDIV2Config:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20192  .text.RCC_PREDIV2Config:00000000 RCC_PREDIV2Config
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20238  .text.RCC_PREDIV2Config:00000038 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20243  .text.RCC_PLL2Config:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20248  .text.RCC_PLL2Config:00000000 RCC_PLL2Config
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20294  .text.RCC_PLL2Config:00000038 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20299  .text.RCC_PLL2Cmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20304  .text.RCC_PLL2Cmd:00000000 RCC_PLL2Cmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20335  .text.RCC_PLL2Cmd:0000001c $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20340  .text.RCC_PLL3Config:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20345  .text.RCC_PLL3Config:00000000 RCC_PLL3Config
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20391  .text.RCC_PLL3Config:00000038 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20396  .text.RCC_PLL3Cmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20401  .text.RCC_PLL3Cmd:00000000 RCC_PLL3Cmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20432  .text.RCC_PLL3Cmd:0000001c $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20437  .text.RCC_SYSCLKConfig:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20442  .text.RCC_SYSCLKConfig:00000000 RCC_SYSCLKConfig
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20488  .text.RCC_SYSCLKConfig:00000038 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20493  .text.RCC_GetSYSCLKSource:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20498  .text.RCC_GetSYSCLKSource:00000000 RCC_GetSYSCLKSource
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20526  .text.RCC_GetSYSCLKSource:00000018 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20531  .text.RCC_HCLKConfig:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20536  .text.RCC_HCLKConfig:00000000 RCC_HCLKConfig
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20582  .text.RCC_HCLKConfig:00000038 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20587  .text.RCC_PCLK1Config:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20592  .text.RCC_PCLK1Config:00000000 RCC_PCLK1Config
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20638  .text.RCC_PCLK1Config:00000038 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20643  .text.RCC_PCLK2Config:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20648  .text.RCC_PCLK2Config:00000000 RCC_PCLK2Config
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20695  .text.RCC_PCLK2Config:0000003c $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20700  .text.RCC_ITConfig:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20705  .text.RCC_ITConfig:00000000 RCC_ITConfig
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20761  .text.RCC_ITConfig:0000004c $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20766  .text.RCC_OTGFSCLKConfig:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20771  .text.RCC_OTGFSCLKConfig:00000000 RCC_OTGFSCLKConfig
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20801  .text.RCC_OTGFSCLKConfig:00000018 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20806  .text.RCC_ADCCLKConfig:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20811  .text.RCC_ADCCLKConfig:00000000 RCC_ADCCLKConfig
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20857  .text.RCC_ADCCLKConfig:00000038 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20862  .text.RCC_I2S2CLKConfig:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20867  .text.RCC_I2S2CLKConfig:00000000 RCC_I2S2CLKConfig
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20897  .text.RCC_I2S2CLKConfig:00000018 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20902  .text.RCC_I2S3CLKConfig:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20907  .text.RCC_I2S3CLKConfig:00000000 RCC_I2S3CLKConfig
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20937  .text.RCC_I2S3CLKConfig:00000018 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20942  .text.RCC_LSEConfig:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:20947  .text.RCC_LSEConfig:00000000 RCC_LSEConfig
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21005  .text.RCC_LSEConfig:00000044 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21010  .text.RCC_LSICmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21015  .text.RCC_LSICmd:00000000 RCC_LSICmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21046  .text.RCC_LSICmd:0000001c $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21051  .text.RCC_RTCCLKConfig:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21056  .text.RCC_RTCCLKConfig:00000000 RCC_RTCCLKConfig
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21089  .text.RCC_RTCCLKConfig:00000020 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21094  .text.RCC_RTCCLKCmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21099  .text.RCC_RTCCLKCmd:00000000 RCC_RTCCLKCmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21130  .text.RCC_RTCCLKCmd:0000001c $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21135  .text.RCC_GetClocksFreq:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21140  .text.RCC_GetClocksFreq:00000000 RCC_GetClocksFreq
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21407  .text.RCC_GetClocksFreq:000001e0 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21417  .text.RCC_AHBPeriphClockCmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21422  .text.RCC_AHBPeriphClockCmd:00000000 RCC_AHBPeriphClockCmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21472  .text.RCC_AHBPeriphClockCmd:00000040 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21477  .text.RCC_APB2PeriphClockCmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21482  .text.RCC_APB2PeriphClockCmd:00000000 RCC_APB2PeriphClockCmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21532  .text.RCC_APB2PeriphClockCmd:00000040 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21537  .text.RCC_APB1PeriphClockCmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21542  .text.RCC_APB1PeriphClockCmd:00000000 RCC_APB1PeriphClockCmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21592  .text.RCC_APB1PeriphClockCmd:00000040 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21597  .text.RCC_AHBPeriphResetCmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21602  .text.RCC_AHBPeriphResetCmd:00000000 RCC_AHBPeriphResetCmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21652  .text.RCC_AHBPeriphResetCmd:00000040 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21657  .text.RCC_APB2PeriphResetCmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21662  .text.RCC_APB2PeriphResetCmd:00000000 RCC_APB2PeriphResetCmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21712  .text.RCC_APB2PeriphResetCmd:00000040 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21717  .text.RCC_APB1PeriphResetCmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21722  .text.RCC_APB1PeriphResetCmd:00000000 RCC_APB1PeriphResetCmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21772  .text.RCC_APB1PeriphResetCmd:00000040 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21777  .text.RCC_BackupResetCmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21782  .text.RCC_BackupResetCmd:00000000 RCC_BackupResetCmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21813  .text.RCC_BackupResetCmd:0000001c $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21818  .text.RCC_ClockSecuritySystemCmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21823  .text.RCC_ClockSecuritySystemCmd:00000000 RCC_ClockSecuritySystemCmd
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21854  .text.RCC_ClockSecuritySystemCmd:0000001c $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21859  .text.RCC_MCOConfig:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21864  .text.RCC_MCOConfig:00000000 RCC_MCOConfig
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21895  .text.RCC_MCOConfig:0000001c $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21900  .text.RCC_GetFlagStatus:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:21995  .text.RCC_GetFlagStatus:00000080 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:22000  .text.RCC_ClearFlag:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:22005  .text.RCC_ClearFlag:00000000 RCC_ClearFlag
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:22032  .text.RCC_ClearFlag:00000018 $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:22037  .text.RCC_GetITStatus:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:22042  .text.RCC_GetITStatus:00000000 RCC_GetITStatus
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:22091  .text.RCC_GetITStatus:0000003c $d
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:22096  .text.RCC_ClearITPendingBit:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:22101  .text.RCC_ClearITPendingBit:00000000 RCC_ClearITPendingBit
C:\Users\sMi\AppData\Local\Temp\ccBIejdL.s:22132  .text.RCC_ClearITPendingBit:0000001c $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
