Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 28 23:58:54 2022
| Host         : DESKTOP-SJTLRAL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    89          
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (159)
5. checking no_input_delay (1)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 89 register/latch pins with no clock driven by root clock pin: clock_generation/clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (159)
--------------------------------------------------
 There are 159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.610        0.000                      0                   47        0.174        0.000                      0                   47        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.610        0.000                      0                   47        0.174        0.000                      0                   47        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.828ns (28.561%)  route 2.071ns (71.439%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.651    display_control/anode_timer[14]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.775 f  display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.303     7.077    display_control/anode_timer[16]_i_4_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.280     7.481    display_control/anode_timer[16]_i_3_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.614     8.219    display_control/anode_timer[16]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[5]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    display_control/anode_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.828ns (28.561%)  route 2.071ns (71.439%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.651    display_control/anode_timer[14]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.775 f  display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.303     7.077    display_control/anode_timer[16]_i_4_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.280     7.481    display_control/anode_timer[16]_i_3_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.614     8.219    display_control/anode_timer[16]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[6]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    display_control/anode_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.828ns (28.561%)  route 2.071ns (71.439%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.651    display_control/anode_timer[14]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.775 f  display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.303     7.077    display_control/anode_timer[16]_i_4_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.280     7.481    display_control/anode_timer[16]_i_3_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.614     8.219    display_control/anode_timer[16]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[7]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    display_control/anode_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.828ns (28.561%)  route 2.071ns (71.439%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.651    display_control/anode_timer[14]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.775 f  display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.303     7.077    display_control/anode_timer[16]_i_4_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.280     7.481    display_control/anode_timer[16]_i_3_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.614     8.219    display_control/anode_timer[16]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[8]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    display_control/anode_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.828ns (29.552%)  route 1.974ns (70.448%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.651    display_control/anode_timer[14]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.775 f  display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.303     7.077    display_control/anode_timer[16]_i_4_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.280     7.481    display_control/anode_timer[16]_i_3_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.517     8.122    display_control/anode_timer[16]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  display_control/anode_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  display_control/anode_timer_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    14.827    display_control/anode_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.828ns (29.552%)  route 1.974ns (70.448%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.651    display_control/anode_timer[14]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.775 f  display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.303     7.077    display_control/anode_timer[16]_i_4_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.280     7.481    display_control/anode_timer[16]_i_3_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.517     8.122    display_control/anode_timer[16]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  display_control/anode_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  display_control/anode_timer_reg[2]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    14.827    display_control/anode_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.828ns (29.552%)  route 1.974ns (70.448%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.651    display_control/anode_timer[14]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.775 f  display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.303     7.077    display_control/anode_timer[16]_i_4_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.280     7.481    display_control/anode_timer[16]_i_3_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.517     8.122    display_control/anode_timer[16]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  display_control/anode_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  display_control/anode_timer_reg[3]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    14.827    display_control/anode_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 display_control/anode_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.828ns (29.552%)  route 1.974ns (70.448%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.717     5.320    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  display_control/anode_timer_reg[14]/Q
                         net (fo=2, routed)           0.875     6.651    display_control/anode_timer[14]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.124     6.775 f  display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.303     7.077    display_control/anode_timer[16]_i_4_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I4_O)        0.124     7.201 f  display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.280     7.481    display_control/anode_timer[16]_i_3_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.517     8.122    display_control/anode_timer[16]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  display_control/anode_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  display_control/anode_timer_reg[4]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    14.827    display_control/anode_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.828ns (29.562%)  route 1.973ns (70.438%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.716     5.319    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.857     6.632    display_control/anode_timer[11]
    SLICE_X0Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.756 f  display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.303     7.058    display_control/anode_timer[16]_i_4_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.280     7.462    display_control/anode_timer[16]_i_3_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.586 r  display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.534     8.120    display_control/anode_timer[16]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.598    15.021    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[13]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y83          FDRE (Setup_fdre_C_R)       -0.429    14.831    display_control/anode_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.828ns (29.562%)  route 1.973ns (70.438%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.716     5.319    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.857     6.632    display_control/anode_timer[11]
    SLICE_X0Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.756 f  display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.303     7.058    display_control/anode_timer[16]_i_4_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.280     7.462    display_control/anode_timer[16]_i_3_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.586 r  display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.534     8.120    display_control/anode_timer[16]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.598    15.021    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[14]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y83          FDRE (Setup_fdre_C_R)       -0.429    14.831    display_control/anode_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  6.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clock_generation/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.483    clock_generation/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_generation/counter_reg[0]/Q
                         net (fo=7, routed)           0.092     1.716    clock_generation/counter[0]
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  clock_generation/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.761    clock_generation/clk_reg_i_1__0_n_0
    SLICE_X52Y96         FDRE                                         r  clock_generation/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.999    clock_generation/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clock_generation/clk_reg_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.587    clock_generation/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clock_generation/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.407%)  route 0.166ns (46.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.483    clock_generation/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_generation/counter_reg[3]/Q
                         net (fo=4, routed)           0.166     1.790    clock_generation/counter[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I3_O)        0.049     1.839 r  clock_generation/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.839    clock_generation/counter[4]_i_2_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.999    clock_generation/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    clock_generation/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clock_generation/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.877%)  route 0.166ns (47.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.483    clock_generation/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_generation/counter_reg[3]/Q
                         net (fo=4, routed)           0.166     1.790    clock_generation/counter[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  clock_generation/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    clock_generation/counter[3]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.999    clock_generation/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.092     1.575    clock_generation/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 display_control/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  display_control/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_control/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.117     1.776    display_control/anode_timer[12]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  display_control/anode_timer0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.884    display_control/data0[12]
    SLICE_X1Y82          FDRE                                         r  display_control/anode_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.869     2.034    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  display_control/anode_timer_reg[12]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    display_control/anode_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display_control/anode_timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.518    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  display_control/anode_timer_reg[16]/Q
                         net (fo=2, routed)           0.118     1.777    display_control/anode_timer[16]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  display_control/anode_timer0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.885    display_control/data0[16]
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[16]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    display_control/anode_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display_control/anode_timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display_control/anode_timer_reg[8]/Q
                         net (fo=2, routed)           0.119     1.777    display_control/anode_timer[8]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  display_control/anode_timer0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.885    display_control/data0[8]
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.868     2.033    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[8]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    display_control/anode_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_control/anode_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.515    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  display_control/anode_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  display_control/anode_timer_reg[4]/Q
                         net (fo=2, routed)           0.120     1.777    display_control/anode_timer[4]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  display_control/anode_timer0_carry/O[3]
                         net (fo=1, routed)           0.000     1.885    display_control/data0[4]
    SLICE_X1Y80          FDRE                                         r  display_control/anode_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     2.032    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  display_control/anode_timer_reg[4]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    display_control/anode_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display_control/anode_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display_control/anode_timer_reg[5]/Q
                         net (fo=2, routed)           0.116     1.774    display_control/anode_timer[5]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  display_control/anode_timer0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.889    display_control/data0[5]
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.868     2.033    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  display_control/anode_timer_reg[5]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    display_control/anode_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.121     1.779    display_control/anode_timer[11]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  display_control/anode_timer0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.890    display_control/data0[11]
    SLICE_X1Y82          FDRE                                         r  display_control/anode_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.869     2.034    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  display_control/anode_timer_reg[11]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    display_control/anode_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display_control/anode_timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control/anode_timer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.518    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  display_control/anode_timer_reg[13]/Q
                         net (fo=2, routed)           0.117     1.777    display_control/anode_timer[13]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  display_control/anode_timer0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.892    display_control/data0[13]
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  display_control/anode_timer_reg[13]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    display_control/anode_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clock_generation/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clock_generation/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clock_generation/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clock_generation/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clock_generation/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clock_generation/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     display_control/anode_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     display_control/anode_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     display_control/anode_select_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_generation/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_generation/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_generation/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_generation/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_generation/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           185 Endpoints
Min Delay           185 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master/temp_DATA_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.159ns  (logic 4.520ns (49.353%)  route 4.639ns (50.647%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  master/temp_DATA_reg[12]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  master/temp_DATA_reg[12]/Q
                         net (fo=7, routed)           0.678     1.137    master/acl_data[12]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.152     1.289 r  master/SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.092     2.381    master/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.332     2.713 r  master/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.868     5.582    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.159 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.159    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/temp_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.092ns  (logic 4.563ns (50.193%)  route 4.528ns (49.807%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE                         0.000     0.000 r  master/temp_DATA_reg[0]/C
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  master/temp_DATA_reg[0]/Q
                         net (fo=7, routed)           0.842     1.366    master/acl_data[0]
    SLICE_X2Y83          LUT5 (Prop_lut5_I3_O)        0.153     1.519 r  master/SEG_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.818     2.337    master/SEG_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.331     2.668 r  master/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.868     5.536    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.092 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.092    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/temp_DATA_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.743ns  (logic 4.393ns (50.249%)  route 4.350ns (49.751%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  master/temp_DATA_reg[8]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.422     0.422 r  master/temp_DATA_reg[8]/Q
                         net (fo=8, routed)           0.857     1.279    master/acl_data[8]
    SLICE_X3Y82          LUT4 (Prop_lut4_I0_O)        0.297     1.576 r  master/SEG_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.683     2.259    master/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.124     2.383 r  master/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.810     5.193    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.743 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.743    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/temp_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.447ns  (logic 4.647ns (55.016%)  route 3.800ns (44.984%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE                         0.000     0.000 r  master/temp_DATA_reg[3]/C
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  master/temp_DATA_reg[3]/Q
                         net (fo=7, routed)           0.847     1.371    master/acl_data[3]
    SLICE_X2Y83          LUT5 (Prop_lut5_I3_O)        0.124     1.495 r  master/SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.495    master/SEG_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y83          MUXF7 (Prop_muxf7_I0_O)      0.209     1.704 r  master/SEG_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.842     2.546    master/SEG_OBUF[4]_inst_i_3_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.297     2.843 r  master/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.110     4.954    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.447 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.447    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/temp_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.308ns  (logic 4.534ns (54.571%)  route 3.774ns (45.429%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  master/temp_DATA_reg[5]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  master/temp_DATA_reg[5]/Q
                         net (fo=7, routed)           0.842     1.366    master/acl_data[5]
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.148     1.514 r  master/SEG_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.842     2.356    master/SEG_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.328     2.684 r  master/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.090     4.774    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.308 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.308    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/temp_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 4.333ns (52.827%)  route 3.869ns (47.173%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  master/temp_DATA_reg[5]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  master/temp_DATA_reg[5]/Q
                         net (fo=7, routed)           0.842     1.366    master/acl_data[5]
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.124     1.490 r  master/SEG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.670     2.160    master/SEG_OBUF[1]_inst_i_3_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.124     2.284 r  master/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.357     4.641    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.202 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.202    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/temp_DATA_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.139ns  (logic 4.244ns (52.150%)  route 3.894ns (47.850%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  master/temp_DATA_reg[11]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  master/temp_DATA_reg[11]/Q
                         net (fo=7, routed)           1.155     1.614    master/acl_data[11]
    SLICE_X2Y81          LUT6 (Prop_lut6_I2_O)        0.124     1.738 r  master/SEG_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.831     2.570    master/SEG_OBUF[0]_inst_i_2_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124     2.694 r  master/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.907     4.601    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.139 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.139    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/clk_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.921ns  (logic 4.482ns (56.582%)  route 3.439ns (43.418%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  master/clk_reg_reg/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  master/clk_reg_reg/Q
                         net (fo=2, routed)           0.851     1.270    master/clk_reg
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.327     1.597 r  master/ACL_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.588     4.185    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.736     7.921 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     7.921    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/temp_DATA_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.278ns  (logic 4.122ns (56.634%)  route 3.156ns (43.366%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  master/temp_DATA_reg[9]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  master/temp_DATA_reg[9]/Q
                         net (fo=1, routed)           0.655     1.114    master/acl_data[9]
    SLICE_X3Y84          LUT6 (Prop_lut6_I2_O)        0.124     1.238 r  master/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.501     3.739    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539     7.278 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     7.278    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/FSM_sequential_state_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 1.596ns (22.230%)  route 5.583ns (77.770%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  master/counter_reg[1]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  master/counter_reg[1]/Q
                         net (fo=14, routed)          1.130     1.648    master/counter_reg_n_0_[1]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.150     1.798 r  master/cs_i_14/O
                         net (fo=6, routed)           1.055     2.852    master/cs_i_14_n_0
    SLICE_X8Y86          LUT5 (Prop_lut5_I4_O)        0.352     3.204 r  master/cs_i_16/O
                         net (fo=2, routed)           1.056     4.260    master/cs_i_16_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I4_O)        0.328     4.588 r  master/FSM_sequential_state_reg[6]_i_29/O
                         net (fo=1, routed)           0.665     5.254    master/FSM_sequential_state_reg[6]_i_29_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     5.378 r  master/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.865     6.242    master/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124     6.366 r  master/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.813     7.179    master/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  master/FSM_sequential_state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master/X_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_DATA_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.065%)  route 0.125ns (46.935%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  master/X_reg[7]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/X_reg[7]/Q
                         net (fo=3, routed)           0.125     0.266    master/X[7]
    SLICE_X2Y83          FDRE                                         r  master/temp_DATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/Z_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_DATA_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.760%)  route 0.137ns (49.240%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  master/Z_reg[9]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/Z_reg[9]/Q
                         net (fo=3, routed)           0.137     0.278    master/Z[9]
    SLICE_X0Y84          FDRE                                         r  master/temp_DATA_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/X_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_DATA_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.459%)  route 0.144ns (50.541%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  master/X_reg[8]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/X_reg[8]/Q
                         net (fo=3, routed)           0.144     0.285    master/X[8]
    SLICE_X3Y83          FDRE                                         r  master/temp_DATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/Y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_DATA_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.484%)  route 0.126ns (43.516%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE                         0.000     0.000 r  master/Y_reg[7]/C
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  master/Y_reg[7]/Q
                         net (fo=3, routed)           0.126     0.290    master/Y[7]
    SLICE_X2Y83          FDRE                                         r  master/temp_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/Z_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_DATA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  master/Z_reg[11]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/Z_reg[11]/Q
                         net (fo=3, routed)           0.156     0.297    master/Z[11]
    SLICE_X3Y85          FDRE                                         r  master/temp_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/Z_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/Z_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.440%)  route 0.127ns (40.560%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  master/Z_reg[9]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/Z_reg[9]/Q
                         net (fo=3, routed)           0.127     0.268    master/Z[9]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.313 r  master/Z[9]_i_1/O
                         net (fo=1, routed)           0.000     0.313    master/Z[9]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  master/Z_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/Z_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.509%)  route 0.176ns (55.491%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  master/Z_reg[9]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/Z_reg[9]/Q
                         net (fo=3, routed)           0.176     0.317    master/Z[9]
    SLICE_X2Y84          FDRE                                         r  master/temp_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/X_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_DATA_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.427%)  route 0.176ns (55.573%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  master/X_reg[11]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/X_reg[11]/Q
                         net (fo=3, routed)           0.176     0.317    master/X[11]
    SLICE_X3Y84          FDRE                                         r  master/temp_DATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/Y_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_DATA_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.274%)  route 0.185ns (56.726%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE                         0.000     0.000 r  master/Y_reg[10]/C
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/Y_reg[10]/Q
                         net (fo=3, routed)           0.185     0.326    master/Y[10]
    SLICE_X3Y83          FDRE                                         r  master/temp_DATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/Z_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_DATA_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.876%)  route 0.188ns (57.124%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  master/Z_reg[8]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/Z_reg[8]/Q
                         net (fo=3, routed)           0.188     0.329    master/Z[8]
    SLICE_X3Y85          FDRE                                         r  master/temp_DATA_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.589ns  (logic 4.328ns (40.869%)  route 6.261ns (59.131%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.317    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          1.519     7.292    display_control/anode_select[0]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.152     7.444 r  display_control/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.742    12.186    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.905 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.905    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.822ns  (logic 4.517ns (45.988%)  route 5.305ns (54.012%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.317    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          1.345     7.118    master/anode_select[0]
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.152     7.270 r  master/SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.092     8.362    master/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.332     8.694 r  master/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.868    11.562    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.139 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.139    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.514ns  (logic 4.495ns (47.249%)  route 5.019ns (52.751%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.317    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          1.333     7.106    master/anode_select[0]
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.153     7.259 r  master/SEG_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.818     8.077    master/SEG_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.331     8.408 r  master/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.868    11.276    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.831 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.831    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.166ns  (logic 4.254ns (46.416%)  route 4.911ns (53.584%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.317    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          1.345     7.118    master/anode_select[0]
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.124     7.242 r  master/SEG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.757     7.998    master/SEG_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.122 r  master/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.810    10.932    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.482 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.482    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.925ns  (logic 4.468ns (50.057%)  route 4.457ns (49.943%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.317    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          1.525     7.298    master/anode_select[0]
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.150     7.448 r  master/SEG_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.842     8.290    master/SEG_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.328     8.618 r  master/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.090    10.708    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.241 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.241    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.817ns  (logic 4.265ns (48.370%)  route 4.552ns (51.630%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.317    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          1.525     7.298    master/anode_select[0]
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.422 r  master/SEG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.670     8.092    master/SEG_OBUF[1]_inst_i_3_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I3_O)        0.124     8.216 r  master/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.357    10.573    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.134 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.134    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.372ns  (logic 4.500ns (53.753%)  route 3.872ns (46.247%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.716     5.319    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  display_control/anode_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  display_control/anode_select_reg[2]/Q
                         net (fo=17, routed)          1.199     6.936    display_control/anode_select[2]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.327     7.263 r  display_control/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.673     9.936    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    13.691 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.691    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 4.493ns (54.758%)  route 3.712ns (45.242%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.317    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          1.515     7.288    master/anode_select[0]
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.152     7.440 r  master/SEG_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.290     7.730    master/SEG_OBUF[0]_inst_i_3_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I2_O)        0.348     8.078 r  master/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.907     9.985    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.522 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.522    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.141ns  (logic 4.119ns (50.592%)  route 4.022ns (49.408%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.317    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          1.521     7.294    master/anode_select[0]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.418 r  master/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.501     9.919    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539    13.458 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    13.458    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 4.579ns (56.997%)  route 3.455ns (43.003%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.317    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          0.502     6.275    master/anode_select[0]
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.124     6.399 r  master/SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.399    master/SEG_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y83          MUXF7 (Prop_muxf7_I0_O)      0.209     6.608 r  master/SEG_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.842     7.450    master/SEG_OBUF[4]_inst_i_3_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.297     7.747 r  master/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.110     9.858    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.351 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.351    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.437ns (69.990%)  route 0.616ns (30.010%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          0.334     1.992    display_control/anode_select[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.045     2.037 r  display_control/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.318    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.569 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.569    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.424ns (66.982%)  route 0.702ns (33.018%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  display_control/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_control/anode_select_reg[1]/Q
                         net (fo=21, routed)          0.270     1.928    master/anode_select[1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I3_O)        0.045     1.973 r  master/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.432     2.405    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.643 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.643    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.461ns (64.587%)  route 0.801ns (35.413%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  display_control/anode_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  display_control/anode_select_reg[2]/Q
                         net (fo=17, routed)          0.270     1.916    master/anode_select[2]
    SLICE_X2Y83          LUT6 (Prop_lut6_I2_O)        0.099     2.015 r  master/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.531     2.546    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.780 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.780    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.421ns (62.205%)  route 0.864ns (37.795%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  display_control/anode_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  display_control/anode_select_reg[2]/Q
                         net (fo=17, routed)          0.344     1.990    master/anode_select[2]
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.099     2.089 r  master/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.519     2.608    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.802 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.802    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.479ns (64.506%)  route 0.814ns (35.494%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  display_control/anode_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.128     1.645 f  display_control/anode_select_reg[2]/Q
                         net (fo=17, routed)          0.292     1.938    display_control/anode_select[2]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.099     2.037 r  display_control/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.558    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.811 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.811    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.422ns (60.800%)  route 0.917ns (39.200%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          0.348     2.005    display_control/anode_select[0]
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.045     2.050 r  display_control/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.569     2.619    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.856 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.856    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.488ns (61.536%)  route 0.930ns (38.464%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  display_control/anode_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  display_control/anode_select_reg[2]/Q
                         net (fo=17, routed)          0.285     1.930    master/anode_select[2]
    SLICE_X2Y82          LUT6 (Prop_lut6_I2_O)        0.099     2.029 r  master/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.646     2.675    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.936 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.936    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.485ns (61.051%)  route 0.948ns (38.949%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          0.334     1.992    display_control/anode_select[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.046     2.038 r  display_control/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.613     2.651    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.949 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.949    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.467ns (59.760%)  route 0.988ns (40.240%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  display_control/anode_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  display_control/anode_select_reg[2]/Q
                         net (fo=17, routed)          0.293     1.939    master/anode_select[2]
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.099     2.038 r  master/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.694     2.732    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.971 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.971    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_control/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.487ns (59.066%)  route 1.031ns (40.934%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    display_control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  display_control/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display_control/anode_select_reg[0]/Q
                         net (fo=34, routed)          0.138     1.795    master/anode_select[0]
    SLICE_X2Y81          LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  master/SEG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.054     1.894    master/SEG_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045     1.939 r  master/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.839     2.778    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.034 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.034    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------





