; BTOR description generated by Yosys 0.29+34 (git sha1 57c9eb70f, clang 10.0.0-4ubuntu1 -fPIC -Os) for module top.
1 sort bitvec 32
2 input 1 RTL.u_clint.raddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:56.22-56.29|./verilog/tinyriscv.v:431.11-453.6
3 sort bitvec 1
4 input 3 clk ; ./verilog/tinyriscv.v:20.16-20.19
5 input 1 instruction ; ./verilog/tinyriscv.v:23.23-23.34
6 sort bitvec 8
7 input 6 int_i ; ./verilog/tinyriscv.v:43.21-43.26
8 input 3 jtag_halt_flag_i ; ./verilog/tinyriscv.v:40.16-40.32
9 sort bitvec 5
10 input 9 jtag_reg_addr_i ; ./verilog/tinyriscv.v:34.21-34.36
11 input 1 jtag_reg_data_i ; ./verilog/tinyriscv.v:35.22-35.37
12 input 3 jtag_reg_we_i ; ./verilog/tinyriscv.v:36.16-36.29
13 input 3 jtag_reset_flag_i ; ./verilog/tinyriscv.v:41.16-41.33
14 input 3 outside_rst ; ./verilog/tinyriscv.v:22.16-22.27
15 input 3 qed_exec_dup ; ./verilog/tinyriscv.v:24.11-24.23
16 input 1 rib_ex_data_i ; ./verilog/tinyriscv.v:26.22-26.35
17 input 3 rib_hold_flag_i ; ./verilog/tinyriscv.v:39.16-39.31
18 input 1 rib_pc_data_i ; ./verilog/tinyriscv.v:32.22-32.35
19 input 3 rst ; ./verilog/tinyriscv.v:21.16-21.19
20 state 1 RTL.u_regs.regs[0]
21 state 1 RTL.u_regs.regs[1]
22 slice 3 10 0 0
23 ite 1 22 21 20
24 state 1 RTL.u_regs.regs[2]
25 state 1 RTL.u_regs.regs[3]
26 ite 1 22 25 24
27 slice 3 10 1 1
28 ite 1 27 26 23
29 state 1 RTL.u_regs.regs[4]
30 state 1 RTL.u_regs.regs[5]
31 ite 1 22 30 29
32 state 1 RTL.u_regs.regs[6]
33 state 1 RTL.u_regs.regs[7]
34 ite 1 22 33 32
35 ite 1 27 34 31
36 slice 3 10 2 2
37 ite 1 36 35 28
38 state 1 RTL.u_regs.regs[8]
39 state 1 RTL.u_regs.regs[9]
40 ite 1 22 39 38
41 state 1 RTL.u_regs.regs[10]
42 state 1 RTL.u_regs.regs[11]
43 ite 1 22 42 41
44 ite 1 27 43 40
45 state 1 RTL.u_regs.regs[12]
46 state 1 RTL.u_regs.regs[13]
47 ite 1 22 46 45
48 state 1 RTL.u_regs.regs[14]
49 state 1 RTL.u_regs.regs[15]
50 ite 1 22 49 48
51 ite 1 27 50 47
52 ite 1 36 51 44
53 slice 3 10 3 3
54 ite 1 53 52 37
55 state 1 RTL.u_regs.regs[16]
56 state 1 RTL.u_regs.regs[17]
57 ite 1 22 56 55
58 state 1 RTL.u_regs.regs[18]
59 state 1 RTL.u_regs.regs[19]
60 ite 1 22 59 58
61 ite 1 27 60 57
62 state 1 RTL.u_regs.regs[20]
63 state 1 RTL.u_regs.regs[21]
64 ite 1 22 63 62
65 state 1 RTL.u_regs.regs[22]
66 state 1 RTL.u_regs.regs[23]
67 ite 1 22 66 65
68 ite 1 27 67 64
69 ite 1 36 68 61
70 state 1 RTL.u_regs.regs[24]
71 state 1 RTL.u_regs.regs[25]
72 ite 1 22 71 70
73 state 1 RTL.u_regs.regs[26]
74 state 1 RTL.u_regs.regs[27]
75 ite 1 22 74 73
76 ite 1 27 75 72
77 state 1 RTL.u_regs.regs[28]
78 state 1 RTL.u_regs.regs[29]
79 ite 1 22 78 77
80 state 1 RTL.u_regs.regs[30]
81 state 1 RTL.u_regs.regs[31]
82 ite 1 22 81 80
83 ite 1 27 82 79
84 ite 1 36 83 76
85 ite 1 53 84 69
86 slice 3 10 4 4
87 ite 1 86 85 54
88 const 1 00000000000000000000000000000000
89 redor 3 10
90 not 3 89
91 ite 1 90 88 87
92 output 91 jtag_reg_data_o ; ./verilog/tinyriscv.v:37.23-37.38
93 state 1 RTL.u_id_ex.op1_ff.qout_r
94 state 1 RTL.u_id_ex.op2_ff.qout_r
95 add 1 93 94
96 state 1 RTL.u_id_ex.inst_ff.qout_r
97 sort bitvec 3
98 slice 97 96 14 12
99 redor 3 98
100 not 3 99
101 const 3 1
102 uext 97 101 2
103 eq 3 98 102
104 sort bitvec 2
105 const 104 10
106 uext 97 105 1
107 eq 3 98 106
108 concat 104 103 100
109 concat 97 107 108
110 redor 3 109
111 ite 1 110 95 88
112 sort bitvec 7
113 slice 112 96 6 0
114 sort bitvec 6
115 const 114 100011
116 uext 112 115 1
117 eq 3 113 116
118 ite 1 117 111 88
119 const 97 100
120 eq 3 98 119
121 const 97 101
122 eq 3 98 121
123 concat 104 120 100
124 concat 97 103 123
125 sort bitvec 4
126 concat 125 107 124
127 concat 9 122 126
128 redor 3 127
129 ite 1 128 95 88
130 const 104 11
131 uext 112 130 5
132 eq 3 113 131
133 ite 1 132 129 118
134 input 1
135 uext 97 130 1
136 eq 3 98 135
137 const 97 110
138 eq 3 98 137
139 const 97 111
140 eq 3 98 139
141 concat 104 120 100
142 concat 97 103 141
143 concat 125 107 142
144 concat 9 136 143
145 concat 114 122 144
146 concat 112 138 145
147 concat 6 140 146
148 redor 3 147
149 ite 1 148 88 134
150 slice 112 96 31 25
151 redor 3 150
152 not 3 151
153 const 114 100000
154 uext 112 153 1
155 eq 3 150 154
156 or 3 152 155
157 ite 1 156 149 88
158 const 114 110011
159 uext 112 158 1
160 eq 3 113 159
161 ite 1 160 157 133
162 const 9 10011
163 uext 112 162 2
164 eq 3 113 163
165 ite 1 164 149 161
166 ite 1 117 111 88
167 ite 1 160 157 166
168 ite 1 164 149 167
169 const 3 0
170 ite 3 110 101 169
171 ite 3 117 170 169
172 input 3
173 ite 3 148 169 172
174 ite 3 156 173 169
175 ite 3 160 174 171
176 ite 3 164 173 175
177 state 3 RTL.u_clint.int_assert_o
178 ite 3 177 169 176
179 ite 1 178 168 165
180 output 179 rib_ex_addr_o ; ./verilog/tinyriscv.v:25.23-25.36
181 state 1 RTL.u_id_ex.reg2_rdata_ff.qout_r
182 ite 1 107 181 88
183 sort bitvec 16
184 slice 183 16 15 0
185 slice 183 181 15 0
186 concat 1 185 184
187 slice 183 181 15 0
188 slice 183 16 31 16
189 concat 1 188 187
190 state 1 RTL.u_id_ex.reg1_rdata_ff.qout_r
191 slice 104 190 1 0
192 slice 104 96 8 7
193 add 104 191 192
194 redor 3 193
195 not 3 194
196 ite 1 195 189 186
197 ite 1 103 196 182
198 sort bitvec 24
199 slice 198 16 23 0
200 slice 6 181 7 0
201 concat 1 200 199
202 slice 183 16 15 0
203 slice 6 181 7 0
204 concat 198 203 202
205 slice 6 16 31 24
206 concat 1 205 204
207 eq 3 193 105
208 ite 1 207 206 201
209 slice 6 16 7 0
210 slice 6 181 7 0
211 concat 183 210 209
212 slice 183 16 31 16
213 concat 1 212 211
214 uext 104 101 1
215 eq 3 193 214
216 ite 1 215 213 208
217 slice 6 181 7 0
218 slice 198 16 31 8
219 concat 1 218 217
220 ite 1 195 219 216
221 ite 1 100 220 197
222 ite 1 117 221 88
223 ite 1 160 157 222
224 ite 1 164 149 223
225 output 224 rib_ex_data_o ; ./verilog/tinyriscv.v:27.23-27.36
226 ite 3 117 170 169
227 ite 3 128 101 169
228 ite 3 132 227 226
229 ite 3 177 169 228
230 output 229 rib_ex_req_o ; ./verilog/tinyriscv.v:28.17-28.29
231 output 178 rib_ex_we_o ; ./verilog/tinyriscv.v:29.17-29.28
232 state 1 RTL.u_pc_reg.pc_o
233 output 232 rib_pc_addr_o ; ./verilog/tinyriscv.v:31.23-31.36
234 not 3 12
235 not 3 101
236 or 3 234 235
237 constraint 236
238 redor 3 16
239 not 3 238
240 not 3 101
241 or 3 239 240
242 constraint 241
243 state 183 RTL.u_regs.num_orig_insts
244 state 183 RTL.u_regs.num_dup_insts
245 eq 3 243 244
246 redor 3 243
247 and 3 245 246
248 state 3 RTL.u_id_ex.qed_vld_out_id_ex
249 and 3 247 248
250 not 3 249
251 eq 3 21 56
252 or 3 250 251
253 not 3 252
254 and 3 101 253
255 bad 254 ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:144.79-146.80|./verilog/tinyriscv.v:253.10-270.6
256 not 3 251
257 and 3 101 256
258 bad 257 ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:146.81-147.44|./verilog/tinyriscv.v:253.10-270.6
259 state 3 RTL.u_regs.precessor
260 eq 3 20 55
261 and 3 260 251
262 eq 3 24 58
263 and 3 261 262
264 eq 3 25 59
265 and 3 263 264
266 eq 3 29 62
267 and 3 265 266
268 eq 3 30 63
269 and 3 267 268
270 eq 3 32 65
271 and 3 269 270
272 eq 3 33 66
273 and 3 271 272
274 eq 3 38 70
275 and 3 273 274
276 eq 3 39 71
277 and 3 275 276
278 eq 3 41 73
279 and 3 277 278
280 eq 3 42 74
281 and 3 279 280
282 eq 3 45 77
283 and 3 281 282
284 eq 3 46 78
285 and 3 283 284
286 eq 3 48 80
287 and 3 285 286
288 eq 3 49 81
289 and 3 287 288
290 or 3 259 289
291 not 3 101
292 or 3 290 291
293 constraint 292
294 slice 9 5 24 20
295 const 9 10000
296 ult 3 294 295
297 slice 9 5 19 15
298 ult 3 297 295
299 and 3 296 298
300 slice 9 5 11 7
301 ult 3 300 295
302 and 3 299 301
303 slice 97 5 14 12
304 redor 3 303
305 not 3 304
306 and 3 302 305
307 slice 112 5 31 25
308 redor 3 307
309 not 3 308
310 and 3 306 309
311 slice 112 5 6 0
312 uext 112 158 1
313 eq 3 311 312
314 and 3 310 313
315 uext 112 153 1
316 eq 3 307 315
317 and 3 306 316
318 and 3 317 313
319 or 3 314 318
320 uext 97 101 2
321 eq 3 303 320
322 and 3 302 321
323 and 3 322 309
324 and 3 323 313
325 or 3 319 324
326 uext 97 105 1
327 eq 3 303 326
328 and 3 302 327
329 and 3 328 309
330 and 3 329 313
331 or 3 325 330
332 uext 97 130 1
333 eq 3 303 332
334 and 3 302 333
335 and 3 334 309
336 and 3 335 313
337 or 3 331 336
338 eq 3 303 119
339 and 3 302 338
340 and 3 339 309
341 and 3 340 313
342 or 3 337 341
343 eq 3 303 121
344 and 3 302 343
345 and 3 344 309
346 and 3 345 313
347 or 3 342 346
348 and 3 344 316
349 and 3 348 313
350 or 3 347 349
351 eq 3 303 137
352 and 3 302 351
353 and 3 352 309
354 and 3 353 313
355 or 3 350 354
356 eq 3 303 139
357 and 3 302 356
358 and 3 357 309
359 and 3 358 313
360 or 3 355 359
361 uext 112 101 6
362 eq 3 307 361
363 and 3 306 362
364 and 3 363 313
365 or 3 360 364
366 and 3 322 362
367 and 3 366 313
368 or 3 365 367
369 and 3 328 362
370 and 3 369 313
371 or 3 368 370
372 and 3 334 362
373 and 3 372 313
374 or 3 371 373
375 and 3 298 301
376 and 3 375 305
377 uext 112 162 2
378 eq 3 311 377
379 and 3 376 378
380 and 3 375 327
381 and 3 380 378
382 or 3 379 381
383 and 3 375 333
384 and 3 383 378
385 or 3 382 384
386 and 3 375 338
387 and 3 386 378
388 or 3 385 387
389 and 3 375 351
390 and 3 389 378
391 or 3 388 390
392 and 3 375 356
393 and 3 392 378
394 or 3 391 393
395 and 3 375 321
396 and 3 395 309
397 and 3 396 378
398 or 3 394 397
399 and 3 375 343
400 and 3 399 309
401 and 3 400 378
402 or 3 398 401
403 and 3 399 316
404 and 3 403 378
405 or 3 402 404
406 or 3 374 405
407 slice 104 5 31 30
408 redor 3 407
409 not 3 408
410 and 3 409 298
411 and 3 410 301
412 redor 3 297
413 not 3 412
414 and 3 411 413
415 uext 112 130 5
416 eq 3 311 415
417 and 3 414 416
418 and 3 417 327
419 or 3 406 418
420 and 3 409 296
421 and 3 420 298
422 and 3 421 413
423 uext 112 115 1
424 eq 3 311 423
425 and 3 422 424
426 and 3 425 327
427 or 3 419 426
428 const 112 1111111
429 eq 3 311 428
430 or 3 427 429
431 not 3 101
432 or 3 430 431
433 constraint 432
434 state 1 RTL.u_clint.data_o
435 uext 1 434 0 RTL.clint_data_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:194.16-194.28
436 const 125 0001
437 const 125 1000
438 state 1 RTL.u_if_id.inst_ff.qout_r
439 sort bitvec 30
440 const 439 110000001000000000000001110011
441 uext 1 440 2
442 eq 3 438 441
443 ite 125 442 437 436
444 const 125 0100
445 state 6 RTL.u_if_id.int_ff.qout_r
446 redor 3 445
447 state 1 RTL.u_csr_reg.mstatus
448 slice 3 447 3 3
449 ite 3 448 101 169
450 and 3 446 449
451 ite 125 450 444 443
452 const 104 01
453 state 3 RTL.u_div.busy_o
454 ite 3 453 101 169
455 concat 104 122 120
456 concat 97 138 455
457 concat 125 140 456
458 redor 3 457
459 ite 3 458 101 169
460 uext 112 101 6
461 eq 3 150 460
462 and 3 160 461
463 ite 3 462 459 454
464 ite 3 177 169 463
465 ite 104 464 452 105
466 const 104 00
467 concat 125 466 465
468 const 112 1110011
469 uext 1 468 25
470 eq 3 438 469
471 sort bitvec 21
472 const 471 100000000000001110011
473 uext 1 472 11
474 eq 3 438 473
475 or 3 470 474
476 ite 125 475 467 451
477 ite 125 19 476 436
478 uext 125 101 3
479 neq 3 477 478
480 state 9 RTL.u_clint.csr_state
481 uext 9 101 4
482 neq 3 480 481
483 or 3 479 482
484 ite 3 483 101 169
485 uext 3 484 0 RTL.clint_hold_flag_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:197.10-197.27
486 state 1 RTL.u_clint.int_addr_o
487 uext 1 486 0 RTL.clint_int_addr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:195.16-195.32
488 uext 3 177 0 RTL.clint_int_assert_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:196.10-196.28
489 uext 1 2 0 RTL.clint_raddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:193.16-193.29
490 sort bitvec 10
491 state 490
492 sort bitvec 22
493 const 492 0000000000000000000000
494 state 492
495 init 492 494 493
496 concat 1 494 491
497 uext 1 496 0 RTL.clint_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:192.16-192.29
498 state 3 RTL.u_clint.we_o
499 uext 3 498 0 RTL.clint_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:191.10-191.20
500 uext 3 4 0 RTL.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:77.16-77.19
501 state 1 RTL.u_csr_reg.mepc
502 uext 1 501 0 RTL.csr_clint_csr_mepc ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:176.16-176.34
503 uext 1 447 0 RTL.csr_clint_csr_mstatus ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:177.16-177.37
504 state 1 RTL.u_csr_reg.mtvec
505 uext 1 504 0 RTL.csr_clint_csr_mtvec ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:175.16-175.35
506 state 1 RTL.u_csr_reg.mscratch
507 sort bitvec 12
508 const 507 000000000000
509 slice 507 438 31 20
510 slice 112 438 6 0
511 eq 3 510 468
512 ite 507 511 509 508
513 const 490 1101000000
514 uext 507 513 2
515 eq 3 512 514
516 ite 1 515 506 88
517 const 490 1100000000
518 uext 507 517 2
519 eq 3 512 518
520 ite 1 519 447 516
521 state 1 RTL.u_csr_reg.mie
522 const 490 1100000100
523 uext 507 522 2
524 eq 3 512 523
525 ite 1 524 521 520
526 const 490 1101000001
527 uext 507 526 2
528 eq 3 512 527
529 ite 1 528 501 525
530 state 1 RTL.u_csr_reg.mcause
531 const 490 1101000010
532 uext 507 531 2
533 eq 3 512 532
534 ite 1 533 530 529
535 const 490 1100000101
536 uext 507 535 2
537 eq 3 512 536
538 ite 1 537 504 534
539 sort bitvec 64
540 state 539 RTL.u_csr_reg.cycle
541 slice 1 540 63 32
542 const 507 110010000000
543 eq 3 512 542
544 ite 1 543 541 538
545 slice 1 540 31 0
546 const 507 110000000000
547 eq 3 512 546
548 ite 1 547 545 544
549 slice 9 96 19 15
550 uext 1 549 27
551 not 1 550
552 state 1 RTL.u_id_ex.csr_rdata_ff.qout_r
553 and 1 551 552
554 ite 1 140 553 88
555 uext 1 549 27
556 or 1 555 552
557 ite 1 138 556 554
558 sort bitvec 27
559 const 558 000000000000000000000000000
560 slice 9 96 19 15
561 concat 1 559 560
562 ite 1 122 561 557
563 not 1 190
564 and 1 552 563
565 ite 1 136 564 562
566 or 1 190 552
567 ite 1 107 566 565
568 ite 1 103 190 567
569 eq 3 113 468
570 ite 1 569 568 88
571 state 507
572 eq 3 571 512
573 state 3 RTL.u_id_ex.csr_we_ff.qout_r
574 ite 3 177 169 573
575 and 3 572 574
576 ite 1 575 570 548
577 uext 1 576 0 RTL.csr_data_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:172.16-172.26
578 uext 3 449 0 RTL.csr_global_int_en_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:174.10-174.29
579 ite 104 8 130 466
580 ite 104 17 452 579
581 const 112 1101111
582 eq 3 113 581
583 const 112 1100111
584 eq 3 113 583
585 const 125 1111
586 uext 112 585 3
587 eq 3 113 586
588 concat 104 584 582
589 concat 97 587 588
590 redor 3 589
591 ite 3 590 101 169
592 ugte 3 93 94
593 ite 3 140 592 169
594 not 3 592
595 ite 3 138 594 593
596 sgte 3 93 94
597 ite 3 122 596 595
598 not 3 596
599 ite 3 120 598 597
600 eq 3 93 94
601 not 3 600
602 ite 3 103 601 599
603 ite 3 100 600 602
604 const 112 1100011
605 eq 3 113 604
606 ite 3 605 603 591
607 ite 3 160 174 606
608 ite 3 164 173 607
609 ite 3 462 459 169
610 or 3 608 609
611 ite 3 177 101 169
612 or 3 610 611
613 ite 3 160 174 169
614 ite 3 164 173 613
615 or 3 614 463
616 or 3 612 615
617 or 3 616 484
618 ite 104 617 130 580
619 concat 97 169 618
620 uext 97 619 0 RTL.ctrl_hold_flag_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:180.15-180.31
621 state 1 RTL.u_id_ex.op1_jump_ff.qout_r
622 state 1 RTL.u_id_ex.op2_jump_ff.qout_r
623 add 1 621 622
624 ite 1 590 623 88
625 concat 104 592 592
626 concat 97 592 625
627 concat 125 592 626
628 concat 9 592 627
629 concat 114 592 628
630 concat 112 592 629
631 concat 6 592 630
632 sort bitvec 9
633 concat 632 592 631
634 concat 490 592 633
635 sort bitvec 11
636 concat 635 592 634
637 concat 507 592 636
638 sort bitvec 13
639 concat 638 592 637
640 sort bitvec 14
641 concat 640 592 639
642 sort bitvec 15
643 concat 642 592 641
644 concat 183 592 643
645 sort bitvec 17
646 concat 645 592 644
647 sort bitvec 18
648 concat 647 592 646
649 sort bitvec 19
650 concat 649 592 648
651 sort bitvec 20
652 concat 651 592 650
653 concat 471 592 652
654 concat 492 592 653
655 sort bitvec 23
656 concat 655 592 654
657 concat 198 592 656
658 sort bitvec 25
659 concat 658 592 657
660 sort bitvec 26
661 concat 660 592 659
662 concat 558 592 661
663 sort bitvec 28
664 concat 663 592 662
665 sort bitvec 29
666 concat 665 592 664
667 concat 439 592 666
668 sort bitvec 31
669 concat 668 592 667
670 concat 1 592 669
671 and 1 670 623
672 ite 1 140 671 88
673 concat 104 594 594
674 concat 97 594 673
675 concat 125 594 674
676 concat 9 594 675
677 concat 114 594 676
678 concat 112 594 677
679 concat 6 594 678
680 concat 632 594 679
681 concat 490 594 680
682 concat 635 594 681
683 concat 507 594 682
684 concat 638 594 683
685 concat 640 594 684
686 concat 642 594 685
687 concat 183 594 686
688 concat 645 594 687
689 concat 647 594 688
690 concat 649 594 689
691 concat 651 594 690
692 concat 471 594 691
693 concat 492 594 692
694 concat 655 594 693
695 concat 198 594 694
696 concat 658 594 695
697 concat 660 594 696
698 concat 558 594 697
699 concat 663 594 698
700 concat 665 594 699
701 concat 439 594 700
702 concat 668 594 701
703 concat 1 594 702
704 and 1 703 623
705 ite 1 138 704 672
706 concat 104 596 596
707 concat 97 596 706
708 concat 125 596 707
709 concat 9 596 708
710 concat 114 596 709
711 concat 112 596 710
712 concat 6 596 711
713 concat 632 596 712
714 concat 490 596 713
715 concat 635 596 714
716 concat 507 596 715
717 concat 638 596 716
718 concat 640 596 717
719 concat 642 596 718
720 concat 183 596 719
721 concat 645 596 720
722 concat 647 596 721
723 concat 649 596 722
724 concat 651 596 723
725 concat 471 596 724
726 concat 492 596 725
727 concat 655 596 726
728 concat 198 596 727
729 concat 658 596 728
730 concat 660 596 729
731 concat 558 596 730
732 concat 663 596 731
733 concat 665 596 732
734 concat 439 596 733
735 concat 668 596 734
736 concat 1 596 735
737 and 1 736 623
738 ite 1 122 737 705
739 concat 104 598 598
740 concat 97 598 739
741 concat 125 598 740
742 concat 9 598 741
743 concat 114 598 742
744 concat 112 598 743
745 concat 6 598 744
746 concat 632 598 745
747 concat 490 598 746
748 concat 635 598 747
749 concat 507 598 748
750 concat 638 598 749
751 concat 640 598 750
752 concat 642 598 751
753 concat 183 598 752
754 concat 645 598 753
755 concat 647 598 754
756 concat 649 598 755
757 concat 651 598 756
758 concat 471 598 757
759 concat 492 598 758
760 concat 655 598 759
761 concat 198 598 760
762 concat 658 598 761
763 concat 660 598 762
764 concat 558 598 763
765 concat 663 598 764
766 concat 665 598 765
767 concat 439 598 766
768 concat 668 598 767
769 concat 1 598 768
770 and 1 769 623
771 ite 1 120 770 738
772 concat 104 601 601
773 concat 97 601 772
774 concat 125 601 773
775 concat 9 601 774
776 concat 114 601 775
777 concat 112 601 776
778 concat 6 601 777
779 concat 632 601 778
780 concat 490 601 779
781 concat 635 601 780
782 concat 507 601 781
783 concat 638 601 782
784 concat 640 601 783
785 concat 642 601 784
786 concat 183 601 785
787 concat 645 601 786
788 concat 647 601 787
789 concat 649 601 788
790 concat 651 601 789
791 concat 471 601 790
792 concat 492 601 791
793 concat 655 601 792
794 concat 198 601 793
795 concat 658 601 794
796 concat 660 601 795
797 concat 558 601 796
798 concat 663 601 797
799 concat 665 601 798
800 concat 439 601 799
801 concat 668 601 800
802 concat 1 601 801
803 and 1 802 623
804 ite 1 103 803 771
805 concat 104 600 600
806 concat 97 600 805
807 concat 125 600 806
808 concat 9 600 807
809 concat 114 600 808
810 concat 112 600 809
811 concat 6 600 810
812 concat 632 600 811
813 concat 490 600 812
814 concat 635 600 813
815 concat 507 600 814
816 concat 638 600 815
817 concat 640 600 816
818 concat 642 600 817
819 concat 183 600 818
820 concat 645 600 819
821 concat 647 600 820
822 concat 649 600 821
823 concat 651 600 822
824 concat 471 600 823
825 concat 492 600 824
826 concat 655 600 825
827 concat 198 600 826
828 concat 658 600 827
829 concat 660 600 828
830 concat 558 600 829
831 concat 663 600 830
832 concat 665 600 831
833 concat 439 600 832
834 concat 668 600 833
835 concat 1 600 834
836 and 1 835 623
837 ite 1 100 836 804
838 ite 1 605 837 624
839 ite 1 160 157 838
840 ite 1 164 149 839
841 ite 1 458 623 88
842 ite 1 462 841 88
843 or 1 840 842
844 ite 1 177 486 843
845 uext 1 844 0 RTL.ctrl_jump_addr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:182.16-182.32
846 uext 3 612 0 RTL.ctrl_jump_flag_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:181.10-181.26
847 uext 3 453 0 RTL.div_busy_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:187.10-187.20
848 state 3 RTL.u_div.ready_o
849 uext 3 848 0 RTL.div_ready_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:186.7-186.18
850 state 9 RTL.u_div.reg_waddr_o
851 uext 9 850 0 RTL.div_reg_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:188.15-188.30
852 state 1 RTL.u_div.result_o
853 uext 1 852 0 RTL.div_result_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:185.16-185.28
854 const 651 00000000000000000000
855 concat 1 854 571
856 uext 1 855 0 RTL.ex_csr_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:165.16-165.30
857 uext 1 570 0 RTL.ex_csr_wdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:163.16-163.30
858 uext 3 574 0 RTL.ex_csr_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:164.10-164.21
859 uext 1 190 0 RTL.ex_div_dividend_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:159.16-159.33
860 uext 1 181 0 RTL.ex_div_divisor_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:160.16-160.32
861 uext 97 98 0 RTL.ex_div_op_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:161.15-161.26
862 state 9 RTL.u_id_ex.reg_waddr_ff.qout_r
863 uext 9 862 0 RTL.ex_div_reg_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:162.15-162.33
864 uext 3 464 0 RTL.ex_div_start_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:158.10-158.24
865 uext 3 615 0 RTL.ex_hold_flag_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:155.10-155.24
866 uext 1 844 0 RTL.ex_jump_addr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:157.16-157.30
867 uext 3 612 0 RTL.ex_jump_flag_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:156.10-156.24
868 uext 1 165 0 RTL.ex_mem_raddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:148.16-148.30
869 uext 3 229 0 RTL.ex_mem_req_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:151.10-151.22
870 uext 1 168 0 RTL.ex_mem_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:149.16-149.30
871 uext 1 224 0 RTL.ex_mem_wdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:147.16-147.30
872 uext 3 178 0 RTL.ex_mem_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:150.10-150.21
873 const 9 00000
874 ite 9 848 850 873
875 ite 9 453 873 874
876 ite 9 462 873 875
877 or 9 862 876
878 uext 9 877 0 RTL.ex_reg_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:154.15-154.29
879 concat 104 107 103
880 concat 97 136 879
881 concat 125 122 880
882 concat 9 138 881
883 concat 114 140 882
884 redor 3 883
885 ite 1 884 552 88
886 ite 1 569 885 88
887 const 114 110111
888 uext 112 887 1
889 eq 3 113 888
890 const 9 10111
891 uext 112 890 2
892 eq 3 113 891
893 concat 104 892 889
894 concat 97 582 893
895 concat 125 584 894
896 redor 3 895
897 ite 1 896 95 886
898 slice 183 16 31 16
899 slice 183 16 15 0
900 slice 104 96 21 20
901 add 104 191 900
902 redor 3 901
903 not 3 902
904 ite 183 903 899 898
905 const 183 0000000000000000
906 concat 1 905 904
907 ite 1 122 906 88
908 slice 6 16 31 24
909 slice 6 16 23 16
910 eq 3 901 105
911 ite 6 910 909 908
912 slice 6 16 15 8
913 uext 104 101 1
914 eq 3 901 913
915 ite 6 914 912 911
916 slice 6 16 7 0
917 ite 6 903 916 915
918 const 198 000000000000000000000000
919 concat 1 918 917
920 ite 1 120 919 907
921 ite 1 107 16 920
922 slice 183 16 31 16
923 slice 3 16 31 31
924 concat 645 923 922
925 slice 3 16 31 31
926 concat 647 925 924
927 slice 3 16 31 31
928 concat 649 927 926
929 slice 3 16 31 31
930 concat 651 929 928
931 slice 3 16 31 31
932 concat 471 931 930
933 slice 3 16 31 31
934 concat 492 933 932
935 slice 3 16 31 31
936 concat 655 935 934
937 slice 3 16 31 31
938 concat 198 937 936
939 slice 3 16 31 31
940 concat 658 939 938
941 slice 3 16 31 31
942 concat 660 941 940
943 slice 3 16 31 31
944 concat 558 943 942
945 slice 3 16 31 31
946 concat 663 945 944
947 slice 3 16 31 31
948 concat 665 947 946
949 slice 3 16 31 31
950 concat 439 949 948
951 slice 3 16 31 31
952 concat 668 951 950
953 slice 3 16 31 31
954 concat 1 953 952
955 slice 183 16 15 0
956 slice 3 16 15 15
957 concat 645 956 955
958 slice 3 16 15 15
959 concat 647 958 957
960 slice 3 16 15 15
961 concat 649 960 959
962 slice 3 16 15 15
963 concat 651 962 961
964 slice 3 16 15 15
965 concat 471 964 963
966 slice 3 16 15 15
967 concat 492 966 965
968 slice 3 16 15 15
969 concat 655 968 967
970 slice 3 16 15 15
971 concat 198 970 969
972 slice 3 16 15 15
973 concat 658 972 971
974 slice 3 16 15 15
975 concat 660 974 973
976 slice 3 16 15 15
977 concat 558 976 975
978 slice 3 16 15 15
979 concat 663 978 977
980 slice 3 16 15 15
981 concat 665 980 979
982 slice 3 16 15 15
983 concat 439 982 981
984 slice 3 16 15 15
985 concat 668 984 983
986 slice 3 16 15 15
987 concat 1 986 985
988 ite 1 903 987 954
989 ite 1 103 988 921
990 slice 6 16 31 24
991 slice 3 16 31 31
992 concat 632 991 990
993 slice 3 16 31 31
994 concat 490 993 992
995 slice 3 16 31 31
996 concat 635 995 994
997 slice 3 16 31 31
998 concat 507 997 996
999 slice 3 16 31 31
1000 concat 638 999 998
1001 slice 3 16 31 31
1002 concat 640 1001 1000
1003 slice 3 16 31 31
1004 concat 642 1003 1002
1005 slice 3 16 31 31
1006 concat 183 1005 1004
1007 slice 3 16 31 31
1008 concat 645 1007 1006
1009 slice 3 16 31 31
1010 concat 647 1009 1008
1011 slice 3 16 31 31
1012 concat 649 1011 1010
1013 slice 3 16 31 31
1014 concat 651 1013 1012
1015 slice 3 16 31 31
1016 concat 471 1015 1014
1017 slice 3 16 31 31
1018 concat 492 1017 1016
1019 slice 3 16 31 31
1020 concat 655 1019 1018
1021 slice 3 16 31 31
1022 concat 198 1021 1020
1023 slice 3 16 31 31
1024 concat 658 1023 1022
1025 slice 3 16 31 31
1026 concat 660 1025 1024
1027 slice 3 16 31 31
1028 concat 558 1027 1026
1029 slice 3 16 31 31
1030 concat 663 1029 1028
1031 slice 3 16 31 31
1032 concat 665 1031 1030
1033 slice 3 16 31 31
1034 concat 439 1033 1032
1035 slice 3 16 31 31
1036 concat 668 1035 1034
1037 slice 3 16 31 31
1038 concat 1 1037 1036
1039 slice 6 16 23 16
1040 slice 3 16 23 23
1041 concat 632 1040 1039
1042 slice 3 16 23 23
1043 concat 490 1042 1041
1044 slice 3 16 23 23
1045 concat 635 1044 1043
1046 slice 3 16 23 23
1047 concat 507 1046 1045
1048 slice 3 16 23 23
1049 concat 638 1048 1047
1050 slice 3 16 23 23
1051 concat 640 1050 1049
1052 slice 3 16 23 23
1053 concat 642 1052 1051
1054 slice 3 16 23 23
1055 concat 183 1054 1053
1056 slice 3 16 23 23
1057 concat 645 1056 1055
1058 slice 3 16 23 23
1059 concat 647 1058 1057
1060 slice 3 16 23 23
1061 concat 649 1060 1059
1062 slice 3 16 23 23
1063 concat 651 1062 1061
1064 slice 3 16 23 23
1065 concat 471 1064 1063
1066 slice 3 16 23 23
1067 concat 492 1066 1065
1068 slice 3 16 23 23
1069 concat 655 1068 1067
1070 slice 3 16 23 23
1071 concat 198 1070 1069
1072 slice 3 16 23 23
1073 concat 658 1072 1071
1074 slice 3 16 23 23
1075 concat 660 1074 1073
1076 slice 3 16 23 23
1077 concat 558 1076 1075
1078 slice 3 16 23 23
1079 concat 663 1078 1077
1080 slice 3 16 23 23
1081 concat 665 1080 1079
1082 slice 3 16 23 23
1083 concat 439 1082 1081
1084 slice 3 16 23 23
1085 concat 668 1084 1083
1086 slice 3 16 23 23
1087 concat 1 1086 1085
1088 ite 1 910 1087 1038
1089 slice 6 16 15 8
1090 slice 3 16 15 15
1091 concat 632 1090 1089
1092 slice 3 16 15 15
1093 concat 490 1092 1091
1094 slice 3 16 15 15
1095 concat 635 1094 1093
1096 slice 3 16 15 15
1097 concat 507 1096 1095
1098 slice 3 16 15 15
1099 concat 638 1098 1097
1100 slice 3 16 15 15
1101 concat 640 1100 1099
1102 slice 3 16 15 15
1103 concat 642 1102 1101
1104 slice 3 16 15 15
1105 concat 183 1104 1103
1106 slice 3 16 15 15
1107 concat 645 1106 1105
1108 slice 3 16 15 15
1109 concat 647 1108 1107
1110 slice 3 16 15 15
1111 concat 649 1110 1109
1112 slice 3 16 15 15
1113 concat 651 1112 1111
1114 slice 3 16 15 15
1115 concat 471 1114 1113
1116 slice 3 16 15 15
1117 concat 492 1116 1115
1118 slice 3 16 15 15
1119 concat 655 1118 1117
1120 slice 3 16 15 15
1121 concat 198 1120 1119
1122 slice 3 16 15 15
1123 concat 658 1122 1121
1124 slice 3 16 15 15
1125 concat 660 1124 1123
1126 slice 3 16 15 15
1127 concat 558 1126 1125
1128 slice 3 16 15 15
1129 concat 663 1128 1127
1130 slice 3 16 15 15
1131 concat 665 1130 1129
1132 slice 3 16 15 15
1133 concat 439 1132 1131
1134 slice 3 16 15 15
1135 concat 668 1134 1133
1136 slice 3 16 15 15
1137 concat 1 1136 1135
1138 ite 1 914 1137 1088
1139 slice 6 16 7 0
1140 slice 3 16 7 7
1141 concat 632 1140 1139
1142 slice 3 16 7 7
1143 concat 490 1142 1141
1144 slice 3 16 7 7
1145 concat 635 1144 1143
1146 slice 3 16 7 7
1147 concat 507 1146 1145
1148 slice 3 16 7 7
1149 concat 638 1148 1147
1150 slice 3 16 7 7
1151 concat 640 1150 1149
1152 slice 3 16 7 7
1153 concat 642 1152 1151
1154 slice 3 16 7 7
1155 concat 183 1154 1153
1156 slice 3 16 7 7
1157 concat 645 1156 1155
1158 slice 3 16 7 7
1159 concat 647 1158 1157
1160 slice 3 16 7 7
1161 concat 649 1160 1159
1162 slice 3 16 7 7
1163 concat 651 1162 1161
1164 slice 3 16 7 7
1165 concat 471 1164 1163
1166 slice 3 16 7 7
1167 concat 492 1166 1165
1168 slice 3 16 7 7
1169 concat 655 1168 1167
1170 slice 3 16 7 7
1171 concat 198 1170 1169
1172 slice 3 16 7 7
1173 concat 658 1172 1171
1174 slice 3 16 7 7
1175 concat 660 1174 1173
1176 slice 3 16 7 7
1177 concat 558 1176 1175
1178 slice 3 16 7 7
1179 concat 663 1178 1177
1180 slice 3 16 7 7
1181 concat 665 1180 1179
1182 slice 3 16 7 7
1183 concat 439 1182 1181
1184 slice 3 16 7 7
1185 concat 668 1184 1183
1186 slice 3 16 7 7
1187 concat 1 1186 1185
1188 ite 1 903 1187 1138
1189 ite 1 100 1188 989
1190 ite 1 132 1189 897
1191 slice 668 190 30 0
1192 concat 1 169 1191
1193 uext 1 101 31
1194 add 1 563 1193
1195 slice 3 190 31 31
1196 ite 1 1195 1194 1192
1197 concat 104 107 103
1198 redor 3 1197
1199 ite 1 1198 1196 190
1200 ite 1 462 1199 190
1201 uext 539 1200 32
1202 slice 668 181 30 0
1203 concat 1 169 1202
1204 not 1 181
1205 uext 1 101 31
1206 add 1 1204 1205
1207 slice 3 181 31 31
1208 ite 1 1207 1206 1203
1209 ite 1 103 1208 181
1210 ite 1 462 1209 181
1211 uext 539 1210 32
1212 mul 539 1201 1211
1213 slice 1 1212 63 32
1214 not 539 1212
1215 uext 539 101 63
1216 add 539 1214 1215
1217 slice 1 1216 63 32
1218 ite 1 1195 1217 1213
1219 ite 1 107 1218 88
1220 slice 3 181 31 31
1221 slice 3 190 31 31
1222 concat 104 1221 1220
1223 redor 3 1222
1224 not 3 1223
1225 eq 3 1222 130
1226 concat 104 1225 1224
1227 redor 3 1226
1228 ite 1 1227 1213 1217
1229 ite 1 103 1228 1219
1230 ite 1 136 1213 1229
1231 slice 1 1212 31 0
1232 ite 1 100 1231 1230
1233 ite 1 461 1232 88
1234 input 1
1235 and 1 93 94
1236 ite 1 140 1235 1234
1237 or 1 93 94
1238 ite 1 138 1237 1236
1239 slice 9 181 4 0
1240 uext 1 1239 27
1241 srl 1 190 1240
1242 const 1 11111111111111111111111111111111
1243 uext 1 1239 27
1244 srl 1 1242 1243
1245 and 1 1241 1244
1246 slice 3 190 31 31
1247 slice 3 190 31 31
1248 concat 104 1247 1246
1249 slice 3 190 31 31
1250 concat 97 1249 1248
1251 slice 3 190 31 31
1252 concat 125 1251 1250
1253 slice 3 190 31 31
1254 concat 9 1253 1252
1255 slice 3 190 31 31
1256 concat 114 1255 1254
1257 slice 3 190 31 31
1258 concat 112 1257 1256
1259 slice 3 190 31 31
1260 concat 6 1259 1258
1261 slice 3 190 31 31
1262 concat 632 1261 1260
1263 slice 3 190 31 31
1264 concat 490 1263 1262
1265 slice 3 190 31 31
1266 concat 635 1265 1264
1267 slice 3 190 31 31
1268 concat 507 1267 1266
1269 slice 3 190 31 31
1270 concat 638 1269 1268
1271 slice 3 190 31 31
1272 concat 640 1271 1270
1273 slice 3 190 31 31
1274 concat 642 1273 1272
1275 slice 3 190 31 31
1276 concat 183 1275 1274
1277 slice 3 190 31 31
1278 concat 645 1277 1276
1279 slice 3 190 31 31
1280 concat 647 1279 1278
1281 slice 3 190 31 31
1282 concat 649 1281 1280
1283 slice 3 190 31 31
1284 concat 651 1283 1282
1285 slice 3 190 31 31
1286 concat 471 1285 1284
1287 slice 3 190 31 31
1288 concat 492 1287 1286
1289 slice 3 190 31 31
1290 concat 655 1289 1288
1291 slice 3 190 31 31
1292 concat 198 1291 1290
1293 slice 3 190 31 31
1294 concat 658 1293 1292
1295 slice 3 190 31 31
1296 concat 660 1295 1294
1297 slice 3 190 31 31
1298 concat 558 1297 1296
1299 slice 3 190 31 31
1300 concat 663 1299 1298
1301 slice 3 190 31 31
1302 concat 665 1301 1300
1303 slice 3 190 31 31
1304 concat 439 1303 1302
1305 slice 3 190 31 31
1306 concat 668 1305 1304
1307 slice 3 190 31 31
1308 concat 1 1307 1306
1309 not 1 1244
1310 and 1 1308 1309
1311 or 1 1245 1310
1312 slice 3 96 30 30
1313 ite 1 1312 1311 1241
1314 ite 1 122 1313 1238
1315 xor 1 93 94
1316 ite 1 120 1315 1314
1317 const 668 0000000000000000000000000000000
1318 concat 1 1317 594
1319 ite 1 136 1318 1316
1320 concat 1 1317 598
1321 ite 1 107 1320 1319
1322 slice 9 94 4 0
1323 uext 1 1322 27
1324 sll 1 93 1323
1325 ite 1 103 1324 1321
1326 sub 1 93 94
1327 ite 1 1312 1326 95
1328 ite 1 100 1327 1325
1329 ite 1 156 1328 1233
1330 ite 1 160 1329 1190
1331 input 1
1332 slice 9 96 24 20
1333 uext 1 1332 27
1334 srl 1 190 1333
1335 uext 1 1332 27
1336 srl 1 1242 1335
1337 and 1 1334 1336
1338 not 1 1336
1339 and 1 1308 1338
1340 or 1 1337 1339
1341 ite 1 1312 1340 1334
1342 ite 1 122 1341 1331
1343 uext 1 1332 27
1344 sll 1 190 1343
1345 ite 1 103 1344 1342
1346 ite 1 140 1235 1345
1347 ite 1 138 1237 1346
1348 ite 1 120 1315 1347
1349 ite 1 136 1318 1348
1350 ite 1 107 1320 1349
1351 ite 1 100 95 1350
1352 ite 1 164 1351 1330
1353 ite 1 848 852 88
1354 ite 1 453 88 1353
1355 ite 1 462 88 1354
1356 or 1 1352 1355
1357 uext 1 1356 0 RTL.ex_reg_wdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:152.16-152.30
1358 state 3 RTL.u_id_ex.reg_we_ff.qout_r
1359 ite 3 848 101 169
1360 ite 3 453 169 1359
1361 ite 3 462 169 1360
1362 or 3 1358 1361
1363 ite 3 177 169 1362
1364 uext 3 1363 0 RTL.ex_reg_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:153.10-153.21
1365 concat 1 854 512
1366 uext 1 1365 0 RTL.id_csr_raddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:121.16-121.30
1367 uext 1 576 0 RTL.id_csr_rdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:123.16-123.30
1368 uext 1 1365 0 RTL.id_csr_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:124.16-124.30
1369 state 1 RTL.u_if_id.inst_addr_ff.qout_r
1370 uext 1 1369 0 RTL.id_inst_addr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:116.16-116.30
1371 uext 1 438 0 RTL.id_inst_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:115.16-115.25
1372 uext 112 585 3
1373 eq 3 510 1372
1374 eq 3 510 581
1375 concat 104 1374 1373
1376 redor 3 1375
1377 ite 1 1376 1369 88
1378 slice 9 438 19 15
1379 slice 97 438 14 12
1380 uext 97 101 2
1381 eq 3 1379 1380
1382 uext 97 105 1
1383 eq 3 1379 1382
1384 uext 97 130 1
1385 eq 3 1379 1384
1386 concat 104 1383 1381
1387 concat 97 1385 1386
1388 redor 3 1387
1389 ite 9 1388 1378 873
1390 ite 9 511 1389 873
1391 eq 3 510 583
1392 ite 9 1391 1378 1390
1393 redor 3 1379
1394 not 3 1393
1395 eq 3 1379 119
1396 eq 3 1379 121
1397 eq 3 1379 137
1398 eq 3 1379 139
1399 concat 104 1395 1394
1400 concat 97 1381 1399
1401 concat 125 1396 1400
1402 concat 9 1397 1401
1403 concat 114 1398 1402
1404 redor 3 1403
1405 ite 9 1404 1378 873
1406 eq 3 510 604
1407 ite 9 1406 1405 1392
1408 concat 104 1381 1394
1409 concat 97 1383 1408
1410 redor 3 1409
1411 ite 9 1410 1378 873
1412 uext 112 115 1
1413 eq 3 510 1412
1414 ite 9 1413 1411 1407
1415 concat 104 1395 1394
1416 concat 97 1381 1415
1417 concat 125 1383 1416
1418 concat 9 1396 1417
1419 redor 3 1418
1420 ite 9 1419 1378 873
1421 uext 112 130 5
1422 eq 3 510 1421
1423 ite 9 1422 1420 1414
1424 input 9
1425 concat 104 1395 1394
1426 concat 97 1381 1425
1427 concat 125 1383 1426
1428 concat 9 1385 1427
1429 concat 114 1396 1428
1430 concat 112 1397 1429
1431 concat 6 1398 1430
1432 redor 3 1431
1433 ite 9 1432 1378 1424
1434 slice 112 438 31 25
1435 uext 112 101 6
1436 eq 3 1434 1435
1437 ite 9 1436 1433 873
1438 redor 3 1434
1439 not 3 1438
1440 uext 112 153 1
1441 eq 3 1434 1440
1442 or 3 1439 1441
1443 ite 9 1442 1433 1437
1444 uext 112 158 1
1445 eq 3 510 1444
1446 ite 9 1445 1443 1423
1447 uext 112 162 2
1448 eq 3 510 1447
1449 ite 9 1448 1433 1446
1450 slice 3 1449 0 0
1451 ite 1 1450 21 20
1452 ite 1 1450 25 24
1453 slice 3 1449 1 1
1454 ite 1 1453 1452 1451
1455 ite 1 1450 30 29
1456 ite 1 1450 33 32
1457 ite 1 1453 1456 1455
1458 slice 3 1449 2 2
1459 ite 1 1458 1457 1454
1460 ite 1 1450 39 38
1461 ite 1 1450 42 41
1462 ite 1 1453 1461 1460
1463 ite 1 1450 46 45
1464 ite 1 1450 49 48
1465 ite 1 1453 1464 1463
1466 ite 1 1458 1465 1462
1467 slice 3 1449 3 3
1468 ite 1 1467 1466 1459
1469 ite 1 1450 56 55
1470 ite 1 1450 59 58
1471 ite 1 1453 1470 1469
1472 ite 1 1450 63 62
1473 ite 1 1450 66 65
1474 ite 1 1453 1473 1472
1475 ite 1 1458 1474 1471
1476 ite 1 1450 71 70
1477 ite 1 1450 74 73
1478 ite 1 1453 1477 1476
1479 ite 1 1450 78 77
1480 ite 1 1450 81 80
1481 ite 1 1453 1480 1479
1482 ite 1 1458 1481 1478
1483 ite 1 1467 1482 1475
1484 slice 3 1449 4 4
1485 ite 1 1484 1483 1468
1486 eq 3 1449 877
1487 and 3 1486 1363
1488 ite 1 1487 1356 1485
1489 redor 3 1449
1490 not 3 1489
1491 ite 1 1490 88 1488
1492 ite 1 1391 1491 1377
1493 ite 1 1404 1369 88
1494 ite 1 1406 1493 1492
1495 input 1
1496 concat 104 1396 1395
1497 concat 97 1397 1496
1498 concat 125 1398 1497
1499 redor 3 1498
1500 ite 1 1499 1369 1495
1501 concat 104 1381 1394
1502 concat 97 1383 1501
1503 concat 125 1385 1502
1504 redor 3 1503
1505 ite 1 1504 88 1500
1506 ite 1 1436 1505 88
1507 ite 1 1442 88 1506
1508 ite 1 1445 1507 1494
1509 uext 1 1508 0 RTL.id_op1_jump_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:127.16-127.29
1510 uext 112 890 2
1511 eq 3 510 1510
1512 concat 104 1391 1374
1513 concat 97 1511 1512
1514 redor 3 1513
1515 ite 1 1514 1369 88
1516 slice 651 438 31 12
1517 concat 1 1516 508
1518 uext 112 887 1
1519 eq 3 510 1518
1520 ite 1 1519 1517 1515
1521 ite 1 1404 1491 88
1522 ite 1 1406 1521 1520
1523 ite 1 1410 1491 88
1524 ite 1 1413 1523 1522
1525 ite 1 1419 1491 88
1526 ite 1 1422 1525 1524
1527 input 1
1528 ite 1 1432 1491 1527
1529 ite 1 1436 1528 88
1530 ite 1 1442 1528 1529
1531 ite 1 1445 1530 1526
1532 ite 1 1448 1528 1531
1533 uext 1 1532 0 RTL.id_op1_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:125.16-125.24
1534 const 1 00000000000000000000000000000100
1535 ite 1 1373 1534 88
1536 slice 507 438 31 20
1537 slice 3 438 31 31
1538 concat 638 1537 1536
1539 slice 3 438 31 31
1540 concat 640 1539 1538
1541 slice 3 438 31 31
1542 concat 642 1541 1540
1543 slice 3 438 31 31
1544 concat 183 1543 1542
1545 slice 3 438 31 31
1546 concat 645 1545 1544
1547 slice 3 438 31 31
1548 concat 647 1547 1546
1549 slice 3 438 31 31
1550 concat 649 1549 1548
1551 slice 3 438 31 31
1552 concat 651 1551 1550
1553 slice 3 438 31 31
1554 concat 471 1553 1552
1555 slice 3 438 31 31
1556 concat 492 1555 1554
1557 slice 3 438 31 31
1558 concat 655 1557 1556
1559 slice 3 438 31 31
1560 concat 198 1559 1558
1561 slice 3 438 31 31
1562 concat 658 1561 1560
1563 slice 3 438 31 31
1564 concat 660 1563 1562
1565 slice 3 438 31 31
1566 concat 558 1565 1564
1567 slice 3 438 31 31
1568 concat 663 1567 1566
1569 slice 3 438 31 31
1570 concat 665 1569 1568
1571 slice 3 438 31 31
1572 concat 439 1571 1570
1573 slice 3 438 31 31
1574 concat 668 1573 1572
1575 slice 3 438 31 31
1576 concat 1 1575 1574
1577 ite 1 1391 1576 1535
1578 slice 490 438 30 21
1579 concat 635 1578 169
1580 slice 3 438 20 20
1581 concat 507 1580 1579
1582 slice 6 438 19 12
1583 concat 651 1582 1581
1584 slice 3 438 31 31
1585 concat 471 1584 1583
1586 slice 3 438 31 31
1587 concat 492 1586 1585
1588 slice 3 438 31 31
1589 concat 655 1588 1587
1590 slice 3 438 31 31
1591 concat 198 1590 1589
1592 slice 3 438 31 31
1593 concat 658 1592 1591
1594 slice 3 438 31 31
1595 concat 660 1594 1593
1596 slice 3 438 31 31
1597 concat 558 1596 1595
1598 slice 3 438 31 31
1599 concat 663 1598 1597
1600 slice 3 438 31 31
1601 concat 665 1600 1599
1602 slice 3 438 31 31
1603 concat 439 1602 1601
1604 slice 3 438 31 31
1605 concat 668 1604 1603
1606 slice 3 438 31 31
1607 concat 1 1606 1605
1608 ite 1 1374 1607 1577
1609 slice 125 438 11 8
1610 concat 9 1609 169
1611 slice 114 438 30 25
1612 concat 635 1611 1610
1613 slice 3 438 7 7
1614 concat 507 1613 1612
1615 slice 3 438 31 31
1616 concat 638 1615 1614
1617 slice 3 438 31 31
1618 concat 640 1617 1616
1619 slice 3 438 31 31
1620 concat 642 1619 1618
1621 slice 3 438 31 31
1622 concat 183 1621 1620
1623 slice 3 438 31 31
1624 concat 645 1623 1622
1625 slice 3 438 31 31
1626 concat 647 1625 1624
1627 slice 3 438 31 31
1628 concat 649 1627 1626
1629 slice 3 438 31 31
1630 concat 651 1629 1628
1631 slice 3 438 31 31
1632 concat 471 1631 1630
1633 slice 3 438 31 31
1634 concat 492 1633 1632
1635 slice 3 438 31 31
1636 concat 655 1635 1634
1637 slice 3 438 31 31
1638 concat 198 1637 1636
1639 slice 3 438 31 31
1640 concat 658 1639 1638
1641 slice 3 438 31 31
1642 concat 660 1641 1640
1643 slice 3 438 31 31
1644 concat 558 1643 1642
1645 slice 3 438 31 31
1646 concat 663 1645 1644
1647 slice 3 438 31 31
1648 concat 665 1647 1646
1649 slice 3 438 31 31
1650 concat 439 1649 1648
1651 slice 3 438 31 31
1652 concat 668 1651 1650
1653 slice 3 438 31 31
1654 concat 1 1653 1652
1655 ite 1 1404 1654 88
1656 ite 1 1406 1655 1608
1657 input 1
1658 ite 1 1499 1534 1657
1659 ite 1 1504 88 1658
1660 ite 1 1436 1659 88
1661 ite 1 1442 88 1660
1662 ite 1 1445 1661 1656
1663 uext 1 1662 0 RTL.id_op2_jump_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:128.16-128.29
1664 ite 1 1511 1517 88
1665 concat 104 1391 1374
1666 redor 3 1665
1667 ite 1 1666 1534 1664
1668 slice 9 438 24 20
1669 ite 9 1404 1668 873
1670 ite 9 1406 1669 873
1671 ite 9 1410 1668 873
1672 ite 9 1413 1671 1670
1673 input 9
1674 ite 9 1432 1668 1673
1675 ite 9 1436 1674 873
1676 ite 9 1442 1674 1675
1677 ite 9 1445 1676 1672
1678 input 9
1679 ite 9 1432 873 1678
1680 ite 9 1448 1679 1677
1681 slice 3 1680 0 0
1682 ite 1 1681 21 20
1683 ite 1 1681 25 24
1684 slice 3 1680 1 1
1685 ite 1 1684 1683 1682
1686 ite 1 1681 30 29
1687 ite 1 1681 33 32
1688 ite 1 1684 1687 1686
1689 slice 3 1680 2 2
1690 ite 1 1689 1688 1685
1691 ite 1 1681 39 38
1692 ite 1 1681 42 41
1693 ite 1 1684 1692 1691
1694 ite 1 1681 46 45
1695 ite 1 1681 49 48
1696 ite 1 1684 1695 1694
1697 ite 1 1689 1696 1693
1698 slice 3 1680 3 3
1699 ite 1 1698 1697 1690
1700 ite 1 1681 56 55
1701 ite 1 1681 59 58
1702 ite 1 1684 1701 1700
1703 ite 1 1681 63 62
1704 ite 1 1681 66 65
1705 ite 1 1684 1704 1703
1706 ite 1 1689 1705 1702
1707 ite 1 1681 71 70
1708 ite 1 1681 74 73
1709 ite 1 1684 1708 1707
1710 ite 1 1681 78 77
1711 ite 1 1681 81 80
1712 ite 1 1684 1711 1710
1713 ite 1 1689 1712 1709
1714 ite 1 1698 1713 1706
1715 slice 3 1680 4 4
1716 ite 1 1715 1714 1699
1717 eq 3 1680 877
1718 and 3 1717 1363
1719 ite 1 1718 1356 1716
1720 redor 3 1680
1721 not 3 1720
1722 ite 1 1721 88 1719
1723 ite 1 1404 1722 88
1724 ite 1 1406 1723 1667
1725 slice 9 438 11 7
1726 slice 112 438 31 25
1727 concat 507 1726 1725
1728 slice 3 438 31 31
1729 concat 638 1728 1727
1730 slice 3 438 31 31
1731 concat 640 1730 1729
1732 slice 3 438 31 31
1733 concat 642 1732 1731
1734 slice 3 438 31 31
1735 concat 183 1734 1733
1736 slice 3 438 31 31
1737 concat 645 1736 1735
1738 slice 3 438 31 31
1739 concat 647 1738 1737
1740 slice 3 438 31 31
1741 concat 649 1740 1739
1742 slice 3 438 31 31
1743 concat 651 1742 1741
1744 slice 3 438 31 31
1745 concat 471 1744 1743
1746 slice 3 438 31 31
1747 concat 492 1746 1745
1748 slice 3 438 31 31
1749 concat 655 1748 1747
1750 slice 3 438 31 31
1751 concat 198 1750 1749
1752 slice 3 438 31 31
1753 concat 658 1752 1751
1754 slice 3 438 31 31
1755 concat 660 1754 1753
1756 slice 3 438 31 31
1757 concat 558 1756 1755
1758 slice 3 438 31 31
1759 concat 663 1758 1757
1760 slice 3 438 31 31
1761 concat 665 1760 1759
1762 slice 3 438 31 31
1763 concat 439 1762 1761
1764 slice 3 438 31 31
1765 concat 668 1764 1763
1766 slice 3 438 31 31
1767 concat 1 1766 1765
1768 ite 1 1410 1767 88
1769 ite 1 1413 1768 1724
1770 ite 1 1419 1576 88
1771 ite 1 1422 1770 1769
1772 input 1
1773 ite 1 1432 1722 1772
1774 ite 1 1436 1773 88
1775 ite 1 1442 1773 1774
1776 ite 1 1445 1775 1771
1777 input 1
1778 ite 1 1432 1576 1777
1779 ite 1 1448 1778 1776
1780 uext 1 1779 0 RTL.id_op2_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:126.16-126.24
1781 uext 9 1449 0 RTL.id_reg1_raddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:113.15-113.30
1782 uext 1 1491 0 RTL.id_reg1_rdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:117.16-117.31
1783 uext 9 1680 0 RTL.id_reg2_raddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:114.15-114.30
1784 uext 1 1722 0 RTL.id_reg2_rdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:118.16-118.31
1785 slice 9 438 11 7
1786 concat 104 1383 1381
1787 concat 97 1385 1786
1788 concat 125 1396 1787
1789 concat 9 1397 1788
1790 concat 114 1398 1789
1791 redor 3 1790
1792 ite 9 1791 1785 873
1793 ite 9 511 1792 873
1794 concat 104 1374 1519
1795 concat 97 1391 1794
1796 concat 125 1511 1795
1797 redor 3 1796
1798 ite 9 1797 1785 1793
1799 ite 9 1419 1785 873
1800 ite 9 1422 1799 1798
1801 input 9
1802 ite 9 1432 1785 1801
1803 ite 9 1436 1802 873
1804 ite 9 1442 1802 1803
1805 ite 9 1445 1804 1800
1806 ite 9 1448 1802 1805
1807 uext 9 1806 0 RTL.id_reg_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:120.15-120.29
1808 ite 3 1791 101 169
1809 ite 3 511 1808 169
1810 ite 3 1797 101 1809
1811 ite 3 1419 101 169
1812 ite 3 1422 1811 1810
1813 input 3
1814 ite 3 1499 169 1813
1815 ite 3 1504 101 1814
1816 ite 3 1436 1815 169
1817 input 3
1818 ite 3 1432 101 1817
1819 ite 3 1442 1818 1816
1820 ite 3 1445 1819 1812
1821 ite 3 1448 1818 1820
1822 uext 3 1821 0 RTL.id_reg_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:119.10-119.21
1823 uext 1 552 0 RTL.ie_csr_rdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:139.16-139.30
1824 uext 1 855 0 RTL.ie_csr_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:138.16-138.30
1825 uext 3 573 0 RTL.ie_csr_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:137.10-137.21
1826 uext 1 96 0 RTL.ie_inst_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:131.16-131.25
1827 uext 1 621 0 RTL.ie_op1_jump_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:142.16-142.29
1828 uext 1 93 0 RTL.ie_op1_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:140.16-140.24
1829 uext 1 622 0 RTL.ie_op2_jump_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:143.16-143.29
1830 uext 1 94 0 RTL.ie_op2_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:141.16-141.24
1831 uext 1 190 0 RTL.ie_reg1_rdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:135.16-135.31
1832 uext 1 181 0 RTL.ie_reg2_rdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:136.16-136.31
1833 uext 9 862 0 RTL.ie_reg_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:134.15-134.29
1834 uext 3 1358 0 RTL.ie_reg_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:133.10-133.21
1835 uext 1 1369 0 RTL.if_inst_addr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:108.16-108.30
1836 uext 1 438 0 RTL.if_inst_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:107.13-107.22
1837 uext 6 445 0 RTL.if_int_flag_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:109.15-109.28
1838 uext 1 5 0 RTL.instruction ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:76.18-76.29
1839 uext 6 7 0 RTL.int_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:99.21-99.26
1840 uext 3 8 0 RTL.jtag_halt_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:96.16-96.32
1841 uext 9 10 0 RTL.jtag_reg_addr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:90.21-90.36
1842 uext 1 11 0 RTL.jtag_reg_data_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:91.22-91.37
1843 uext 1 91 0 RTL.jtag_reg_data_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:93.23-93.38
1844 uext 3 12 0 RTL.jtag_reg_we_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:92.16-92.29
1845 uext 3 13 0 RTL.jtag_reset_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:97.16-97.33
1846 uext 3 14 0 RTL.outside_rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:79.16-79.27
1847 uext 1 232 0 RTL.pc_pc_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:104.13-104.20
1848 const 1 00000000000000000000000001111111
1849 state 1 RTL.qed0.qic.i_cache[0]
1850 state 1 RTL.qed0.qic.i_cache[1]
1851 state 112
1852 slice 3 1851 0 0
1853 ite 1 1852 1850 1849
1854 state 1 RTL.qed0.qic.i_cache[2]
1855 state 1 RTL.qed0.qic.i_cache[3]
1856 ite 1 1852 1855 1854
1857 slice 3 1851 1 1
1858 ite 1 1857 1856 1853
1859 state 1 RTL.qed0.qic.i_cache[4]
1860 state 1 RTL.qed0.qic.i_cache[5]
1861 ite 1 1852 1860 1859
1862 state 1 RTL.qed0.qic.i_cache[6]
1863 state 1 RTL.qed0.qic.i_cache[7]
1864 ite 1 1852 1863 1862
1865 ite 1 1857 1864 1861
1866 slice 3 1851 2 2
1867 ite 1 1866 1865 1858
1868 state 1 RTL.qed0.qic.i_cache[8]
1869 state 1 RTL.qed0.qic.i_cache[9]
1870 ite 1 1852 1869 1868
1871 state 1 RTL.qed0.qic.i_cache[10]
1872 state 1 RTL.qed0.qic.i_cache[11]
1873 ite 1 1852 1872 1871
1874 ite 1 1857 1873 1870
1875 state 1 RTL.qed0.qic.i_cache[12]
1876 state 1 RTL.qed0.qic.i_cache[13]
1877 ite 1 1852 1876 1875
1878 state 1 RTL.qed0.qic.i_cache[14]
1879 state 1 RTL.qed0.qic.i_cache[15]
1880 ite 1 1852 1879 1878
1881 ite 1 1857 1880 1877
1882 ite 1 1866 1881 1874
1883 slice 3 1851 3 3
1884 ite 1 1883 1882 1867
1885 state 1 RTL.qed0.qic.i_cache[16]
1886 state 1 RTL.qed0.qic.i_cache[17]
1887 ite 1 1852 1886 1885
1888 state 1 RTL.qed0.qic.i_cache[18]
1889 state 1 RTL.qed0.qic.i_cache[19]
1890 ite 1 1852 1889 1888
1891 ite 1 1857 1890 1887
1892 state 1 RTL.qed0.qic.i_cache[20]
1893 state 1 RTL.qed0.qic.i_cache[21]
1894 ite 1 1852 1893 1892
1895 state 1 RTL.qed0.qic.i_cache[22]
1896 state 1 RTL.qed0.qic.i_cache[23]
1897 ite 1 1852 1896 1895
1898 ite 1 1857 1897 1894
1899 ite 1 1866 1898 1891
1900 state 1 RTL.qed0.qic.i_cache[24]
1901 state 1 RTL.qed0.qic.i_cache[25]
1902 ite 1 1852 1901 1900
1903 state 1 RTL.qed0.qic.i_cache[26]
1904 state 1 RTL.qed0.qic.i_cache[27]
1905 ite 1 1852 1904 1903
1906 ite 1 1857 1905 1902
1907 state 1 RTL.qed0.qic.i_cache[28]
1908 state 1 RTL.qed0.qic.i_cache[29]
1909 ite 1 1852 1908 1907
1910 state 1 RTL.qed0.qic.i_cache[30]
1911 state 1 RTL.qed0.qic.i_cache[31]
1912 ite 1 1852 1911 1910
1913 ite 1 1857 1912 1909
1914 ite 1 1866 1913 1906
1915 ite 1 1883 1914 1899
1916 slice 3 1851 4 4
1917 ite 1 1916 1915 1884
1918 state 1 RTL.qed0.qic.i_cache[32]
1919 state 1 RTL.qed0.qic.i_cache[33]
1920 ite 1 1852 1919 1918
1921 state 1 RTL.qed0.qic.i_cache[34]
1922 state 1 RTL.qed0.qic.i_cache[35]
1923 ite 1 1852 1922 1921
1924 ite 1 1857 1923 1920
1925 state 1 RTL.qed0.qic.i_cache[36]
1926 state 1 RTL.qed0.qic.i_cache[37]
1927 ite 1 1852 1926 1925
1928 state 1 RTL.qed0.qic.i_cache[38]
1929 state 1 RTL.qed0.qic.i_cache[39]
1930 ite 1 1852 1929 1928
1931 ite 1 1857 1930 1927
1932 ite 1 1866 1931 1924
1933 state 1 RTL.qed0.qic.i_cache[40]
1934 state 1 RTL.qed0.qic.i_cache[41]
1935 ite 1 1852 1934 1933
1936 state 1 RTL.qed0.qic.i_cache[42]
1937 state 1 RTL.qed0.qic.i_cache[43]
1938 ite 1 1852 1937 1936
1939 ite 1 1857 1938 1935
1940 state 1 RTL.qed0.qic.i_cache[44]
1941 state 1 RTL.qed0.qic.i_cache[45]
1942 ite 1 1852 1941 1940
1943 state 1 RTL.qed0.qic.i_cache[46]
1944 state 1 RTL.qed0.qic.i_cache[47]
1945 ite 1 1852 1944 1943
1946 ite 1 1857 1945 1942
1947 ite 1 1866 1946 1939
1948 ite 1 1883 1947 1932
1949 state 1 RTL.qed0.qic.i_cache[48]
1950 state 1 RTL.qed0.qic.i_cache[49]
1951 ite 1 1852 1950 1949
1952 state 1 RTL.qed0.qic.i_cache[50]
1953 state 1 RTL.qed0.qic.i_cache[51]
1954 ite 1 1852 1953 1952
1955 ite 1 1857 1954 1951
1956 state 1 RTL.qed0.qic.i_cache[52]
1957 state 1 RTL.qed0.qic.i_cache[53]
1958 ite 1 1852 1957 1956
1959 state 1 RTL.qed0.qic.i_cache[54]
1960 state 1 RTL.qed0.qic.i_cache[55]
1961 ite 1 1852 1960 1959
1962 ite 1 1857 1961 1958
1963 ite 1 1866 1962 1955
1964 state 1 RTL.qed0.qic.i_cache[56]
1965 state 1 RTL.qed0.qic.i_cache[57]
1966 ite 1 1852 1965 1964
1967 state 1 RTL.qed0.qic.i_cache[58]
1968 state 1 RTL.qed0.qic.i_cache[59]
1969 ite 1 1852 1968 1967
1970 ite 1 1857 1969 1966
1971 state 1 RTL.qed0.qic.i_cache[60]
1972 state 1 RTL.qed0.qic.i_cache[61]
1973 ite 1 1852 1972 1971
1974 state 1 RTL.qed0.qic.i_cache[62]
1975 state 1 RTL.qed0.qic.i_cache[63]
1976 ite 1 1852 1975 1974
1977 ite 1 1857 1976 1973
1978 ite 1 1866 1977 1970
1979 ite 1 1883 1978 1963
1980 ite 1 1916 1979 1948
1981 slice 3 1851 5 5
1982 ite 1 1981 1980 1917
1983 state 1 RTL.qed0.qic.i_cache[64]
1984 state 1 RTL.qed0.qic.i_cache[65]
1985 ite 1 1852 1984 1983
1986 state 1 RTL.qed0.qic.i_cache[66]
1987 state 1 RTL.qed0.qic.i_cache[67]
1988 ite 1 1852 1987 1986
1989 ite 1 1857 1988 1985
1990 state 1 RTL.qed0.qic.i_cache[68]
1991 state 1 RTL.qed0.qic.i_cache[69]
1992 ite 1 1852 1991 1990
1993 state 1 RTL.qed0.qic.i_cache[70]
1994 state 1 RTL.qed0.qic.i_cache[71]
1995 ite 1 1852 1994 1993
1996 ite 1 1857 1995 1992
1997 ite 1 1866 1996 1989
1998 state 1 RTL.qed0.qic.i_cache[72]
1999 state 1 RTL.qed0.qic.i_cache[73]
2000 ite 1 1852 1999 1998
2001 state 1 RTL.qed0.qic.i_cache[74]
2002 state 1 RTL.qed0.qic.i_cache[75]
2003 ite 1 1852 2002 2001
2004 ite 1 1857 2003 2000
2005 state 1 RTL.qed0.qic.i_cache[76]
2006 state 1 RTL.qed0.qic.i_cache[77]
2007 ite 1 1852 2006 2005
2008 state 1 RTL.qed0.qic.i_cache[78]
2009 state 1 RTL.qed0.qic.i_cache[79]
2010 ite 1 1852 2009 2008
2011 ite 1 1857 2010 2007
2012 ite 1 1866 2011 2004
2013 ite 1 1883 2012 1997
2014 state 1 RTL.qed0.qic.i_cache[80]
2015 state 1 RTL.qed0.qic.i_cache[81]
2016 ite 1 1852 2015 2014
2017 state 1 RTL.qed0.qic.i_cache[82]
2018 state 1 RTL.qed0.qic.i_cache[83]
2019 ite 1 1852 2018 2017
2020 ite 1 1857 2019 2016
2021 state 1 RTL.qed0.qic.i_cache[84]
2022 state 1 RTL.qed0.qic.i_cache[85]
2023 ite 1 1852 2022 2021
2024 state 1 RTL.qed0.qic.i_cache[86]
2025 state 1 RTL.qed0.qic.i_cache[87]
2026 ite 1 1852 2025 2024
2027 ite 1 1857 2026 2023
2028 ite 1 1866 2027 2020
2029 state 1 RTL.qed0.qic.i_cache[88]
2030 state 1 RTL.qed0.qic.i_cache[89]
2031 ite 1 1852 2030 2029
2032 state 1 RTL.qed0.qic.i_cache[90]
2033 state 1 RTL.qed0.qic.i_cache[91]
2034 ite 1 1852 2033 2032
2035 ite 1 1857 2034 2031
2036 state 1 RTL.qed0.qic.i_cache[92]
2037 state 1 RTL.qed0.qic.i_cache[93]
2038 ite 1 1852 2037 2036
2039 state 1 RTL.qed0.qic.i_cache[94]
2040 state 1 RTL.qed0.qic.i_cache[95]
2041 ite 1 1852 2040 2039
2042 ite 1 1857 2041 2038
2043 ite 1 1866 2042 2035
2044 ite 1 1883 2043 2028
2045 ite 1 1916 2044 2013
2046 state 1 RTL.qed0.qic.i_cache[96]
2047 state 1 RTL.qed0.qic.i_cache[97]
2048 ite 1 1852 2047 2046
2049 state 1 RTL.qed0.qic.i_cache[98]
2050 state 1 RTL.qed0.qic.i_cache[99]
2051 ite 1 1852 2050 2049
2052 ite 1 1857 2051 2048
2053 state 1 RTL.qed0.qic.i_cache[100]
2054 state 1 RTL.qed0.qic.i_cache[101]
2055 ite 1 1852 2054 2053
2056 state 1 RTL.qed0.qic.i_cache[102]
2057 state 1 RTL.qed0.qic.i_cache[103]
2058 ite 1 1852 2057 2056
2059 ite 1 1857 2058 2055
2060 ite 1 1866 2059 2052
2061 state 1 RTL.qed0.qic.i_cache[104]
2062 state 1 RTL.qed0.qic.i_cache[105]
2063 ite 1 1852 2062 2061
2064 state 1 RTL.qed0.qic.i_cache[106]
2065 state 1 RTL.qed0.qic.i_cache[107]
2066 ite 1 1852 2065 2064
2067 ite 1 1857 2066 2063
2068 state 1 RTL.qed0.qic.i_cache[108]
2069 state 1 RTL.qed0.qic.i_cache[109]
2070 ite 1 1852 2069 2068
2071 state 1 RTL.qed0.qic.i_cache[110]
2072 state 1 RTL.qed0.qic.i_cache[111]
2073 ite 1 1852 2072 2071
2074 ite 1 1857 2073 2070
2075 ite 1 1866 2074 2067
2076 ite 1 1883 2075 2060
2077 state 1 RTL.qed0.qic.i_cache[112]
2078 state 1 RTL.qed0.qic.i_cache[113]
2079 ite 1 1852 2078 2077
2080 state 1 RTL.qed0.qic.i_cache[114]
2081 state 1 RTL.qed0.qic.i_cache[115]
2082 ite 1 1852 2081 2080
2083 ite 1 1857 2082 2079
2084 state 1 RTL.qed0.qic.i_cache[116]
2085 state 1 RTL.qed0.qic.i_cache[117]
2086 ite 1 1852 2085 2084
2087 state 1 RTL.qed0.qic.i_cache[118]
2088 state 1 RTL.qed0.qic.i_cache[119]
2089 ite 1 1852 2088 2087
2090 ite 1 1857 2089 2086
2091 ite 1 1866 2090 2083
2092 state 1 RTL.qed0.qic.i_cache[120]
2093 state 1 RTL.qed0.qic.i_cache[121]
2094 ite 1 1852 2093 2092
2095 state 1 RTL.qed0.qic.i_cache[122]
2096 state 1 RTL.qed0.qic.i_cache[123]
2097 ite 1 1852 2096 2095
2098 ite 1 1857 2097 2094
2099 state 1 RTL.qed0.qic.i_cache[124]
2100 state 1 RTL.qed0.qic.i_cache[125]
2101 ite 1 1852 2100 2099
2102 state 1 RTL.qed0.qic.i_cache[126]
2103 state 1 RTL.qed0.qic.i_cache[127]
2104 ite 1 1852 2103 2102
2105 ite 1 1857 2104 2101
2106 ite 1 1866 2105 2098
2107 ite 1 1883 2106 2091
2108 ite 1 1916 2107 2076
2109 ite 1 1981 2108 2045
2110 slice 3 1851 6 6
2111 ite 1 2110 2109 1982
2112 and 3 14 15
2113 state 112 RTL.qed0.qic.address_tail
2114 state 112 RTL.qed0.qic.address_head
2115 eq 3 2113 2114
2116 not 3 2115
2117 and 3 2112 2116
2118 uext 97 101 2
2119 ugte 3 619 2118
2120 not 3 2119
2121 and 3 2117 2120
2122 ite 1 2121 2111 1848
2123 not 3 15
2124 and 3 14 2123
2125 not 3 429
2126 and 3 2124 2125
2127 and 3 2126 2120
2128 uext 6 2113 1
2129 uext 6 101 7
2130 add 6 2128 2129
2131 uext 6 2114 1
2132 eq 3 2130 2131
2133 not 3 2132
2134 and 3 2127 2133
2135 ite 1 2134 5 2122
2136 slice 112 2135 6 0
2137 uext 112 162 2
2138 eq 3 2136 2137
2139 uext 3 2138 0 RTL.qed0.IS_I ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:42.8-42.12|./verilog/tinyriscv.v:213.6-222.35
2140 uext 112 130 5
2141 eq 3 2136 2140
2142 slice 97 2135 14 12
2143 uext 97 105 1
2144 eq 3 2142 2143
2145 and 3 2141 2144
2146 uext 3 2145 0 RTL.qed0.IS_LW ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:43.8-43.13|./verilog/tinyriscv.v:213.6-222.35
2147 uext 112 158 1
2148 eq 3 2136 2147
2149 uext 3 2148 0 RTL.qed0.IS_R ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:41.8-41.12|./verilog/tinyriscv.v:213.6-222.35
2150 uext 112 115 1
2151 eq 3 2136 2150
2152 and 3 2151 2144
2153 uext 3 2152 0 RTL.qed0.IS_SW ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:44.8-44.13|./verilog/tinyriscv.v:213.6-222.35
2154 uext 3 4 0 RTL.qed0.clk ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:21.9-21.12|./verilog/tinyriscv.v:213.6-222.35
2155 uext 3 2138 0 RTL.qed0.dec.IS_I ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:41.10-41.14|./verilog/tinyriscv.v:213.6-222.35
2156 uext 3 2145 0 RTL.qed0.dec.IS_LW ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:42.10-42.15|./verilog/tinyriscv.v:213.6-222.35
2157 uext 3 2148 0 RTL.qed0.dec.IS_R ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:40.10-40.14|./verilog/tinyriscv.v:213.6-222.35
2158 uext 3 2152 0 RTL.qed0.dec.IS_SW ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:43.10-43.15|./verilog/tinyriscv.v:213.6-222.35
2159 uext 97 2142 0 RTL.qed0.dec.funct3 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:31.16-31.22|./verilog/tinyriscv.v:213.6-222.35
2160 slice 112 2135 31 25
2161 uext 112 2160 0 RTL.qed0.dec.funct7 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:30.16-30.22|./verilog/tinyriscv.v:213.6-222.35
2162 uext 1 2135 0 RTL.qed0.dec.ifu_qed_instruction ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:28.16-28.35|./verilog/tinyriscv.v:213.6-222.35
2163 slice 507 2135 31 20
2164 uext 507 2163 0 RTL.qed0.dec.imm12 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:37.17-37.22|./verilog/tinyriscv.v:213.6-222.35
2165 slice 9 2135 11 7
2166 uext 9 2165 0 RTL.qed0.dec.imm5 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:39.16-39.20|./verilog/tinyriscv.v:213.6-222.35
2167 uext 112 2160 0 RTL.qed0.dec.imm7 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:38.16-38.20|./verilog/tinyriscv.v:213.6-222.35
2168 uext 112 2136 0 RTL.qed0.dec.opcode ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:35.16-35.22|./verilog/tinyriscv.v:213.6-222.35
2169 uext 9 2165 0 RTL.qed0.dec.rd ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:32.16-32.18|./verilog/tinyriscv.v:213.6-222.35
2170 slice 9 2135 19 15
2171 uext 9 2170 0 RTL.qed0.dec.rs1 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:33.16-33.19|./verilog/tinyriscv.v:213.6-222.35
2172 slice 9 2135 24 20
2173 uext 9 2172 0 RTL.qed0.dec.rs2 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:34.16-34.19|./verilog/tinyriscv.v:213.6-222.35
2174 uext 9 2172 0 RTL.qed0.dec.shamt ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:49.15-63.34|./QEDFiles/qed_decoder.v:36.16-36.21|./verilog/tinyriscv.v:213.6-222.35
2175 uext 3 101 0 RTL.qed0.ena ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:24.9-24.12|./verilog/tinyriscv.v:213.6-222.35
2176 uext 3 15 0 RTL.qed0.exec_dup ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:25.9-25.17|./verilog/tinyriscv.v:213.6-222.35
2177 uext 97 2142 0 RTL.qed0.funct3 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:31.14-31.20|./verilog/tinyriscv.v:213.6-222.35
2178 uext 112 2160 0 RTL.qed0.funct7 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:30.14-30.20|./verilog/tinyriscv.v:213.6-222.35
2179 uext 1 5 0 RTL.qed0.ifu_qed_instruction ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:22.16-22.35|./verilog/tinyriscv.v:213.6-222.35
2180 uext 507 2163 0 RTL.qed0.imm12 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:37.15-37.20|./verilog/tinyriscv.v:213.6-222.35
2181 uext 9 2165 0 RTL.qed0.imm5 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:39.14-39.18|./verilog/tinyriscv.v:213.6-222.35
2182 uext 112 2160 0 RTL.qed0.imm7 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:38.14-38.18|./verilog/tinyriscv.v:213.6-222.35
2183 uext 3 101 0 RTL.qed0.imux.ena ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:82.23-86.39|./QEDFiles/qed_instruction_mux.v:19.9-19.12|./verilog/tinyriscv.v:213.6-222.35
2184 uext 3 15 0 RTL.qed0.imux.exec_dup ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:82.23-86.39|./QEDFiles/qed_instruction_mux.v:18.9-18.17|./verilog/tinyriscv.v:213.6-222.35
2185 uext 1 5 0 RTL.qed0.imux.ifu_qed_instruction ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:82.23-86.39|./QEDFiles/qed_instruction_mux.v:16.16-16.35|./verilog/tinyriscv.v:213.6-222.35
2186 slice 125 2135 18 15
2187 concat 9 101 2186
2188 redor 3 2170
2189 not 3 2188
2190 ite 9 2189 2170 2187
2191 slice 125 2135 23 20
2192 concat 9 101 2191
2193 redor 3 2172
2194 not 3 2193
2195 ite 9 2194 2172 2192
2196 slice 642 2135 14 0
2197 concat 651 2190 2196
2198 concat 658 2195 2197
2199 slice 9 2135 29 25
2200 concat 439 2199 2198
2201 concat 1 452 2200
2202 ite 1 2152 2201 2135
2203 slice 125 2135 10 7
2204 concat 9 101 2203
2205 redor 3 2165
2206 not 3 2205
2207 ite 9 2206 2165 2204
2208 slice 112 2135 6 0
2209 concat 507 2207 2208
2210 slice 97 2135 14 12
2211 concat 642 2210 2209
2212 concat 651 2190 2211
2213 slice 490 2135 29 20
2214 concat 439 2213 2212
2215 concat 1 452 2214
2216 ite 1 2145 2215 2202
2217 slice 112 2135 6 0
2218 concat 507 2207 2217
2219 slice 97 2135 14 12
2220 concat 642 2219 2218
2221 concat 651 2190 2220
2222 slice 507 2135 31 20
2223 concat 1 2222 2221
2224 ite 1 2138 2223 2216
2225 slice 112 2135 6 0
2226 concat 507 2207 2225
2227 slice 97 2135 14 12
2228 concat 642 2227 2226
2229 concat 651 2190 2228
2230 concat 658 2195 2229
2231 slice 112 2135 31 25
2232 concat 1 2231 2230
2233 ite 1 2148 2232 2224
2234 ite 1 15 2233 5
2235 uext 1 2234 0 RTL.qed0.imux.qed_ifu_instruction ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:82.23-86.39|./QEDFiles/qed_instruction_mux.v:21.17-21.36|./verilog/tinyriscv.v:213.6-222.35
2236 uext 1 2233 0 RTL.qed0.imux.qed_instruction ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:82.23-86.39|./QEDFiles/qed_instruction_mux.v:17.16-17.31|./verilog/tinyriscv.v:213.6-222.35
2237 uext 1 2223 0 RTL.qed0.minst.INS_I ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:48.15-48.20|./verilog/tinyriscv.v:213.6-222.35
2238 slice 112 2135 6 0
2239 concat 507 2207 2238
2240 slice 97 2135 14 12
2241 concat 642 2240 2239
2242 concat 651 2190 2241
2243 slice 490 2135 29 20
2244 concat 439 2243 2242
2245 uext 439 2244 0 RTL.qed0.minst.INS_LW
2246 uext 1 2232 0 RTL.qed0.minst.INS_R ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:47.15-47.20|./verilog/tinyriscv.v:213.6-222.35
2247 slice 642 2135 14 0
2248 concat 651 2190 2247
2249 concat 658 2195 2248
2250 slice 9 2135 29 25
2251 concat 439 2250 2249
2252 uext 439 2251 0 RTL.qed0.minst.INS_SW
2253 uext 3 2138 0 RTL.qed0.minst.IS_I ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:41.9-41.13|./verilog/tinyriscv.v:213.6-222.35
2254 uext 3 2145 0 RTL.qed0.minst.IS_LW ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:42.9-42.14|./verilog/tinyriscv.v:213.6-222.35
2255 uext 3 2148 0 RTL.qed0.minst.IS_R ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:40.9-40.13|./verilog/tinyriscv.v:213.6-222.35
2256 uext 3 2152 0 RTL.qed0.minst.IS_SW ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:43.9-43.14|./verilog/tinyriscv.v:213.6-222.35
2257 slice 490 2135 29 20
2258 uext 490 2257 0 RTL.qed0.minst.NEW_imm12
2259 slice 9 2135 29 25
2260 uext 9 2259 0 RTL.qed0.minst.NEW_imm7
2261 uext 9 2207 0 RTL.qed0.minst.NEW_rd ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:53.14-53.20|./verilog/tinyriscv.v:213.6-222.35
2262 uext 9 2190 0 RTL.qed0.minst.NEW_rs1 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:54.14-54.21|./verilog/tinyriscv.v:213.6-222.35
2263 uext 9 2195 0 RTL.qed0.minst.NEW_rs2 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:55.14-55.21|./verilog/tinyriscv.v:213.6-222.35
2264 uext 97 2142 0 RTL.qed0.minst.funct3 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:31.15-31.21|./verilog/tinyriscv.v:213.6-222.35
2265 uext 112 2160 0 RTL.qed0.minst.funct7 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:30.15-30.21|./verilog/tinyriscv.v:213.6-222.35
2266 uext 507 2163 0 RTL.qed0.minst.imm12 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:37.16-37.21|./verilog/tinyriscv.v:213.6-222.35
2267 uext 9 2165 0 RTL.qed0.minst.imm5 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:39.15-39.19|./verilog/tinyriscv.v:213.6-222.35
2268 uext 112 2160 0 RTL.qed0.minst.imm7 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:38.15-38.19|./verilog/tinyriscv.v:213.6-222.35
2269 uext 112 2136 0 RTL.qed0.minst.opcode ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:35.15-35.21|./verilog/tinyriscv.v:213.6-222.35
2270 uext 1 2233 0 RTL.qed0.minst.qed_instruction ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:45.21-45.36|./verilog/tinyriscv.v:213.6-222.35
2271 uext 1 2135 0 RTL.qed0.minst.qic_qimux_instruction ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:29.16-29.37|./verilog/tinyriscv.v:213.6-222.35
2272 uext 9 2165 0 RTL.qed0.minst.rd ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:32.15-32.17|./verilog/tinyriscv.v:213.6-222.35
2273 uext 9 2170 0 RTL.qed0.minst.rs1 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:33.15-33.18|./verilog/tinyriscv.v:213.6-222.35
2274 uext 9 2172 0 RTL.qed0.minst.rs2 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:34.15-34.18|./verilog/tinyriscv.v:213.6-222.35
2275 uext 9 2172 0 RTL.qed0.minst.shamt ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:65.22-80.43|./QEDFiles/modify_instruction.v:36.15-36.20|./verilog/tinyriscv.v:213.6-222.35
2276 uext 112 2136 0 RTL.qed0.opcode ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:35.14-35.20|./verilog/tinyriscv.v:213.6-222.35
2277 uext 1 2234 0 RTL.qed0.qed_ifu_instruction ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:28.17-28.36|./verilog/tinyriscv.v:213.6-222.35
2278 uext 1 2233 0 RTL.qed0.qed_instruction ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:46.15-46.30|./verilog/tinyriscv.v:213.6-222.35
2279 uext 3 2119 0 RTL.qed0.qic.IF_stall ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:89.15-95.62|./QEDFiles/qed_i_cache.v:23.9-23.17|./verilog/tinyriscv.v:213.6-222.35
2280 uext 3 4 0 RTL.qed0.qic.clk ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:89.15-95.62|./QEDFiles/qed_i_cache.v:20.9-20.12|./verilog/tinyriscv.v:213.6-222.35
2281 uext 3 2121 0 RTL.qed0.qic.delete_cond ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:89.15-95.62|./QEDFiles/qed_i_cache.v:37.8-37.19|./verilog/tinyriscv.v:213.6-222.35
2282 uext 3 15 0 RTL.qed0.qic.exec_dup ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:89.15-95.62|./QEDFiles/qed_i_cache.v:22.9-22.17|./verilog/tinyriscv.v:213.6-222.35
2283 uext 1 5 0 RTL.qed0.qic.ifu_qed_instruction ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:89.15-95.62|./QEDFiles/qed_i_cache.v:24.16-24.35|./verilog/tinyriscv.v:213.6-222.35
2284 uext 3 2134 0 RTL.qed0.qic.insert_cond ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:89.15-95.62|./QEDFiles/qed_i_cache.v:36.8-36.19|./verilog/tinyriscv.v:213.6-222.35
2285 uext 1 2111 0 RTL.qed0.qic.instruction ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:89.15-95.62|./QEDFiles/qed_i_cache.v:38.15-38.26|./verilog/tinyriscv.v:213.6-222.35
2286 uext 3 2115 0 RTL.qed0.qic.is_empty ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:89.15-95.62|./QEDFiles/qed_i_cache.v:33.8-33.16|./verilog/tinyriscv.v:213.6-222.35
2287 uext 3 2132 0 RTL.qed0.qic.is_full ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:89.15-95.62|./QEDFiles/qed_i_cache.v:34.8-34.15|./verilog/tinyriscv.v:213.6-222.35
2288 uext 3 429 0 RTL.qed0.qic.is_nop ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:89.15-95.62|./QEDFiles/qed_i_cache.v:35.8-35.14|./verilog/tinyriscv.v:213.6-222.35
2289 uext 1 2135 0 RTL.qed0.qic.qic_qimux_instruction ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:89.15-95.62|./QEDFiles/qed_i_cache.v:27.17-27.38|./verilog/tinyriscv.v:213.6-222.35
2290 not 3 2134
2291 not 3 2121
2292 and 3 2290 2291
2293 ite 3 2292 169 101
2294 uext 3 2293 0 RTL.qed0.qic.vld_out ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:89.15-95.62|./QEDFiles/qed_i_cache.v:26.10-26.17|./verilog/tinyriscv.v:213.6-222.35
2295 uext 1 2135 0 RTL.qed0.qic_qimux_instruction ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:47.15-47.36|./verilog/tinyriscv.v:213.6-222.35
2296 uext 9 2165 0 RTL.qed0.rd ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:32.14-32.16|./verilog/tinyriscv.v:213.6-222.35
2297 uext 9 2170 0 RTL.qed0.rs1 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:33.14-33.17|./verilog/tinyriscv.v:213.6-222.35
2298 uext 9 2172 0 RTL.qed0.rs2 ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:34.14-34.17|./verilog/tinyriscv.v:213.6-222.35
2299 uext 9 2172 0 RTL.qed0.shamt ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:36.14-36.19|./verilog/tinyriscv.v:213.6-222.35
2300 uext 3 2119 0 RTL.qed0.stall_IF ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:26.9-26.17|./verilog/tinyriscv.v:213.6-222.35
2301 uext 3 2293 0 RTL.qed0.vld_out ; ./verilog/tinyriscv.v:51.15-72.6|./QEDFiles/qed.v:29.10-29.17|./verilog/tinyriscv.v:213.6-222.35
2302 uext 3 15 0 RTL.qed_exec_dup ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:80.12-80.24
2303 uext 1 2234 0 RTL.qed_ifu_instruction ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:209.15-209.34
2304 uext 3 2293 0 RTL.qed_vld_out ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:208.10-208.21
2305 uext 3 248 0 RTL.qed_vld_out_id_ex ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:144.10-144.27
2306 state 3 RTL.u_if_id.qed_vld_out_if_id
2307 uext 3 2306 0 RTL.qed_vld_out_if_id ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:110.10-110.27
2308 uext 1 1491 0 RTL.regs_rdata1_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:168.16-168.29
2309 uext 1 1722 0 RTL.regs_rdata2_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:169.16-169.29
2310 uext 1 179 0 RTL.rib_ex_addr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:81.23-81.36
2311 uext 1 16 0 RTL.rib_ex_data_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:82.22-82.35
2312 uext 1 224 0 RTL.rib_ex_data_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:83.23-83.36
2313 uext 3 229 0 RTL.rib_ex_req_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:84.17-84.29
2314 uext 3 178 0 RTL.rib_ex_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:85.17-85.28
2315 uext 3 17 0 RTL.rib_hold_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:95.16-95.31
2316 uext 1 232 0 RTL.rib_pc_addr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:87.23-87.36
2317 uext 1 18 0 RTL.rib_pc_data_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:88.22-88.35
2318 uext 3 19 0 RTL.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:78.16-78.19
2319 uext 3 2119 0 RTL.stall_IF ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/tinyriscv.v:211.10-211.18
2320 state 1 RTL.u_clint.cause
2321 uext 3 4 0 RTL.u_clint.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:24.16-24.19|./verilog/tinyriscv.v:431.11-453.6
2322 uext 1 501 0 RTL.u_clint.csr_mepc ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:45.22-45.30|./verilog/tinyriscv.v:431.11-453.6
2323 uext 1 447 0 RTL.u_clint.csr_mstatus ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:46.22-46.33|./verilog/tinyriscv.v:431.11-453.6
2324 uext 1 504 0 RTL.u_clint.csr_mtvec ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:44.22-44.31|./verilog/tinyriscv.v:431.11-453.6
2325 uext 3 464 0 RTL.u_clint.div_started_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:37.16-37.29|./verilog/tinyriscv.v:431.11-453.6
2326 uext 3 449 0 RTL.u_clint.global_int_en_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:48.16-48.31|./verilog/tinyriscv.v:431.11-453.6
2327 uext 97 619 0 RTL.u_clint.hold_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:40.21-40.32|./verilog/tinyriscv.v:431.11-453.6
2328 uext 3 484 0 RTL.u_clint.hold_flag_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:51.17-51.28|./verilog/tinyriscv.v:431.11-453.6
2329 state 1 RTL.u_clint.inst_addr
2330 uext 1 1369 0 RTL.u_clint.inst_addr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:32.22-32.33|./verilog/tinyriscv.v:431.11-453.6
2331 uext 1 438 0 RTL.u_clint.inst_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:31.22-31.28|./verilog/tinyriscv.v:431.11-453.6
2332 uext 6 445 0 RTL.u_clint.int_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:28.21-28.31|./verilog/tinyriscv.v:431.11-453.6
2333 uext 125 477 0 RTL.u_clint.int_state ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:79.14-79.23|./verilog/tinyriscv.v:431.11-453.6
2334 uext 1 844 0 RTL.u_clint.jump_addr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:36.22-36.33|./verilog/tinyriscv.v:431.11-453.6
2335 uext 3 612 0 RTL.u_clint.jump_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:35.16-35.27|./verilog/tinyriscv.v:431.11-453.6
2336 uext 3 19 0 RTL.u_clint.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:25.16-25.19|./verilog/tinyriscv.v:431.11-453.6
2337 uext 1 496 0 RTL.u_clint.waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/clint.v:55.22-55.29|./verilog/tinyriscv.v:431.11-453.6
2338 uext 1 501 0 RTL.u_csr_reg.clint_csr_mepc ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:42.23-42.37|./verilog/tinyriscv.v:273.13-290.6
2339 uext 1 447 0 RTL.u_csr_reg.clint_csr_mstatus ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:43.23-43.40|./verilog/tinyriscv.v:273.13-290.6
2340 uext 1 504 0 RTL.u_csr_reg.clint_csr_mtvec ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:41.23-41.38|./verilog/tinyriscv.v:273.13-290.6
2341 uext 1 434 0 RTL.u_csr_reg.clint_data_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:35.22-35.34|./verilog/tinyriscv.v:273.13-290.6
2342 uext 1 2 0 RTL.u_csr_reg.clint_raddr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:33.22-33.35|./verilog/tinyriscv.v:273.13-290.6
2343 uext 1 496 0 RTL.u_csr_reg.clint_waddr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:34.22-34.35|./verilog/tinyriscv.v:273.13-290.6
2344 uext 3 498 0 RTL.u_csr_reg.clint_we_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:32.16-32.26|./verilog/tinyriscv.v:273.13-290.6
2345 uext 3 4 0 RTL.u_csr_reg.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:22.16-22.19|./verilog/tinyriscv.v:273.13-290.6
2346 uext 1 570 0 RTL.u_csr_reg.data_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:29.22-29.28|./verilog/tinyriscv.v:273.13-290.6
2347 uext 1 576 0 RTL.u_csr_reg.data_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:46.22-46.28|./verilog/tinyriscv.v:273.13-290.6
2348 uext 3 449 0 RTL.u_csr_reg.global_int_en_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:37.17-37.32|./verilog/tinyriscv.v:273.13-290.6
2349 uext 1 1365 0 RTL.u_csr_reg.raddr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:27.22-27.29|./verilog/tinyriscv.v:273.13-290.6
2350 uext 3 19 0 RTL.u_csr_reg.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:23.16-23.19|./verilog/tinyriscv.v:273.13-290.6
2351 uext 1 855 0 RTL.u_csr_reg.waddr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:28.22-28.29|./verilog/tinyriscv.v:273.13-290.6
2352 uext 3 574 0 RTL.u_csr_reg.we_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/csr_reg.v:26.16-26.20|./verilog/tinyriscv.v:273.13-290.6
2353 uext 3 484 0 RTL.u_ctrl.hold_flag_clint_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ctrl.v:37.16-37.33|./verilog/tinyriscv.v:239.10-250.6
2354 uext 3 615 0 RTL.u_ctrl.hold_flag_ex_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ctrl.v:28.16-28.30|./verilog/tinyriscv.v:239.10-250.6
2355 uext 97 619 0 RTL.u_ctrl.hold_flag_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ctrl.v:39.21-39.32|./verilog/tinyriscv.v:239.10-250.6
2356 uext 3 17 0 RTL.u_ctrl.hold_flag_rib_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ctrl.v:31.16-31.31|./verilog/tinyriscv.v:239.10-250.6
2357 uext 3 8 0 RTL.u_ctrl.jtag_halt_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ctrl.v:34.16-34.32|./verilog/tinyriscv.v:239.10-250.6
2358 uext 1 844 0 RTL.u_ctrl.jump_addr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ctrl.v:27.22-27.33|./verilog/tinyriscv.v:239.10-250.6
2359 uext 1 844 0 RTL.u_ctrl.jump_addr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ctrl.v:43.22-43.33|./verilog/tinyriscv.v:239.10-250.6
2360 uext 3 612 0 RTL.u_ctrl.jump_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ctrl.v:26.16-26.27|./verilog/tinyriscv.v:239.10-250.6
2361 uext 3 612 0 RTL.u_ctrl.jump_flag_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ctrl.v:42.16-42.27|./verilog/tinyriscv.v:239.10-250.6
2362 uext 3 19 0 RTL.u_ctrl.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ctrl.v:23.16-23.19|./verilog/tinyriscv.v:239.10-250.6
2363 uext 3 4 0 RTL.u_div.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:24.16-24.19|./verilog/tinyriscv.v:416.9-428.6
2364 state 1 RTL.u_div.count
2365 state 1 RTL.u_div.div_remain
2366 state 1 RTL.u_div.div_result
2367 state 1 RTL.u_div.minuend
2368 state 668
2369 state 3
2370 concat 1 2369 2368
2371 ugte 3 2367 2370
2372 ite 3 2371 101 169
2373 slice 668 2366 30 0
2374 concat 1 2373 2372
2375 uext 1 2374 0 RTL.u_div.div_result_tmp ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:67.16-67.30|./verilog/tinyriscv.v:416.9-428.6
2376 uext 1 190 0 RTL.u_div.dividend_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:28.22-28.32|./verilog/tinyriscv.v:416.9-428.6
2377 state 668
2378 state 3
2379 concat 1 2378 2377
2380 neg 1 2379
2381 uext 1 2380 0 RTL.u_div.dividend_invert ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:63.16-63.31|./verilog/tinyriscv.v:416.9-428.6
2382 uext 1 2379 0 RTL.u_div.dividend_r ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:48.15-48.25|./verilog/tinyriscv.v:416.9-428.6
2383 uext 1 181 0 RTL.u_div.divisor_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:29.22-29.31|./verilog/tinyriscv.v:416.9-428.6
2384 neg 1 2370
2385 uext 1 2384 0 RTL.u_div.divisor_invert ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:64.16-64.30|./verilog/tinyriscv.v:416.9-428.6
2386 uext 1 2370 0 RTL.u_div.divisor_r ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:49.15-49.24|./verilog/tinyriscv.v:416.9-428.6
2387 state 3 RTL.u_div.invert_result
2388 uext 3 2371 0 RTL.u_div.minuend_ge_divisor ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:65.10-65.28|./verilog/tinyriscv.v:416.9-428.6
2389 sub 1 2367 2370
2390 uext 1 2389 0 RTL.u_div.minuend_sub_res ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:66.16-66.31|./verilog/tinyriscv.v:416.9-428.6
2391 slice 668 2367 30 0
2392 slice 668 2389 30 0
2393 ite 668 2371 2392 2391
2394 uext 668 2393 0 RTL.u_div.minuend_tmp
2395 state 97 RTL.u_div.op_r
2396 eq 3 2395 119
2397 uext 3 2396 0 RTL.u_div.op_div ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:58.10-58.16|./verilog/tinyriscv.v:416.9-428.6
2398 eq 3 2395 121
2399 uext 3 2398 0 RTL.u_div.op_divu ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:59.10-59.17|./verilog/tinyriscv.v:416.9-428.6
2400 uext 97 98 0 RTL.u_div.op_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:31.21-31.25|./verilog/tinyriscv.v:416.9-428.6
2401 eq 3 2395 137
2402 uext 3 2401 0 RTL.u_div.op_rem ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:60.10-60.16|./verilog/tinyriscv.v:416.9-428.6
2403 uext 9 862 0 RTL.u_div.reg_waddr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:32.21-32.32|./verilog/tinyriscv.v:416.9-428.6
2404 uext 3 19 0 RTL.u_div.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:25.16-25.19|./verilog/tinyriscv.v:416.9-428.6
2405 uext 3 464 0 RTL.u_div.start_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/div.v:30.16-30.23|./verilog/tinyriscv.v:416.9-428.6
2406 state 125 RTL.u_div.state
2407 uext 1 552 0 RTL.u_ex.csr_rdata_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:34.22-34.33|./verilog/tinyriscv.v:372.8-413.6
2408 uext 1 855 0 RTL.u_ex.csr_waddr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:33.22-33.33|./verilog/tinyriscv.v:372.8-413.6
2409 uext 1 855 0 RTL.u_ex.csr_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:66.23-66.34|./verilog/tinyriscv.v:372.8-413.6
2410 uext 1 570 0 RTL.u_ex.csr_wdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:64.22-64.33|./verilog/tinyriscv.v:372.8-413.6
2411 uext 3 573 0 RTL.u_ex.csr_we_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:32.16-32.24|./verilog/tinyriscv.v:372.8-413.6
2412 uext 3 574 0 RTL.u_ex.csr_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:65.17-65.25|./verilog/tinyriscv.v:372.8-413.6
2413 uext 3 453 0 RTL.u_ex.div_busy_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:48.16-48.26|./verilog/tinyriscv.v:372.8-413.6
2414 uext 1 190 0 RTL.u_ex.div_dividend_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:70.22-70.36|./verilog/tinyriscv.v:372.8-413.6
2415 uext 1 181 0 RTL.u_ex.div_divisor_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:71.22-71.35|./verilog/tinyriscv.v:372.8-413.6
2416 uext 3 463 0 RTL.u_ex.div_hold_flag ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:110.9-110.22|./verilog/tinyriscv.v:372.8-413.6
2417 uext 1 842 0 RTL.u_ex.div_jump_addr ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:112.15-112.28|./verilog/tinyriscv.v:372.8-413.6
2418 uext 3 609 0 RTL.u_ex.div_jump_flag ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:111.9-111.22|./verilog/tinyriscv.v:372.8-413.6
2419 uext 97 98 0 RTL.u_ex.div_op_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:72.21-72.29|./verilog/tinyriscv.v:372.8-413.6
2420 uext 3 848 0 RTL.u_ex.div_ready_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:46.16-46.27|./verilog/tinyriscv.v:372.8-413.6
2421 uext 9 850 0 RTL.u_ex.div_reg_waddr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:49.21-49.36|./verilog/tinyriscv.v:372.8-413.6
2422 uext 9 862 0 RTL.u_ex.div_reg_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:73.21-73.36|./verilog/tinyriscv.v:372.8-413.6
2423 uext 1 852 0 RTL.u_ex.div_result_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:47.22-47.34|./verilog/tinyriscv.v:372.8-413.6
2424 uext 3 463 0 RTL.u_ex.div_start ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:118.9-118.18|./verilog/tinyriscv.v:372.8-413.6
2425 uext 3 464 0 RTL.u_ex.div_start_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:69.17-69.28|./verilog/tinyriscv.v:372.8-413.6
2426 uext 9 876 0 RTL.u_ex.div_waddr ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:109.14-109.23|./verilog/tinyriscv.v:372.8-413.6
2427 uext 1 1355 0 RTL.u_ex.div_wdata ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:107.15-107.24|./verilog/tinyriscv.v:372.8-413.6
2428 uext 3 1361 0 RTL.u_ex.div_we ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:108.9-108.15|./verilog/tinyriscv.v:372.8-413.6
2429 uext 97 98 0 RTL.u_ex.funct3 ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:100.15-100.21|./verilog/tinyriscv.v:372.8-413.6
2430 uext 112 150 0 RTL.u_ex.funct7 ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:101.15-101.21|./verilog/tinyriscv.v:372.8-413.6
2431 uext 3 614 0 RTL.u_ex.hold_flag ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:113.9-113.18|./verilog/tinyriscv.v:372.8-413.6
2432 uext 3 615 0 RTL.u_ex.hold_flag_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:76.17-76.28|./verilog/tinyriscv.v:372.8-413.6
2433 uext 1 96 0 RTL.u_ex.inst_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:26.22-26.28|./verilog/tinyriscv.v:372.8-413.6
2434 uext 1 486 0 RTL.u_ex.int_addr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:36.22-36.32|./verilog/tinyriscv.v:372.8-413.6
2435 uext 3 177 0 RTL.u_ex.int_assert_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:35.16-35.28|./verilog/tinyriscv.v:372.8-413.6
2436 uext 1 840 0 RTL.u_ex.jump_addr ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:115.15-115.24|./verilog/tinyriscv.v:372.8-413.6
2437 uext 1 844 0 RTL.u_ex.jump_addr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:78.23-78.34|./verilog/tinyriscv.v:372.8-413.6
2438 uext 3 608 0 RTL.u_ex.jump_flag ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:114.9-114.18|./verilog/tinyriscv.v:372.8-413.6
2439 uext 3 612 0 RTL.u_ex.jump_flag_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:77.17-77.28|./verilog/tinyriscv.v:372.8-413.6
2440 uext 104 901 0 RTL.u_ex.mem_raddr_index ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:82.15-82.30|./verilog/tinyriscv.v:372.8-413.6
2441 uext 1 165 0 RTL.u_ex.mem_raddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:53.22-53.33|./verilog/tinyriscv.v:372.8-413.6
2442 uext 1 16 0 RTL.u_ex.mem_rdata_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:43.22-43.33|./verilog/tinyriscv.v:372.8-413.6
2443 uext 3 228 0 RTL.u_ex.mem_req ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:117.9-117.16|./verilog/tinyriscv.v:372.8-413.6
2444 uext 3 229 0 RTL.u_ex.mem_req_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:56.17-56.26|./verilog/tinyriscv.v:372.8-413.6
2445 uext 104 193 0 RTL.u_ex.mem_waddr_index ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:83.15-83.30|./verilog/tinyriscv.v:372.8-413.6
2446 uext 1 168 0 RTL.u_ex.mem_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:54.22-54.33|./verilog/tinyriscv.v:372.8-413.6
2447 uext 1 224 0 RTL.u_ex.mem_wdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:52.22-52.33|./verilog/tinyriscv.v:372.8-413.6
2448 uext 3 176 0 RTL.u_ex.mem_we ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:116.9-116.15|./verilog/tinyriscv.v:372.8-413.6
2449 uext 3 178 0 RTL.u_ex.mem_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:55.17-55.25|./verilog/tinyriscv.v:372.8-413.6
2450 uext 1 1200 0 RTL.u_ex.mul_op1 ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:97.15-97.22|./verilog/tinyriscv.v:372.8-413.6
2451 uext 1 1210 0 RTL.u_ex.mul_op2 ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:98.15-98.22|./verilog/tinyriscv.v:372.8-413.6
2452 uext 539 1212 0 RTL.u_ex.mul_temp ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:84.16-84.24|./verilog/tinyriscv.v:372.8-413.6
2453 uext 539 1216 0 RTL.u_ex.mul_temp_invert ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:85.16-85.31|./verilog/tinyriscv.v:372.8-413.6
2454 uext 1 95 0 RTL.u_ex.op1_add_op2_res ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:90.16-90.31|./verilog/tinyriscv.v:372.8-413.6
2455 uext 3 600 0 RTL.u_ex.op1_eq_op2 ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:96.10-96.20|./verilog/tinyriscv.v:372.8-413.6
2456 uext 3 596 0 RTL.u_ex.op1_ge_op2_signed ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:94.10-94.27|./verilog/tinyriscv.v:372.8-413.6
2457 uext 3 592 0 RTL.u_ex.op1_ge_op2_unsigned ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:95.10-95.29|./verilog/tinyriscv.v:372.8-413.6
2458 uext 1 93 0 RTL.u_ex.op1_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:37.22-37.27|./verilog/tinyriscv.v:372.8-413.6
2459 uext 1 623 0 RTL.u_ex.op1_jump_add_op2_jump_res ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:91.16-91.41|./verilog/tinyriscv.v:372.8-413.6
2460 uext 1 621 0 RTL.u_ex.op1_jump_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:39.22-39.32|./verilog/tinyriscv.v:372.8-413.6
2461 uext 1 94 0 RTL.u_ex.op2_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:38.22-38.27|./verilog/tinyriscv.v:372.8-413.6
2462 uext 1 622 0 RTL.u_ex.op2_jump_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:40.22-40.32|./verilog/tinyriscv.v:372.8-413.6
2463 uext 112 113 0 RTL.u_ex.opcode ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:99.15-99.21|./verilog/tinyriscv.v:372.8-413.6
2464 slice 9 96 11 7
2465 uext 9 2464 0 RTL.u_ex.rd ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:102.15-102.17|./verilog/tinyriscv.v:372.8-413.6
2466 uext 1 1194 0 RTL.u_ex.reg1_data_invert ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:92.16-92.32|./verilog/tinyriscv.v:372.8-413.6
2467 uext 1 190 0 RTL.u_ex.reg1_rdata_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:30.22-30.34|./verilog/tinyriscv.v:372.8-413.6
2468 uext 1 1206 0 RTL.u_ex.reg2_data_invert ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:93.16-93.32|./verilog/tinyriscv.v:372.8-413.6
2469 uext 1 181 0 RTL.u_ex.reg2_rdata_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:31.22-31.34|./verilog/tinyriscv.v:372.8-413.6
2470 uext 9 862 0 RTL.u_ex.reg_waddr ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:106.14-106.23|./verilog/tinyriscv.v:372.8-413.6
2471 uext 9 862 0 RTL.u_ex.reg_waddr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:29.21-29.32|./verilog/tinyriscv.v:372.8-413.6
2472 uext 9 877 0 RTL.u_ex.reg_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:61.22-61.33|./verilog/tinyriscv.v:372.8-413.6
2473 uext 1 1352 0 RTL.u_ex.reg_wdata ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:104.15-104.24|./verilog/tinyriscv.v:372.8-413.6
2474 uext 1 1356 0 RTL.u_ex.reg_wdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:59.23-59.34|./verilog/tinyriscv.v:372.8-413.6
2475 uext 3 1358 0 RTL.u_ex.reg_we ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:105.9-105.15|./verilog/tinyriscv.v:372.8-413.6
2476 uext 3 1358 0 RTL.u_ex.reg_we_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:28.16-28.24|./verilog/tinyriscv.v:372.8-413.6
2477 uext 3 1363 0 RTL.u_ex.reg_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:60.17-60.25|./verilog/tinyriscv.v:372.8-413.6
2478 uext 3 19 0 RTL.u_ex.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:23.16-23.19|./verilog/tinyriscv.v:372.8-413.6
2479 uext 1 1241 0 RTL.u_ex.sr_shift ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:86.16-86.24|./verilog/tinyriscv.v:372.8-413.6
2480 uext 1 1244 0 RTL.u_ex.sr_shift_mask ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:88.16-88.29|./verilog/tinyriscv.v:372.8-413.6
2481 uext 1 1334 0 RTL.u_ex.sri_shift ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:87.16-87.25|./verilog/tinyriscv.v:372.8-413.6
2482 uext 1 1336 0 RTL.u_ex.sri_shift_mask ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:89.16-89.30|./verilog/tinyriscv.v:372.8-413.6
2483 uext 9 549 0 RTL.u_ex.uimm ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/ex.v:103.15-103.19|./verilog/tinyriscv.v:372.8-413.6
2484 uext 1 1365 0 RTL.u_id.csr_raddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:44.22-44.33|./verilog/tinyriscv.v:309.8-333.6
2485 uext 1 576 0 RTL.u_id.csr_rdata_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:34.22-34.33|./verilog/tinyriscv.v:309.8-333.6
2486 uext 1 576 0 RTL.u_id.csr_rdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:58.22-58.33|./verilog/tinyriscv.v:309.8-333.6
2487 uext 1 1365 0 RTL.u_id.csr_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:59.22-59.33|./verilog/tinyriscv.v:309.8-333.6
2488 uext 3 612 0 RTL.u_id.ex_jump_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:37.16-37.30|./verilog/tinyriscv.v:309.8-333.6
2489 uext 97 1379 0 RTL.u_id.funct3 ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:64.15-64.21|./verilog/tinyriscv.v:309.8-333.6
2490 uext 112 1434 0 RTL.u_id.funct7 ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:65.15-65.21|./verilog/tinyriscv.v:309.8-333.6
2491 uext 1 1369 0 RTL.u_id.inst_addr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:27.22-27.33|./verilog/tinyriscv.v:309.8-333.6
2492 uext 1 1369 0 RTL.u_id.inst_addr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:52.22-52.33|./verilog/tinyriscv.v:309.8-333.6
2493 uext 1 438 0 RTL.u_id.inst_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:26.22-26.28|./verilog/tinyriscv.v:309.8-333.6
2494 uext 1 438 0 RTL.u_id.inst_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:51.22-51.28|./verilog/tinyriscv.v:309.8-333.6
2495 uext 1 1508 0 RTL.u_id.op1_jump_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:49.22-49.32|./verilog/tinyriscv.v:309.8-333.6
2496 uext 1 1532 0 RTL.u_id.op1_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:47.22-47.27|./verilog/tinyriscv.v:309.8-333.6
2497 uext 1 1662 0 RTL.u_id.op2_jump_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:50.22-50.32|./verilog/tinyriscv.v:309.8-333.6
2498 uext 1 1779 0 RTL.u_id.op2_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:48.22-48.27|./verilog/tinyriscv.v:309.8-333.6
2499 uext 112 510 0 RTL.u_id.opcode ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:63.15-63.21|./verilog/tinyriscv.v:309.8-333.6
2500 uext 9 1785 0 RTL.u_id.rd ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:66.15-66.17|./verilog/tinyriscv.v:309.8-333.6
2501 uext 9 1449 0 RTL.u_id.reg1_raddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:40.21-40.33|./verilog/tinyriscv.v:309.8-333.6
2502 uext 1 1491 0 RTL.u_id.reg1_rdata_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:30.22-30.34|./verilog/tinyriscv.v:309.8-333.6
2503 uext 1 1491 0 RTL.u_id.reg1_rdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:53.22-53.34|./verilog/tinyriscv.v:309.8-333.6
2504 uext 9 1680 0 RTL.u_id.reg2_raddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:41.21-41.33|./verilog/tinyriscv.v:309.8-333.6
2505 uext 1 1722 0 RTL.u_id.reg2_rdata_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:31.22-31.34|./verilog/tinyriscv.v:309.8-333.6
2506 uext 1 1722 0 RTL.u_id.reg2_rdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:54.22-54.34|./verilog/tinyriscv.v:309.8-333.6
2507 uext 9 1806 0 RTL.u_id.reg_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:56.21-56.32|./verilog/tinyriscv.v:309.8-333.6
2508 uext 3 1821 0 RTL.u_id.reg_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:55.16-55.24|./verilog/tinyriscv.v:309.8-333.6
2509 uext 9 1378 0 RTL.u_id.rs1 ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:67.15-67.18|./verilog/tinyriscv.v:309.8-333.6
2510 uext 9 1668 0 RTL.u_id.rs2 ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:68.15-68.18|./verilog/tinyriscv.v:309.8-333.6
2511 uext 3 19 0 RTL.u_id.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id.v:23.13-23.16|./verilog/tinyriscv.v:309.8-333.6
2512 uext 3 4 0 RTL.u_id_ex.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2513 uext 1 552 0 RTL.u_id_ex.csr_rdata ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:91.16-91.25|./verilog/tinyriscv.v:336.11-369.6
2514 uext 3 4 0 RTL.u_id_ex.csr_rdata_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:92.24-92.86|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:336.11-369.6
2515 uext 1 88 0 RTL.u_id_ex.csr_rdata_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:92.24-92.86|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:336.11-369.6
2516 uext 1 576 0 RTL.u_id_ex.csr_rdata_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:92.24-92.86|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:336.11-369.6
2517 uext 97 130 1
2518 ugte 3 619 2517
2519 uext 3 2518 0 RTL.u_id_ex.csr_rdata_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:92.24-92.86|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:336.11-369.6
2520 uext 1 552 0 RTL.u_id_ex.csr_rdata_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:92.24-92.86|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:336.11-369.6
2521 uext 3 19 0 RTL.u_id_ex.csr_rdata_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:92.24-92.86|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2522 uext 1 576 0 RTL.u_id_ex.csr_rdata_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:34.22-34.33|./verilog/tinyriscv.v:336.11-369.6
2523 uext 1 552 0 RTL.u_id_ex.csr_rdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:53.23-53.34|./verilog/tinyriscv.v:336.11-369.6
2524 uext 1 855 0 RTL.u_id_ex.csr_waddr ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:87.16-87.25|./verilog/tinyriscv.v:336.11-369.6
2525 uext 3 4 0 RTL.u_id_ex.csr_waddr_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:88.24-88.86|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:336.11-369.6
2526 uext 1 88 0 RTL.u_id_ex.csr_waddr_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:88.24-88.86|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:336.11-369.6
2527 uext 1 1365 0 RTL.u_id_ex.csr_waddr_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:88.24-88.86|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:336.11-369.6
2528 uext 3 2518 0 RTL.u_id_ex.csr_waddr_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:88.24-88.86|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:336.11-369.6
2529 uext 1 855 0 RTL.u_id_ex.csr_waddr_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:88.24-88.86|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:336.11-369.6
2530 uext 1 855 0 RTL.u_id_ex.csr_waddr_ff.qout_r ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:88.24-88.86|./verilog/gen_dff.v:31.17-31.23|./verilog/tinyriscv.v:336.11-369.6
2531 uext 3 19 0 RTL.u_id_ex.csr_waddr_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:88.24-88.86|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2532 uext 1 1365 0 RTL.u_id_ex.csr_waddr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:33.22-33.33|./verilog/tinyriscv.v:336.11-369.6
2533 uext 1 855 0 RTL.u_id_ex.csr_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:52.23-52.34|./verilog/tinyriscv.v:336.11-369.6
2534 uext 3 573 0 RTL.u_id_ex.csr_we ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:83.10-83.16|./verilog/tinyriscv.v:336.11-369.6
2535 uext 3 4 0 RTL.u_id_ex.csr_we_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:84.23-84.75|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:336.11-369.6
2536 uext 3 169 0 RTL.u_id_ex.csr_we_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:84.23-84.75|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:336.11-369.6
2537 uext 3 2518 0 RTL.u_id_ex.csr_we_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:84.23-84.75|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:336.11-369.6
2538 uext 3 573 0 RTL.u_id_ex.csr_we_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:84.23-84.75|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:336.11-369.6
2539 uext 3 19 0 RTL.u_id_ex.csr_we_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:84.23-84.75|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2540 uext 3 573 0 RTL.u_id_ex.csr_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:51.17-51.25|./verilog/tinyriscv.v:336.11-369.6
2541 uext 3 2518 0 RTL.u_id_ex.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:57.10-57.17|./verilog/tinyriscv.v:336.11-369.6
2542 uext 97 619 0 RTL.u_id_ex.hold_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:39.21-39.32|./verilog/tinyriscv.v:336.11-369.6
2543 uext 1 96 0 RTL.u_id_ex.inst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:59.16-59.20|./verilog/tinyriscv.v:336.11-369.6
2544 uext 3 4 0 RTL.u_id_ex.inst_addr_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:64.24-64.86|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:336.11-369.6
2545 uext 1 88 0 RTL.u_id_ex.inst_addr_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:64.24-64.86|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:336.11-369.6
2546 uext 1 1369 0 RTL.u_id_ex.inst_addr_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:64.24-64.86|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:336.11-369.6
2547 uext 3 2518 0 RTL.u_id_ex.inst_addr_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:64.24-64.86|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:336.11-369.6
2548 uext 3 19 0 RTL.u_id_ex.inst_addr_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:64.24-64.86|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2549 uext 1 1369 0 RTL.u_id_ex.inst_addr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:27.22-27.33|./verilog/tinyriscv.v:336.11-369.6
2550 uext 3 4 0 RTL.u_id_ex.inst_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:60.24-60.78|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:336.11-369.6
2551 const 1 00000000000000000000000000000001
2552 uext 1 2551 0 RTL.u_id_ex.inst_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:60.24-60.78|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:336.11-369.6
2553 uext 1 438 0 RTL.u_id_ex.inst_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:60.24-60.78|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:336.11-369.6
2554 uext 3 2518 0 RTL.u_id_ex.inst_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:60.24-60.78|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:336.11-369.6
2555 uext 1 96 0 RTL.u_id_ex.inst_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:60.24-60.78|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:336.11-369.6
2556 uext 3 19 0 RTL.u_id_ex.inst_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:60.24-60.78|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2557 uext 1 438 0 RTL.u_id_ex.inst_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:26.22-26.28|./verilog/tinyriscv.v:336.11-369.6
2558 uext 1 96 0 RTL.u_id_ex.inst_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:45.23-45.29|./verilog/tinyriscv.v:336.11-369.6
2559 uext 1 93 0 RTL.u_id_ex.op1 ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:95.16-95.19|./verilog/tinyriscv.v:336.11-369.6
2560 uext 3 4 0 RTL.u_id_ex.op1_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:96.24-96.68|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:336.11-369.6
2561 uext 1 88 0 RTL.u_id_ex.op1_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:96.24-96.68|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:336.11-369.6
2562 uext 1 1532 0 RTL.u_id_ex.op1_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:96.24-96.68|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:336.11-369.6
2563 uext 3 2518 0 RTL.u_id_ex.op1_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:96.24-96.68|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:336.11-369.6
2564 uext 1 93 0 RTL.u_id_ex.op1_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:96.24-96.68|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:336.11-369.6
2565 uext 3 19 0 RTL.u_id_ex.op1_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:96.24-96.68|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2566 uext 1 1532 0 RTL.u_id_ex.op1_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:35.22-35.27|./verilog/tinyriscv.v:336.11-369.6
2567 uext 1 621 0 RTL.u_id_ex.op1_jump ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:103.16-103.24|./verilog/tinyriscv.v:336.11-369.6
2568 uext 3 4 0 RTL.u_id_ex.op1_jump_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:104.24-104.83|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:336.11-369.6
2569 uext 1 88 0 RTL.u_id_ex.op1_jump_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:104.24-104.83|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:336.11-369.6
2570 uext 1 1508 0 RTL.u_id_ex.op1_jump_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:104.24-104.83|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:336.11-369.6
2571 uext 3 2518 0 RTL.u_id_ex.op1_jump_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:104.24-104.83|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:336.11-369.6
2572 uext 1 621 0 RTL.u_id_ex.op1_jump_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:104.24-104.83|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:336.11-369.6
2573 uext 3 19 0 RTL.u_id_ex.op1_jump_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:104.24-104.83|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2574 uext 1 1508 0 RTL.u_id_ex.op1_jump_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:37.22-37.32|./verilog/tinyriscv.v:336.11-369.6
2575 uext 1 621 0 RTL.u_id_ex.op1_jump_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:43.23-43.33|./verilog/tinyriscv.v:336.11-369.6
2576 uext 1 93 0 RTL.u_id_ex.op1_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:41.23-41.28|./verilog/tinyriscv.v:336.11-369.6
2577 uext 1 94 0 RTL.u_id_ex.op2 ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:99.16-99.19|./verilog/tinyriscv.v:336.11-369.6
2578 uext 3 4 0 RTL.u_id_ex.op2_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:100.24-100.68|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:336.11-369.6
2579 uext 1 88 0 RTL.u_id_ex.op2_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:100.24-100.68|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:336.11-369.6
2580 uext 1 1779 0 RTL.u_id_ex.op2_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:100.24-100.68|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:336.11-369.6
2581 uext 3 2518 0 RTL.u_id_ex.op2_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:100.24-100.68|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:336.11-369.6
2582 uext 1 94 0 RTL.u_id_ex.op2_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:100.24-100.68|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:336.11-369.6
2583 uext 3 19 0 RTL.u_id_ex.op2_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:100.24-100.68|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2584 uext 1 1779 0 RTL.u_id_ex.op2_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:36.22-36.27|./verilog/tinyriscv.v:336.11-369.6
2585 uext 1 622 0 RTL.u_id_ex.op2_jump ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:107.16-107.24|./verilog/tinyriscv.v:336.11-369.6
2586 uext 3 4 0 RTL.u_id_ex.op2_jump_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:108.24-108.83|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:336.11-369.6
2587 uext 1 88 0 RTL.u_id_ex.op2_jump_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:108.24-108.83|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:336.11-369.6
2588 uext 1 1662 0 RTL.u_id_ex.op2_jump_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:108.24-108.83|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:336.11-369.6
2589 uext 3 2518 0 RTL.u_id_ex.op2_jump_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:108.24-108.83|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:336.11-369.6
2590 uext 1 622 0 RTL.u_id_ex.op2_jump_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:108.24-108.83|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:336.11-369.6
2591 uext 3 19 0 RTL.u_id_ex.op2_jump_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:108.24-108.83|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2592 uext 1 1662 0 RTL.u_id_ex.op2_jump_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:38.22-38.32|./verilog/tinyriscv.v:336.11-369.6
2593 uext 1 622 0 RTL.u_id_ex.op2_jump_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:44.23-44.33|./verilog/tinyriscv.v:336.11-369.6
2594 uext 1 94 0 RTL.u_id_ex.op2_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:42.23-42.28|./verilog/tinyriscv.v:336.11-369.6
2595 uext 3 14 0 RTL.u_id_ex.outside_rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:24.16-24.27|./verilog/tinyriscv.v:336.11-369.6
2596 uext 3 2306 0 RTL.u_id_ex.qed_vld_out_if_id ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:40.16-40.33|./verilog/tinyriscv.v:336.11-369.6
2597 uext 1 190 0 RTL.u_id_ex.reg1_rdata ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:75.16-75.26|./verilog/tinyriscv.v:336.11-369.6
2598 uext 3 4 0 RTL.u_id_ex.reg1_rdata_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:76.24-76.89|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:336.11-369.6
2599 uext 1 88 0 RTL.u_id_ex.reg1_rdata_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:76.24-76.89|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:336.11-369.6
2600 uext 1 1491 0 RTL.u_id_ex.reg1_rdata_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:76.24-76.89|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:336.11-369.6
2601 uext 3 2518 0 RTL.u_id_ex.reg1_rdata_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:76.24-76.89|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:336.11-369.6
2602 uext 1 190 0 RTL.u_id_ex.reg1_rdata_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:76.24-76.89|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:336.11-369.6
2603 uext 3 19 0 RTL.u_id_ex.reg1_rdata_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:76.24-76.89|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2604 uext 1 1491 0 RTL.u_id_ex.reg1_rdata_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:30.22-30.34|./verilog/tinyriscv.v:336.11-369.6
2605 uext 1 190 0 RTL.u_id_ex.reg1_rdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:49.23-49.35|./verilog/tinyriscv.v:336.11-369.6
2606 uext 1 181 0 RTL.u_id_ex.reg2_rdata ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:79.16-79.26|./verilog/tinyriscv.v:336.11-369.6
2607 uext 3 4 0 RTL.u_id_ex.reg2_rdata_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:80.24-80.89|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:336.11-369.6
2608 uext 1 88 0 RTL.u_id_ex.reg2_rdata_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:80.24-80.89|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:336.11-369.6
2609 uext 1 1722 0 RTL.u_id_ex.reg2_rdata_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:80.24-80.89|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:336.11-369.6
2610 uext 3 2518 0 RTL.u_id_ex.reg2_rdata_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:80.24-80.89|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:336.11-369.6
2611 uext 1 181 0 RTL.u_id_ex.reg2_rdata_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:80.24-80.89|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:336.11-369.6
2612 uext 3 19 0 RTL.u_id_ex.reg2_rdata_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:80.24-80.89|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2613 uext 1 1722 0 RTL.u_id_ex.reg2_rdata_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:31.22-31.34|./verilog/tinyriscv.v:336.11-369.6
2614 uext 1 181 0 RTL.u_id_ex.reg2_rdata_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:50.23-50.35|./verilog/tinyriscv.v:336.11-369.6
2615 uext 9 862 0 RTL.u_id_ex.reg_waddr ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:71.15-71.24|./verilog/tinyriscv.v:336.11-369.6
2616 uext 3 4 0 RTL.u_id_ex.reg_waddr_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:72.23-72.84|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:336.11-369.6
2617 uext 9 873 0 RTL.u_id_ex.reg_waddr_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:72.23-72.84|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:336.11-369.6
2618 uext 9 1806 0 RTL.u_id_ex.reg_waddr_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:72.23-72.84|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:336.11-369.6
2619 uext 3 2518 0 RTL.u_id_ex.reg_waddr_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:72.23-72.84|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:336.11-369.6
2620 uext 9 862 0 RTL.u_id_ex.reg_waddr_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:72.23-72.84|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:336.11-369.6
2621 uext 3 19 0 RTL.u_id_ex.reg_waddr_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:72.23-72.84|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2622 uext 9 1806 0 RTL.u_id_ex.reg_waddr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:29.21-29.32|./verilog/tinyriscv.v:336.11-369.6
2623 uext 9 862 0 RTL.u_id_ex.reg_waddr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:48.22-48.33|./verilog/tinyriscv.v:336.11-369.6
2624 uext 3 1358 0 RTL.u_id_ex.reg_we ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:67.10-67.16|./verilog/tinyriscv.v:336.11-369.6
2625 uext 3 4 0 RTL.u_id_ex.reg_we_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:68.23-68.75|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:336.11-369.6
2626 uext 3 169 0 RTL.u_id_ex.reg_we_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:68.23-68.75|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:336.11-369.6
2627 uext 3 1821 0 RTL.u_id_ex.reg_we_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:68.23-68.75|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:336.11-369.6
2628 uext 3 2518 0 RTL.u_id_ex.reg_we_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:68.23-68.75|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:336.11-369.6
2629 uext 3 1358 0 RTL.u_id_ex.reg_we_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:68.23-68.75|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:336.11-369.6
2630 uext 3 19 0 RTL.u_id_ex.reg_we_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:68.23-68.75|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:336.11-369.6
2631 uext 3 1821 0 RTL.u_id_ex.reg_we_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:28.16-28.24|./verilog/tinyriscv.v:336.11-369.6
2632 uext 3 1358 0 RTL.u_id_ex.reg_we_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:47.17-47.25|./verilog/tinyriscv.v:336.11-369.6
2633 uext 3 19 0 RTL.u_id_ex.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/id_ex.v:23.16-23.19|./verilog/tinyriscv.v:336.11-369.6
2634 uext 3 4 0 RTL.u_if_id.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:22.16-22.19|./verilog/tinyriscv.v:293.11-306.6
2635 uext 97 105 1
2636 ugte 3 619 2635
2637 uext 3 2636 0 RTL.u_if_id.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:39.10-39.17|./verilog/tinyriscv.v:293.11-306.6
2638 uext 97 619 0 RTL.u_if_id.hold_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:29.21-29.32|./verilog/tinyriscv.v:293.11-306.6
2639 uext 1 438 0 RTL.u_if_id.inst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:41.16-41.20|./verilog/tinyriscv.v:293.11-306.6
2640 uext 1 1369 0 RTL.u_if_id.inst_addr ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:45.16-45.25|./verilog/tinyriscv.v:293.11-306.6
2641 uext 3 4 0 RTL.u_if_id.inst_addr_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:46.24-46.86|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:293.11-306.6
2642 uext 1 88 0 RTL.u_if_id.inst_addr_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:46.24-46.86|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:293.11-306.6
2643 uext 1 232 0 RTL.u_if_id.inst_addr_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:46.24-46.86|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:293.11-306.6
2644 uext 3 2636 0 RTL.u_if_id.inst_addr_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:46.24-46.86|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:293.11-306.6
2645 uext 1 1369 0 RTL.u_if_id.inst_addr_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:46.24-46.86|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:293.11-306.6
2646 uext 3 19 0 RTL.u_if_id.inst_addr_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:46.24-46.86|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:293.11-306.6
2647 uext 1 232 0 RTL.u_if_id.inst_addr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:27.22-27.33|./verilog/tinyriscv.v:293.11-306.6
2648 uext 1 1369 0 RTL.u_if_id.inst_addr_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:35.23-35.34|./verilog/tinyriscv.v:293.11-306.6
2649 uext 3 4 0 RTL.u_if_id.inst_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:42.24-42.78|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:293.11-306.6
2650 uext 1 2551 0 RTL.u_if_id.inst_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:42.24-42.78|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:293.11-306.6
2651 uext 1 2234 0 RTL.u_if_id.inst_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:42.24-42.78|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:293.11-306.6
2652 uext 3 2636 0 RTL.u_if_id.inst_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:42.24-42.78|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:293.11-306.6
2653 uext 1 438 0 RTL.u_if_id.inst_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:42.24-42.78|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:293.11-306.6
2654 uext 3 19 0 RTL.u_if_id.inst_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:42.24-42.78|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:293.11-306.6
2655 uext 1 2234 0 RTL.u_if_id.inst_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:26.22-26.28|./verilog/tinyriscv.v:293.11-306.6
2656 uext 1 438 0 RTL.u_if_id.inst_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:34.23-34.29|./verilog/tinyriscv.v:293.11-306.6
2657 uext 3 4 0 RTL.u_if_id.int_ff.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:50.23-50.76|./verilog/gen_dff.v:21.16-21.19|./verilog/tinyriscv.v:293.11-306.6
2658 const 6 00000000
2659 uext 6 2658 0 RTL.u_if_id.int_ff.def_val ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:50.23-50.76|./verilog/gen_dff.v:25.24-25.31|./verilog/tinyriscv.v:293.11-306.6
2660 uext 6 7 0 RTL.u_if_id.int_ff.din ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:50.23-50.76|./verilog/gen_dff.v:26.24-26.27|./verilog/tinyriscv.v:293.11-306.6
2661 uext 3 2636 0 RTL.u_if_id.int_ff.hold_en ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:50.23-50.76|./verilog/gen_dff.v:23.16-23.23|./verilog/tinyriscv.v:293.11-306.6
2662 uext 6 445 0 RTL.u_if_id.int_ff.qout ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:50.23-50.76|./verilog/gen_dff.v:27.25-27.29|./verilog/tinyriscv.v:293.11-306.6
2663 uext 3 19 0 RTL.u_if_id.int_ff.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:50.23-50.76|./verilog/gen_dff.v:22.16-22.19|./verilog/tinyriscv.v:293.11-306.6
2664 uext 6 445 0 RTL.u_if_id.int_flag ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:49.15-49.23|./verilog/tinyriscv.v:293.11-306.6
2665 uext 6 7 0 RTL.u_if_id.int_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:31.21-31.31|./verilog/tinyriscv.v:293.11-306.6
2666 uext 6 445 0 RTL.u_if_id.int_flag_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:32.22-32.32|./verilog/tinyriscv.v:293.11-306.6
2667 uext 3 14 0 RTL.u_if_id.outside_rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:24.16-24.27|./verilog/tinyriscv.v:293.11-306.6
2668 uext 3 2293 0 RTL.u_if_id.qed_vld_out ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:25.16-25.27|./verilog/tinyriscv.v:293.11-306.6
2669 uext 3 19 0 RTL.u_if_id.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/if_id.v:23.16-23.19|./verilog/tinyriscv.v:293.11-306.6
2670 uext 3 4 0 RTL.u_pc_reg.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/pc_reg.v:22.16-22.19|./verilog/tinyriscv.v:228.12-236.6
2671 uext 97 619 0 RTL.u_pc_reg.hold_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/pc_reg.v:27.21-27.32|./verilog/tinyriscv.v:228.12-236.6
2672 uext 3 13 0 RTL.u_pc_reg.jtag_reset_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/pc_reg.v:28.16-28.33|./verilog/tinyriscv.v:228.12-236.6
2673 uext 1 844 0 RTL.u_pc_reg.jump_addr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/pc_reg.v:26.22-26.33|./verilog/tinyriscv.v:228.12-236.6
2674 uext 3 612 0 RTL.u_pc_reg.jump_flag_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/pc_reg.v:25.16-25.27|./verilog/tinyriscv.v:228.12-236.6
2675 uext 3 19 0 RTL.u_pc_reg.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/pc_reg.v:23.16-23.19|./verilog/tinyriscv.v:228.12-236.6
2676 redor 3 243
2677 not 3 2676
2678 and 3 248 2677
2679 redor 3 244
2680 not 3 2679
2681 and 3 2678 2680
2682 uext 3 2681 0 RTL.u_regs.__NOTSTART__ ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:111.7-111.19|./verilog/tinyriscv.v:253.10-270.6
2683 uext 3 4 0 RTL.u_regs.clk ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:22.16-22.19|./verilog/tinyriscv.v:253.10-270.6
2684 uext 9 10 0 RTL.u_regs.jtag_addr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:34.21-34.32|./verilog/tinyriscv.v:253.10-270.6
2685 uext 1 11 0 RTL.u_regs.jtag_data_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:35.22-35.33|./verilog/tinyriscv.v:253.10-270.6
2686 uext 1 91 0 RTL.u_regs.jtag_data_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:50.22-50.33|./verilog/tinyriscv.v:253.10-270.6
2687 uext 3 12 0 RTL.u_regs.jtag_we_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:33.16-33.25|./verilog/tinyriscv.v:253.10-270.6
2688 and 3 248 1363
2689 ugte 3 877 295
2690 and 3 2688 2689
2691 ite 3 2690 101 169
2692 uext 3 2691 0 RTL.u_regs.num_dup_commits
2693 ult 3 877 295
2694 and 3 2688 2693
2695 redor 3 877
2696 and 3 2694 2695
2697 ite 3 2696 101 169
2698 uext 3 2697 0 RTL.u_regs.num_orig_commits
2699 uext 3 14 0 RTL.u_regs.outside_rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:24.16-24.27|./verilog/tinyriscv.v:253.10-270.6
2700 uext 3 248 0 RTL.u_regs.qed_reach_commit ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:112.7-112.23|./verilog/tinyriscv.v:253.10-270.6
2701 uext 3 247 0 RTL.u_regs.qed_ready ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:104.10-104.19|./verilog/tinyriscv.v:253.10-270.6
2702 uext 3 248 0 RTL.u_regs.qed_vld_out_id_ex ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:30.11-30.28|./verilog/tinyriscv.v:253.10-270.6
2703 uext 3 2306 0 RTL.u_regs.qed_vld_out_if_id ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:31.11-31.28|./verilog/tinyriscv.v:253.10-270.6
2704 uext 9 1449 0 RTL.u_regs.raddr1_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:38.21-38.29|./verilog/tinyriscv.v:253.10-270.6
2705 uext 9 1680 0 RTL.u_regs.raddr2_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:44.21-44.29|./verilog/tinyriscv.v:253.10-270.6
2706 uext 1 1491 0 RTL.u_regs.rdata1_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:41.22-41.30|./verilog/tinyriscv.v:253.10-270.6
2707 uext 1 1722 0 RTL.u_regs.rdata2_o ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:47.22-47.30|./verilog/tinyriscv.v:253.10-270.6
2708 uext 3 19 0 RTL.u_regs.rst ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:23.16-23.19|./verilog/tinyriscv.v:253.10-270.6
2709 uext 9 877 0 RTL.u_regs.waddr_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:28.21-28.28|./verilog/tinyriscv.v:253.10-270.6
2710 uext 1 1356 0 RTL.u_regs.wdata_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:29.22-29.29|./verilog/tinyriscv.v:253.10-270.6
2711 uext 3 1363 0 RTL.u_regs.we_i ; ./verilog/tinyriscv.v:51.15-72.6|./verilog/regs.v:27.16-27.20|./verilog/tinyriscv.v:253.10-270.6
2712 uext 3 314 0 inst_constraint0.ADD ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:30.8-30.11
2713 uext 3 379 0 inst_constraint0.ADDI ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:47.8-47.12
2714 uext 3 405 0 inst_constraint0.ALLOWED_I ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:46.8-46.17
2715 uext 3 418 0 inst_constraint0.ALLOWED_LW ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:58.8-58.18
2716 uext 3 429 0 inst_constraint0.ALLOWED_NOP ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:65.8-65.19
2717 uext 3 374 0 inst_constraint0.ALLOWED_R ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:29.8-29.17
2718 uext 3 426 0 inst_constraint0.ALLOWED_SW ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:62.8-62.18
2719 uext 3 359 0 inst_constraint0.AND ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:39.8-39.11
2720 uext 3 393 0 inst_constraint0.ANDI ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:52.8-52.12
2721 uext 3 375 0 inst_constraint0.FORMAT_I ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:45.8-45.16
2722 uext 3 411 0 inst_constraint0.FORMAT_LW ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:57.8-57.17
2723 uext 3 302 0 inst_constraint0.FORMAT_R ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:28.8-28.16
2724 uext 3 421 0 inst_constraint0.FORMAT_SW ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:61.8-61.17
2725 uext 3 418 0 inst_constraint0.LW ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:59.8-59.10
2726 uext 3 364 0 inst_constraint0.MUL ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:40.8-40.11
2727 uext 3 367 0 inst_constraint0.MULH ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:41.8-41.12
2728 uext 3 370 0 inst_constraint0.MULHSU ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:42.8-42.14
2729 uext 3 373 0 inst_constraint0.MULHU ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:43.8-43.13
2730 uext 3 429 0 inst_constraint0.NOP ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:66.8-66.11
2731 uext 3 354 0 inst_constraint0.OR ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:38.8-38.10
2732 uext 3 390 0 inst_constraint0.ORI ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:51.8-51.11
2733 uext 3 324 0 inst_constraint0.SLL ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:32.8-32.11
2734 uext 3 397 0 inst_constraint0.SLLI ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:53.8-53.12
2735 uext 3 330 0 inst_constraint0.SLT ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:33.8-33.11
2736 uext 3 381 0 inst_constraint0.SLTI ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:48.8-48.12
2737 uext 3 384 0 inst_constraint0.SLTIU ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:49.8-49.13
2738 uext 3 336 0 inst_constraint0.SLTU ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:34.8-34.12
2739 uext 3 349 0 inst_constraint0.SRA ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:37.8-37.11
2740 uext 3 404 0 inst_constraint0.SRAI ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:55.8-55.12
2741 uext 3 346 0 inst_constraint0.SRL ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:36.8-36.11
2742 uext 3 401 0 inst_constraint0.SRLI ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:54.8-54.12
2743 uext 3 318 0 inst_constraint0.SUB ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:31.8-31.11
2744 uext 3 426 0 inst_constraint0.SW ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:63.8-63.10
2745 uext 3 341 0 inst_constraint0.XOR ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:35.8-35.11
2746 uext 3 387 0 inst_constraint0.XORI ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:50.8-50.12
2747 uext 3 4 0 inst_constraint0.clk ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:14.9-14.12
2748 uext 97 303 0 inst_constraint0.funct3 ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:18.14-18.20
2749 uext 112 307 0 inst_constraint0.funct7 ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:17.14-17.20
2750 slice 507 5 31 20
2751 uext 507 2750 0 inst_constraint0.imm12 ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:24.15-24.20
2752 uext 9 300 0 inst_constraint0.imm5 ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:26.14-26.18
2753 uext 112 307 0 inst_constraint0.imm7 ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:25.14-25.18
2754 uext 1 5 0 inst_constraint0.instruction ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:15.16-15.27
2755 uext 112 311 0 inst_constraint0.opcode ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:22.14-22.20
2756 uext 9 300 0 inst_constraint0.rd ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:19.14-19.16
2757 uext 9 297 0 inst_constraint0.rs1 ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:20.14-20.17
2758 uext 9 294 0 inst_constraint0.rs2 ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:21.14-21.17
2759 uext 9 294 0 inst_constraint0.shamt ; ./verilog/tinyriscv.v:46.21-47.63|./QEDFiles/inst_constraints.v:23.14-23.19
2760 input 1
2761 input 1
2762 and 3 1363 2695
2763 ite 1 2762 1356 2761
2764 ite 1 19 2763 2760
2765 input 1
2766 input 1
2767 redor 3 10
2768 and 3 12 2767
2769 ite 1 2768 11 2766
2770 input 1
2771 ite 1 2762 2770 2769
2772 ite 1 19 2771 2765
2773 ite 3 2768 101 169
2774 ite 3 2762 169 2773
2775 ite 3 19 2774 169
2776 ite 1 2775 2772 2764
2777 input 9
2778 input 9
2779 ite 9 2762 877 2778
2780 ite 9 19 2779 2777
2781 input 9
2782 input 9
2783 ite 9 2768 10 2782
2784 input 9
2785 ite 9 2762 2784 2783
2786 ite 9 19 2785 2781
2787 ite 9 2775 2786 2780
2788 slice 3 2787 0 0
2789 not 3 2788
2790 slice 3 2787 1 1
2791 not 3 2790
2792 and 3 2789 2791
2793 slice 3 2787 2 2
2794 not 3 2793
2795 slice 3 2787 3 3
2796 not 3 2795
2797 slice 3 2787 4 4
2798 not 3 2797
2799 and 3 2796 2798
2800 and 3 2794 2799
2801 and 3 2792 2800
2802 ite 3 2762 101 169
2803 ite 3 19 2802 169
2804 ite 3 2775 101 2803
2805 and 3 2801 2804
2806 ite 1 2805 2776 20
2807 next 1 20 2806
2808 and 3 2788 2791
2809 and 3 2808 2800
2810 and 3 2809 2804
2811 ite 1 2810 2776 21
2812 next 1 21 2811
2813 and 3 2789 2790
2814 and 3 2813 2800
2815 and 3 2814 2804
2816 ite 1 2815 2776 24
2817 next 1 24 2816
2818 and 3 2788 2790
2819 and 3 2818 2800
2820 and 3 2819 2804
2821 ite 1 2820 2776 25
2822 next 1 25 2821
2823 and 3 2793 2799
2824 and 3 2792 2823
2825 and 3 2824 2804
2826 ite 1 2825 2776 29
2827 next 1 29 2826
2828 and 3 2808 2823
2829 and 3 2828 2804
2830 ite 1 2829 2776 30
2831 next 1 30 2830
2832 and 3 2813 2823
2833 and 3 2832 2804
2834 ite 1 2833 2776 32
2835 next 1 32 2834
2836 and 3 2818 2823
2837 and 3 2836 2804
2838 ite 1 2837 2776 33
2839 next 1 33 2838
2840 and 3 2795 2798
2841 and 3 2794 2840
2842 and 3 2792 2841
2843 and 3 2842 2804
2844 ite 1 2843 2776 38
2845 next 1 38 2844
2846 and 3 2808 2841
2847 and 3 2846 2804
2848 ite 1 2847 2776 39
2849 next 1 39 2848
2850 and 3 2813 2841
2851 and 3 2850 2804
2852 ite 1 2851 2776 41
2853 next 1 41 2852
2854 and 3 2818 2841
2855 and 3 2854 2804
2856 ite 1 2855 2776 42
2857 next 1 42 2856
2858 and 3 2793 2840
2859 and 3 2792 2858
2860 and 3 2859 2804
2861 ite 1 2860 2776 45
2862 next 1 45 2861
2863 and 3 2808 2858
2864 and 3 2863 2804
2865 ite 1 2864 2776 46
2866 next 1 46 2865
2867 and 3 2813 2858
2868 and 3 2867 2804
2869 ite 1 2868 2776 48
2870 next 1 48 2869
2871 and 3 2818 2858
2872 and 3 2871 2804
2873 ite 1 2872 2776 49
2874 next 1 49 2873
2875 and 3 2796 2797
2876 and 3 2794 2875
2877 and 3 2792 2876
2878 and 3 2877 2804
2879 ite 1 2878 2776 55
2880 next 1 55 2879
2881 and 3 2808 2876
2882 and 3 2881 2804
2883 ite 1 2882 2776 56
2884 next 1 56 2883
2885 and 3 2813 2876
2886 and 3 2885 2804
2887 ite 1 2886 2776 58
2888 next 1 58 2887
2889 and 3 2818 2876
2890 and 3 2889 2804
2891 ite 1 2890 2776 59
2892 next 1 59 2891
2893 and 3 2793 2875
2894 and 3 2792 2893
2895 and 3 2894 2804
2896 ite 1 2895 2776 62
2897 next 1 62 2896
2898 and 3 2808 2893
2899 and 3 2898 2804
2900 ite 1 2899 2776 63
2901 next 1 63 2900
2902 and 3 2813 2893
2903 and 3 2902 2804
2904 ite 1 2903 2776 65
2905 next 1 65 2904
2906 and 3 2818 2893
2907 and 3 2906 2804
2908 ite 1 2907 2776 66
2909 next 1 66 2908
2910 and 3 2795 2797
2911 and 3 2794 2910
2912 and 3 2792 2911
2913 and 3 2912 2804
2914 ite 1 2913 2776 70
2915 next 1 70 2914
2916 and 3 2808 2911
2917 and 3 2916 2804
2918 ite 1 2917 2776 71
2919 next 1 71 2918
2920 and 3 2813 2911
2921 and 3 2920 2804
2922 ite 1 2921 2776 73
2923 next 1 73 2922
2924 and 3 2818 2911
2925 and 3 2924 2804
2926 ite 1 2925 2776 74
2927 next 1 74 2926
2928 and 3 2793 2910
2929 and 3 2792 2928
2930 and 3 2929 2804
2931 ite 1 2930 2776 77
2932 next 1 77 2931
2933 and 3 2808 2928
2934 and 3 2933 2804
2935 ite 1 2934 2776 78
2936 next 1 78 2935
2937 and 3 2813 2928
2938 and 3 2937 2804
2939 ite 1 2938 2776 80
2940 next 1 80 2939
2941 and 3 2818 2928
2942 and 3 2941 2804
2943 ite 1 2942 2776 81
2944 next 1 81 2943
2945 not 3 19
2946 or 3 2945 2518
2947 ite 1 2946 88 1532
2948 next 1 93 2947
2949 ite 1 2946 88 1779
2950 next 1 94 2949
2951 ite 1 2946 2551 438
2952 next 1 96 2951
2953 eq 3 480 295
2954 uext 9 437 1
2955 eq 3 480 2954
2956 concat 104 2955 2953
2957 redor 3 2956
2958 ite 3 2957 101 169
2959 ite 3 19 2958 169
2960 next 3 177 2959
2961 ite 1 2946 88 1722
2962 next 1 181 2961
2963 ite 1 2946 88 1491
2964 next 1 190 2963
2965 uext 1 119 29
2966 add 1 232 2965
2967 input 1
2968 ite 1 2119 2967 2966
2969 ite 1 612 844 2968
2970 concat 104 2119 612
2971 neq 3 2970 105
2972 ite 1 2971 2969 232
2973 not 3 19
2974 or 3 2973 13
2975 ite 1 2974 88 2972
2976 next 1 232 2975
2977 uext 183 2697 15
2978 add 183 243 2977
2979 ite 183 14 2978 905
2980 next 183 243 2979
2981 uext 183 2691 15
2982 add 183 244 2981
2983 ite 183 14 2982 905
2984 next 183 244 2983
2985 ite 3 14 2306 169
2986 next 3 248 2985
2987 ite 3 2681 101 259
2988 ite 3 14 2987 169
2989 next 3 259 2988
2990 slice 97 447 2 0
2991 slice 3 447 7 7
2992 concat 125 2991 2990
2993 slice 663 447 31 4
2994 concat 1 2993 2992
2995 ite 1 2955 2994 88
2996 slice 97 447 2 0
2997 concat 125 169 2996
2998 slice 663 447 31 4
2999 concat 1 2998 2997
3000 uext 9 105 3
3001 eq 3 480 3000
3002 ite 1 3001 2999 2995
3003 ite 1 2953 2320 3002
3004 uext 9 119 2
3005 eq 3 480 3004
3006 ite 1 3005 2329 3003
3007 ite 1 19 3006 88
3008 next 1 434 3007
3009 or 3 2945 2636
3010 ite 1 3009 2551 2234
3011 next 1 438 3010
3012 ite 6 3009 2658 7
3013 next 6 445 3012
3014 input 1
3015 input 1
3016 slice 104 494 1 0
3017 concat 507 3016 491
3018 uext 507 517 2
3019 eq 3 3017 3018
3020 ite 1 3019 434 3015
3021 ite 1 498 3020 3014
3022 input 1
3023 uext 507 517 2
3024 eq 3 571 3023
3025 ite 1 3024 570 3022
3026 ite 1 574 3025 3021
3027 concat 104 574 498
3028 redor 3 3027
3029 concat 104 3019 498
3030 concat 97 574 3029
3031 const 97 001
3032 neq 3 3030 3031
3033 concat 104 574 3024
3034 neq 3 3033 105
3035 concat 104 3032 3028
3036 concat 97 3034 3035
3037 redand 3 3036
3038 ite 1 3037 3026 447
3039 ite 1 19 3038 88
3040 next 1 447 3039
3041 input 3
3042 eq 3 2406 437
3043 ite 3 3042 169 3041
3044 input 3
3045 ite 3 464 3044 169
3046 uext 125 119 1
3047 eq 3 2406 3046
3048 ite 3 3047 3045 3043
3049 redor 3 2370
3050 not 3 3049
3051 ite 3 3050 169 101
3052 ite 3 464 3051 169
3053 uext 125 105 2
3054 eq 3 2406 3053
3055 ite 3 3054 3052 3048
3056 ite 3 464 101 169
3057 uext 125 101 3
3058 eq 3 2406 3057
3059 ite 3 3058 3056 3055
3060 concat 104 3058 3042
3061 concat 97 3047 3060
3062 concat 125 3054 3061
3063 redor 3 3062
3064 concat 104 464 3047
3065 neq 3 3064 130
3066 concat 104 3065 3063
3067 redand 3 3066
3068 ite 3 3067 3059 453
3069 ite 3 19 3068 169
3070 next 3 453 3069
3071 const 9 00001
3072 ite 9 3001 295 3071
3073 const 9 00010
3074 ite 9 3005 3073 3072
3075 input 9
3076 const 9 01000
3077 eq 3 477 437
3078 ite 9 3077 3076 3075
3079 const 9 00100
3080 uext 125 119 1
3081 eq 3 477 3080
3082 ite 9 3081 3079 3078
3083 uext 125 105 2
3084 eq 3 477 3083
3085 ite 9 3084 3079 3082
3086 uext 9 101 4
3087 eq 3 480 3086
3088 ite 9 3087 3085 3074
3089 concat 104 3077 3087
3090 concat 97 3081 3089
3091 concat 125 3084 3090
3092 neq 3 3091 436
3093 ite 9 3092 3088 480
3094 ite 9 19 3093 3071
3095 next 9 480 3094
3096 ite 1 2955 501 88
3097 ite 1 2953 504 3096
3098 ite 1 19 3097 88
3099 next 1 486 3098
3100 const 490 0000000000
3101 concat 104 2955 3001
3102 redor 3 3101
3103 ite 490 3102 517 3100
3104 ite 490 2953 531 3103
3105 ite 490 3005 526 3104
3106 ite 490 19 3105 3100
3107 next 490 491 3106
3108 concat 1 493 3105
3109 ite 1 19 3108 88
3110 slice 492 3109 31 10
3111 next 492 494 3110
3112 concat 104 3001 3005
3113 concat 97 2953 3112
3114 concat 125 2955 3113
3115 redor 3 3114
3116 ite 3 3115 101 169
3117 ite 3 19 3116 169
3118 next 3 498 3117
3119 input 1
3120 input 1
3121 uext 507 526 2
3122 eq 3 3017 3121
3123 ite 1 3122 434 3120
3124 ite 1 498 3123 3119
3125 input 1
3126 uext 507 526 2
3127 eq 3 571 3126
3128 ite 1 3127 570 3125
3129 ite 1 574 3128 3124
3130 concat 104 3122 498
3131 concat 97 574 3130
3132 neq 3 3131 3031
3133 concat 104 574 3127
3134 neq 3 3133 105
3135 concat 104 3132 3028
3136 concat 97 3134 3135
3137 redand 3 3136
3138 ite 1 3137 3129 501
3139 ite 1 19 3138 88
3140 next 1 501 3139
3141 input 1
3142 input 1
3143 uext 507 535 2
3144 eq 3 3017 3143
3145 ite 1 3144 434 3142
3146 ite 1 498 3145 3141
3147 input 1
3148 uext 507 535 2
3149 eq 3 571 3148
3150 ite 1 3149 570 3147
3151 ite 1 574 3150 3146
3152 concat 104 3144 498
3153 concat 97 574 3152
3154 neq 3 3153 3031
3155 concat 104 574 3149
3156 neq 3 3155 105
3157 concat 104 3154 3028
3158 concat 97 3156 3157
3159 redand 3 3158
3160 ite 1 3159 3151 504
3161 ite 1 19 3160 88
3162 next 1 504 3161
3163 input 1
3164 input 1
3165 uext 507 513 2
3166 eq 3 3017 3165
3167 ite 1 3166 434 3164
3168 ite 1 498 3167 3163
3169 input 1
3170 uext 507 513 2
3171 eq 3 571 3170
3172 ite 1 3171 570 3169
3173 ite 1 574 3172 3168
3174 concat 104 3166 498
3175 concat 97 574 3174
3176 neq 3 3175 3031
3177 concat 104 574 3171
3178 neq 3 3177 105
3179 concat 104 3176 3028
3180 concat 97 3178 3179
3181 redand 3 3180
3182 ite 1 3181 3173 506
3183 ite 1 19 3182 88
3184 next 1 506 3183
3185 input 1
3186 input 1
3187 uext 507 522 2
3188 eq 3 3017 3187
3189 ite 1 3188 434 3186
3190 ite 1 498 3189 3185
3191 input 1
3192 uext 507 522 2
3193 eq 3 571 3192
3194 ite 1 3193 570 3191
3195 ite 1 574 3194 3190
3196 concat 104 3188 498
3197 concat 97 574 3196
3198 neq 3 3197 3031
3199 concat 104 574 3193
3200 neq 3 3199 105
3201 concat 104 3198 3028
3202 concat 97 3200 3201
3203 redand 3 3202
3204 ite 1 3203 3195 521
3205 ite 1 19 3204 88
3206 next 1 521 3205
3207 input 1
3208 input 1
3209 uext 507 531 2
3210 eq 3 3017 3209
3211 ite 1 3210 434 3208
3212 ite 1 498 3211 3207
3213 input 1
3214 uext 507 531 2
3215 eq 3 571 3214
3216 ite 1 3215 570 3213
3217 ite 1 574 3216 3212
3218 concat 104 3210 498
3219 concat 97 574 3218
3220 neq 3 3219 3031
3221 concat 104 574 3215
3222 neq 3 3221 105
3223 concat 104 3220 3028
3224 concat 97 3222 3223
3225 redand 3 3224
3226 ite 1 3225 3217 530
3227 ite 1 19 3226 88
3228 next 1 530 3227
3229 const 539 0000000000000000000000000000000000000000000000000000000000000000
3230 uext 539 101 63
3231 add 539 540 3230
3232 ite 539 19 3231 3229
3233 next 539 540 3232
3234 ite 1 2946 88 576
3235 next 1 552 3234
3236 ite 507 2946 508 512
3237 next 507 571 3236
3238 not 3 511
3239 concat 104 3238 2946
3240 redor 3 3239
3241 ite 3 3240 169 1808
3242 next 3 573 3241
3243 ite 1 2946 88 1508
3244 next 1 621 3243
3245 ite 1 2946 88 1662
3246 next 1 622 3245
3247 input 3
3248 ite 3 3042 3056 3247
3249 concat 104 3047 3058
3250 redor 3 3249
3251 ite 3 3250 3045 3248
3252 input 3
3253 ite 3 3050 101 3252
3254 ite 3 464 3253 169
3255 ite 3 3054 3254 3251
3256 concat 104 464 3250
3257 neq 3 3256 130
3258 concat 104 3050 3054
3259 concat 97 464 3258
3260 neq 3 3259 121
3261 concat 104 3054 3042
3262 concat 97 3250 3261
3263 redor 3 3262
3264 concat 104 3260 3257
3265 concat 97 3263 3264
3266 redand 3 3265
3267 ite 3 3266 3255 848
3268 ite 3 19 3267 169
3269 next 3 848 3268
3270 ite 9 464 862 873
3271 ite 9 3058 3270 850
3272 ite 9 19 3271 873
3273 next 9 850 3272
3274 input 1
3275 neg 1 2365
3276 ite 1 2387 3275 2365
3277 neg 1 2366
3278 ite 1 2387 3277 2366
3279 or 3 2396 2398
3280 ite 1 3279 3278 3276
3281 ite 1 464 3280 88
3282 ite 1 3042 3281 3274
3283 input 1
3284 ite 1 464 3283 88
3285 ite 1 3250 3284 3282
3286 input 1
3287 ite 1 3279 1242 2379
3288 ite 1 3050 3287 3286
3289 ite 1 464 3288 88
3290 ite 1 3054 3289 3285
3291 ite 1 3266 3290 852
3292 ite 1 19 3291 88
3293 next 1 852 3292
3294 ite 9 2946 873 1806
3295 next 9 862 3294
3296 ite 3 2946 169 1821
3297 next 3 1358 3296
3298 ite 1 3009 88 232
3299 next 1 1369 3298
3300 input 1
3301 input 1
3302 ite 1 2134 5 3301
3303 ite 1 14 3302 3300
3304 input 6
3305 input 6
3306 concat 6 169 2113
3307 ite 6 2134 3306 3305
3308 ite 6 14 3307 3304
3309 slice 3 3308 0 0
3310 not 3 3309
3311 slice 3 3308 1 1
3312 not 3 3311
3313 and 3 3310 3312
3314 slice 3 3308 2 2
3315 not 3 3314
3316 slice 3 3308 3 3
3317 not 3 3316
3318 and 3 3315 3317
3319 and 3 3313 3318
3320 slice 3 3308 4 4
3321 not 3 3320
3322 slice 3 3308 5 5
3323 not 3 3322
3324 and 3 3321 3323
3325 slice 3 3308 6 6
3326 not 3 3325
3327 slice 3 3308 7 7
3328 not 3 3327
3329 and 3 3326 3328
3330 and 3 3324 3329
3331 and 3 3319 3330
3332 ite 3 2134 101 169
3333 ite 3 14 3332 169
3334 and 3 3331 3333
3335 ite 1 3334 3303 1849
3336 next 1 1849 3335
3337 and 3 3309 3312
3338 and 3 3337 3318
3339 and 3 3338 3330
3340 and 3 3339 3333
3341 ite 1 3340 3303 1850
3342 next 1 1850 3341
3343 const 112 0000000
3344 uext 112 101 6
3345 add 112 2114 3344
3346 ite 112 2121 3345 2114
3347 ite 112 2134 2114 3346
3348 ite 112 14 3347 3343
3349 next 112 1851 3348
3350 and 3 3310 3311
3351 and 3 3350 3318
3352 and 3 3351 3330
3353 and 3 3352 3333
3354 ite 1 3353 3303 1854
3355 next 1 1854 3354
3356 and 3 3309 3311
3357 and 3 3356 3318
3358 and 3 3357 3330
3359 and 3 3358 3333
3360 ite 1 3359 3303 1855
3361 next 1 1855 3360
3362 and 3 3314 3317
3363 and 3 3313 3362
3364 and 3 3363 3330
3365 and 3 3364 3333
3366 ite 1 3365 3303 1859
3367 next 1 1859 3366
3368 and 3 3337 3362
3369 and 3 3368 3330
3370 and 3 3369 3333
3371 ite 1 3370 3303 1860
3372 next 1 1860 3371
3373 and 3 3350 3362
3374 and 3 3373 3330
3375 and 3 3374 3333
3376 ite 1 3375 3303 1862
3377 next 1 1862 3376
3378 and 3 3356 3362
3379 and 3 3378 3330
3380 and 3 3379 3333
3381 ite 1 3380 3303 1863
3382 next 1 1863 3381
3383 and 3 3315 3316
3384 and 3 3313 3383
3385 and 3 3384 3330
3386 and 3 3385 3333
3387 ite 1 3386 3303 1868
3388 next 1 1868 3387
3389 and 3 3337 3383
3390 and 3 3389 3330
3391 and 3 3390 3333
3392 ite 1 3391 3303 1869
3393 next 1 1869 3392
3394 and 3 3350 3383
3395 and 3 3394 3330
3396 and 3 3395 3333
3397 ite 1 3396 3303 1871
3398 next 1 1871 3397
3399 and 3 3356 3383
3400 and 3 3399 3330
3401 and 3 3400 3333
3402 ite 1 3401 3303 1872
3403 next 1 1872 3402
3404 and 3 3314 3316
3405 and 3 3313 3404
3406 and 3 3405 3330
3407 and 3 3406 3333
3408 ite 1 3407 3303 1875
3409 next 1 1875 3408
3410 and 3 3337 3404
3411 and 3 3410 3330
3412 and 3 3411 3333
3413 ite 1 3412 3303 1876
3414 next 1 1876 3413
3415 and 3 3350 3404
3416 and 3 3415 3330
3417 and 3 3416 3333
3418 ite 1 3417 3303 1878
3419 next 1 1878 3418
3420 and 3 3356 3404
3421 and 3 3420 3330
3422 and 3 3421 3333
3423 ite 1 3422 3303 1879
3424 next 1 1879 3423
3425 and 3 3320 3323
3426 and 3 3425 3329
3427 and 3 3319 3426
3428 and 3 3427 3333
3429 ite 1 3428 3303 1885
3430 next 1 1885 3429
3431 and 3 3338 3426
3432 and 3 3431 3333
3433 ite 1 3432 3303 1886
3434 next 1 1886 3433
3435 and 3 3351 3426
3436 and 3 3435 3333
3437 ite 1 3436 3303 1888
3438 next 1 1888 3437
3439 and 3 3357 3426
3440 and 3 3439 3333
3441 ite 1 3440 3303 1889
3442 next 1 1889 3441
3443 and 3 3363 3426
3444 and 3 3443 3333
3445 ite 1 3444 3303 1892
3446 next 1 1892 3445
3447 and 3 3368 3426
3448 and 3 3447 3333
3449 ite 1 3448 3303 1893
3450 next 1 1893 3449
3451 and 3 3373 3426
3452 and 3 3451 3333
3453 ite 1 3452 3303 1895
3454 next 1 1895 3453
3455 and 3 3378 3426
3456 and 3 3455 3333
3457 ite 1 3456 3303 1896
3458 next 1 1896 3457
3459 and 3 3384 3426
3460 and 3 3459 3333
3461 ite 1 3460 3303 1900
3462 next 1 1900 3461
3463 and 3 3389 3426
3464 and 3 3463 3333
3465 ite 1 3464 3303 1901
3466 next 1 1901 3465
3467 and 3 3394 3426
3468 and 3 3467 3333
3469 ite 1 3468 3303 1903
3470 next 1 1903 3469
3471 and 3 3399 3426
3472 and 3 3471 3333
3473 ite 1 3472 3303 1904
3474 next 1 1904 3473
3475 and 3 3405 3426
3476 and 3 3475 3333
3477 ite 1 3476 3303 1907
3478 next 1 1907 3477
3479 and 3 3410 3426
3480 and 3 3479 3333
3481 ite 1 3480 3303 1908
3482 next 1 1908 3481
3483 and 3 3415 3426
3484 and 3 3483 3333
3485 ite 1 3484 3303 1910
3486 next 1 1910 3485
3487 and 3 3420 3426
3488 and 3 3487 3333
3489 ite 1 3488 3303 1911
3490 next 1 1911 3489
3491 and 3 3321 3322
3492 and 3 3491 3329
3493 and 3 3319 3492
3494 and 3 3493 3333
3495 ite 1 3494 3303 1918
3496 next 1 1918 3495
3497 and 3 3338 3492
3498 and 3 3497 3333
3499 ite 1 3498 3303 1919
3500 next 1 1919 3499
3501 and 3 3351 3492
3502 and 3 3501 3333
3503 ite 1 3502 3303 1921
3504 next 1 1921 3503
3505 and 3 3357 3492
3506 and 3 3505 3333
3507 ite 1 3506 3303 1922
3508 next 1 1922 3507
3509 and 3 3363 3492
3510 and 3 3509 3333
3511 ite 1 3510 3303 1925
3512 next 1 1925 3511
3513 and 3 3368 3492
3514 and 3 3513 3333
3515 ite 1 3514 3303 1926
3516 next 1 1926 3515
3517 and 3 3373 3492
3518 and 3 3517 3333
3519 ite 1 3518 3303 1928
3520 next 1 1928 3519
3521 and 3 3378 3492
3522 and 3 3521 3333
3523 ite 1 3522 3303 1929
3524 next 1 1929 3523
3525 and 3 3384 3492
3526 and 3 3525 3333
3527 ite 1 3526 3303 1933
3528 next 1 1933 3527
3529 and 3 3389 3492
3530 and 3 3529 3333
3531 ite 1 3530 3303 1934
3532 next 1 1934 3531
3533 and 3 3394 3492
3534 and 3 3533 3333
3535 ite 1 3534 3303 1936
3536 next 1 1936 3535
3537 and 3 3399 3492
3538 and 3 3537 3333
3539 ite 1 3538 3303 1937
3540 next 1 1937 3539
3541 and 3 3405 3492
3542 and 3 3541 3333
3543 ite 1 3542 3303 1940
3544 next 1 1940 3543
3545 and 3 3410 3492
3546 and 3 3545 3333
3547 ite 1 3546 3303 1941
3548 next 1 1941 3547
3549 and 3 3415 3492
3550 and 3 3549 3333
3551 ite 1 3550 3303 1943
3552 next 1 1943 3551
3553 and 3 3420 3492
3554 and 3 3553 3333
3555 ite 1 3554 3303 1944
3556 next 1 1944 3555
3557 and 3 3320 3322
3558 and 3 3557 3329
3559 and 3 3319 3558
3560 and 3 3559 3333
3561 ite 1 3560 3303 1949
3562 next 1 1949 3561
3563 and 3 3338 3558
3564 and 3 3563 3333
3565 ite 1 3564 3303 1950
3566 next 1 1950 3565
3567 and 3 3351 3558
3568 and 3 3567 3333
3569 ite 1 3568 3303 1952
3570 next 1 1952 3569
3571 and 3 3357 3558
3572 and 3 3571 3333
3573 ite 1 3572 3303 1953
3574 next 1 1953 3573
3575 and 3 3363 3558
3576 and 3 3575 3333
3577 ite 1 3576 3303 1956
3578 next 1 1956 3577
3579 and 3 3368 3558
3580 and 3 3579 3333
3581 ite 1 3580 3303 1957
3582 next 1 1957 3581
3583 and 3 3373 3558
3584 and 3 3583 3333
3585 ite 1 3584 3303 1959
3586 next 1 1959 3585
3587 and 3 3378 3558
3588 and 3 3587 3333
3589 ite 1 3588 3303 1960
3590 next 1 1960 3589
3591 and 3 3384 3558
3592 and 3 3591 3333
3593 ite 1 3592 3303 1964
3594 next 1 1964 3593
3595 and 3 3389 3558
3596 and 3 3595 3333
3597 ite 1 3596 3303 1965
3598 next 1 1965 3597
3599 and 3 3394 3558
3600 and 3 3599 3333
3601 ite 1 3600 3303 1967
3602 next 1 1967 3601
3603 and 3 3399 3558
3604 and 3 3603 3333
3605 ite 1 3604 3303 1968
3606 next 1 1968 3605
3607 and 3 3405 3558
3608 and 3 3607 3333
3609 ite 1 3608 3303 1971
3610 next 1 1971 3609
3611 and 3 3410 3558
3612 and 3 3611 3333
3613 ite 1 3612 3303 1972
3614 next 1 1972 3613
3615 and 3 3415 3558
3616 and 3 3615 3333
3617 ite 1 3616 3303 1974
3618 next 1 1974 3617
3619 and 3 3420 3558
3620 and 3 3619 3333
3621 ite 1 3620 3303 1975
3622 next 1 1975 3621
3623 and 3 3325 3328
3624 and 3 3324 3623
3625 and 3 3319 3624
3626 and 3 3625 3333
3627 ite 1 3626 3303 1983
3628 next 1 1983 3627
3629 and 3 3338 3624
3630 and 3 3629 3333
3631 ite 1 3630 3303 1984
3632 next 1 1984 3631
3633 and 3 3351 3624
3634 and 3 3633 3333
3635 ite 1 3634 3303 1986
3636 next 1 1986 3635
3637 and 3 3357 3624
3638 and 3 3637 3333
3639 ite 1 3638 3303 1987
3640 next 1 1987 3639
3641 and 3 3363 3624
3642 and 3 3641 3333
3643 ite 1 3642 3303 1990
3644 next 1 1990 3643
3645 and 3 3368 3624
3646 and 3 3645 3333
3647 ite 1 3646 3303 1991
3648 next 1 1991 3647
3649 and 3 3373 3624
3650 and 3 3649 3333
3651 ite 1 3650 3303 1993
3652 next 1 1993 3651
3653 and 3 3378 3624
3654 and 3 3653 3333
3655 ite 1 3654 3303 1994
3656 next 1 1994 3655
3657 and 3 3384 3624
3658 and 3 3657 3333
3659 ite 1 3658 3303 1998
3660 next 1 1998 3659
3661 and 3 3389 3624
3662 and 3 3661 3333
3663 ite 1 3662 3303 1999
3664 next 1 1999 3663
3665 and 3 3394 3624
3666 and 3 3665 3333
3667 ite 1 3666 3303 2001
3668 next 1 2001 3667
3669 and 3 3399 3624
3670 and 3 3669 3333
3671 ite 1 3670 3303 2002
3672 next 1 2002 3671
3673 and 3 3405 3624
3674 and 3 3673 3333
3675 ite 1 3674 3303 2005
3676 next 1 2005 3675
3677 and 3 3410 3624
3678 and 3 3677 3333
3679 ite 1 3678 3303 2006
3680 next 1 2006 3679
3681 and 3 3415 3624
3682 and 3 3681 3333
3683 ite 1 3682 3303 2008
3684 next 1 2008 3683
3685 and 3 3420 3624
3686 and 3 3685 3333
3687 ite 1 3686 3303 2009
3688 next 1 2009 3687
3689 and 3 3425 3623
3690 and 3 3319 3689
3691 and 3 3690 3333
3692 ite 1 3691 3303 2014
3693 next 1 2014 3692
3694 and 3 3338 3689
3695 and 3 3694 3333
3696 ite 1 3695 3303 2015
3697 next 1 2015 3696
3698 and 3 3351 3689
3699 and 3 3698 3333
3700 ite 1 3699 3303 2017
3701 next 1 2017 3700
3702 and 3 3357 3689
3703 and 3 3702 3333
3704 ite 1 3703 3303 2018
3705 next 1 2018 3704
3706 and 3 3363 3689
3707 and 3 3706 3333
3708 ite 1 3707 3303 2021
3709 next 1 2021 3708
3710 and 3 3368 3689
3711 and 3 3710 3333
3712 ite 1 3711 3303 2022
3713 next 1 2022 3712
3714 and 3 3373 3689
3715 and 3 3714 3333
3716 ite 1 3715 3303 2024
3717 next 1 2024 3716
3718 and 3 3378 3689
3719 and 3 3718 3333
3720 ite 1 3719 3303 2025
3721 next 1 2025 3720
3722 and 3 3384 3689
3723 and 3 3722 3333
3724 ite 1 3723 3303 2029
3725 next 1 2029 3724
3726 and 3 3389 3689
3727 and 3 3726 3333
3728 ite 1 3727 3303 2030
3729 next 1 2030 3728
3730 and 3 3394 3689
3731 and 3 3730 3333
3732 ite 1 3731 3303 2032
3733 next 1 2032 3732
3734 and 3 3399 3689
3735 and 3 3734 3333
3736 ite 1 3735 3303 2033
3737 next 1 2033 3736
3738 and 3 3405 3689
3739 and 3 3738 3333
3740 ite 1 3739 3303 2036
3741 next 1 2036 3740
3742 and 3 3410 3689
3743 and 3 3742 3333
3744 ite 1 3743 3303 2037
3745 next 1 2037 3744
3746 and 3 3415 3689
3747 and 3 3746 3333
3748 ite 1 3747 3303 2039
3749 next 1 2039 3748
3750 and 3 3420 3689
3751 and 3 3750 3333
3752 ite 1 3751 3303 2040
3753 next 1 2040 3752
3754 and 3 3491 3623
3755 and 3 3319 3754
3756 and 3 3755 3333
3757 ite 1 3756 3303 2046
3758 next 1 2046 3757
3759 and 3 3338 3754
3760 and 3 3759 3333
3761 ite 1 3760 3303 2047
3762 next 1 2047 3761
3763 and 3 3351 3754
3764 and 3 3763 3333
3765 ite 1 3764 3303 2049
3766 next 1 2049 3765
3767 and 3 3357 3754
3768 and 3 3767 3333
3769 ite 1 3768 3303 2050
3770 next 1 2050 3769
3771 and 3 3363 3754
3772 and 3 3771 3333
3773 ite 1 3772 3303 2053
3774 next 1 2053 3773
3775 and 3 3368 3754
3776 and 3 3775 3333
3777 ite 1 3776 3303 2054
3778 next 1 2054 3777
3779 and 3 3373 3754
3780 and 3 3779 3333
3781 ite 1 3780 3303 2056
3782 next 1 2056 3781
3783 and 3 3378 3754
3784 and 3 3783 3333
3785 ite 1 3784 3303 2057
3786 next 1 2057 3785
3787 and 3 3384 3754
3788 and 3 3787 3333
3789 ite 1 3788 3303 2061
3790 next 1 2061 3789
3791 and 3 3389 3754
3792 and 3 3791 3333
3793 ite 1 3792 3303 2062
3794 next 1 2062 3793
3795 and 3 3394 3754
3796 and 3 3795 3333
3797 ite 1 3796 3303 2064
3798 next 1 2064 3797
3799 and 3 3399 3754
3800 and 3 3799 3333
3801 ite 1 3800 3303 2065
3802 next 1 2065 3801
3803 and 3 3405 3754
3804 and 3 3803 3333
3805 ite 1 3804 3303 2068
3806 next 1 2068 3805
3807 and 3 3410 3754
3808 and 3 3807 3333
3809 ite 1 3808 3303 2069
3810 next 1 2069 3809
3811 and 3 3415 3754
3812 and 3 3811 3333
3813 ite 1 3812 3303 2071
3814 next 1 2071 3813
3815 and 3 3420 3754
3816 and 3 3815 3333
3817 ite 1 3816 3303 2072
3818 next 1 2072 3817
3819 and 3 3557 3623
3820 and 3 3319 3819
3821 and 3 3820 3333
3822 ite 1 3821 3303 2077
3823 next 1 2077 3822
3824 and 3 3338 3819
3825 and 3 3824 3333
3826 ite 1 3825 3303 2078
3827 next 1 2078 3826
3828 and 3 3351 3819
3829 and 3 3828 3333
3830 ite 1 3829 3303 2080
3831 next 1 2080 3830
3832 and 3 3357 3819
3833 and 3 3832 3333
3834 ite 1 3833 3303 2081
3835 next 1 2081 3834
3836 and 3 3363 3819
3837 and 3 3836 3333
3838 ite 1 3837 3303 2084
3839 next 1 2084 3838
3840 and 3 3368 3819
3841 and 3 3840 3333
3842 ite 1 3841 3303 2085
3843 next 1 2085 3842
3844 and 3 3373 3819
3845 and 3 3844 3333
3846 ite 1 3845 3303 2087
3847 next 1 2087 3846
3848 and 3 3378 3819
3849 and 3 3848 3333
3850 ite 1 3849 3303 2088
3851 next 1 2088 3850
3852 and 3 3384 3819
3853 and 3 3852 3333
3854 ite 1 3853 3303 2092
3855 next 1 2092 3854
3856 and 3 3389 3819
3857 and 3 3856 3333
3858 ite 1 3857 3303 2093
3859 next 1 2093 3858
3860 and 3 3394 3819
3861 and 3 3860 3333
3862 ite 1 3861 3303 2095
3863 next 1 2095 3862
3864 and 3 3399 3819
3865 and 3 3864 3333
3866 ite 1 3865 3303 2096
3867 next 1 2096 3866
3868 and 3 3405 3819
3869 and 3 3868 3333
3870 ite 1 3869 3303 2099
3871 next 1 2099 3870
3872 and 3 3410 3819
3873 and 3 3872 3333
3874 ite 1 3873 3303 2100
3875 next 1 2100 3874
3876 and 3 3415 3819
3877 and 3 3876 3333
3878 ite 1 3877 3303 2102
3879 next 1 2102 3878
3880 and 3 3420 3819
3881 and 3 3880 3333
3882 ite 1 3881 3303 2103
3883 next 1 2103 3882
3884 slice 112 2130 6 0
3885 ite 112 2134 3884 2113
3886 ite 112 14 3885 3343
3887 next 112 2113 3886
3888 next 112 2114 3348
3889 ite 3 14 2293 169
3890 next 3 2306 3889
3891 input 1
3892 const 1 10000000000000000000000000000100
3893 ite 1 3081 3892 3891
3894 const 125 1010
3895 const 125 0011
3896 ite 125 474 3895 3894
3897 const 125 1011
3898 ite 125 470 3897 3896
3899 const 663 0000000000000000000000000000
3900 concat 1 3899 3898
3901 ite 1 3084 3900 3893
3902 concat 104 3084 3081
3903 redor 3 3902
3904 concat 104 3903 3087
3905 redand 3 3904
3906 ite 1 3905 3901 2320
3907 ite 1 19 3906 88
3908 next 1 2320 3907
3909 input 1
3910 uext 1 119 29
3911 sub 1 1369 3910
3912 ite 1 464 3911 1369
3913 ite 1 612 844 3912
3914 ite 1 3081 3913 3909
3915 uext 1 119 29
3916 sub 1 844 3915
3917 ite 1 612 3916 1369
3918 ite 1 3084 3917 3914
3919 ite 1 3905 3918 2329
3920 ite 1 19 3919 88
3921 next 1 2329 3920
3922 input 1
3923 input 1
3924 slice 668 2364 31 1
3925 concat 1 169 3924
3926 ite 1 464 3925 3923
3927 ite 1 3047 3926 3922
3928 input 1
3929 const 1 01000000000000000000000000000000
3930 input 1
3931 ite 1 3050 3930 3929
3932 ite 1 464 3931 3928
3933 ite 1 3054 3932 3927
3934 concat 104 3054 3047
3935 redor 3 3934
3936 neq 3 3064 452
3937 neq 3 3259 139
3938 concat 104 464 3054
3939 neq 3 3938 452
3940 concat 104 3936 3935
3941 concat 97 3937 3940
3942 concat 125 3939 3941
3943 redand 3 3942
3944 ite 1 3943 3933 2364
3945 ite 1 19 3944 88
3946 next 1 2364 3945
3947 input 1
3948 input 1
3949 ite 1 2371 2389 2367
3950 input 1
3951 redor 3 2364
3952 ite 1 3951 3950 3949
3953 ite 1 464 3952 3948
3954 ite 1 3047 3953 3947
3955 input 1
3956 input 1
3957 ite 1 3050 3956 88
3958 ite 1 464 3957 3955
3959 ite 1 3054 3958 3954
3960 concat 104 3951 3047
3961 concat 97 464 3960
3962 neq 3 3961 139
3963 concat 104 3936 3935
3964 concat 97 3937 3963
3965 concat 125 3939 3964
3966 concat 9 3962 3965
3967 redand 3 3966
3968 ite 1 3967 3959 2365
3969 ite 1 19 3968 88
3970 next 1 2365 3969
3971 input 1
3972 input 1
3973 ite 1 464 2374 3972
3974 ite 1 3047 3973 3971
3975 ite 1 3054 3958 3974
3976 ite 1 3943 3975 2366
3977 ite 1 19 3976 88
3978 next 1 2366 3977
3979 input 1
3980 input 1
3981 input 1
3982 slice 3 2377 30 30
3983 concat 1 2393 3982
3984 ite 1 3951 3983 3981
3985 ite 1 464 3984 3980
3986 ite 1 3047 3985 3979
3987 input 1
3988 slice 3 2380 31 31
3989 ite 3 2378 3988 169
3990 or 3 2396 2401
3991 ite 3 3990 3989 2378
3992 concat 1 1317 3991
3993 input 1
3994 ite 1 3050 3993 3992
3995 ite 1 464 3994 3987
3996 ite 1 3054 3995 3986
3997 neq 3 3961 121
3998 concat 104 3997 3935
3999 concat 97 3936 3998
4000 concat 125 3937 3999
4001 concat 9 3939 4000
4002 redand 3 4001
4003 ite 1 4002 3996 2367
4004 ite 1 19 4003 88
4005 next 1 2367 4004
4006 input 1
4007 input 1
4008 input 1
4009 input 1
4010 const 1 01111111111111111111111111111111
4011 and 1 4009 4010
4012 ite 1 2369 2384 4011
4013 ite 1 3990 4012 4008
4014 input 1
4015 ite 1 3050 4014 4013
4016 ite 1 464 4015 4007
4017 ite 1 3054 4016 4006
4018 ite 1 464 181 88
4019 ite 1 3058 4018 4017
4020 slice 668 4019 30 0
4021 concat 104 3054 2369
4022 concat 97 3990 4021
4023 concat 125 3050 4022
4024 concat 9 464 4023
4025 const 9 10110
4026 neq 3 4024 4025
4027 concat 104 3054 3058
4028 redor 3 4027
4029 concat 104 3990 3054
4030 concat 97 3050 4029
4031 concat 125 464 4030
4032 const 125 1001
4033 neq 3 4031 4032
4034 concat 104 3939 3937
4035 concat 97 4026 4034
4036 concat 125 4028 4035
4037 concat 9 4033 4036
4038 redand 3 4037
4039 ite 668 4038 4020 2368
4040 ite 668 19 4039 1317
4041 next 668 2368 4040
4042 slice 3 4019 31 31
4043 concat 104 3939 3937
4044 concat 97 4028 4043
4045 concat 125 4033 4044
4046 redand 3 4045
4047 ite 3 4046 4042 2369
4048 ite 3 19 4047 169
4049 next 3 2369 4048
4050 input 1
4051 input 1
4052 concat 1 2377 169
4053 ite 1 464 4052 4051
4054 ite 1 3047 4053 4050
4055 input 1
4056 input 1
4057 input 1
4058 and 1 4057 4010
4059 ite 1 2378 2380 4058
4060 ite 1 3990 4059 4056
4061 input 1
4062 ite 1 3050 4061 4060
4063 ite 1 464 4062 4055
4064 ite 1 3054 4063 4054
4065 ite 1 464 190 88
4066 ite 1 3058 4065 4064
4067 slice 668 4066 30 0
4068 concat 104 3054 2378
4069 concat 97 3990 4068
4070 concat 125 3050 4069
4071 concat 9 464 4070
4072 neq 3 4071 4025
4073 concat 104 3047 3058
4074 concat 97 3054 4073
4075 redor 3 4074
4076 concat 104 3937 3936
4077 concat 97 3939 4076
4078 concat 125 4033 4077
4079 concat 9 4072 4078
4080 concat 114 4075 4079
4081 redand 3 4080
4082 ite 668 4081 4067 2377
4083 ite 668 19 4082 1317
4084 next 668 2377 4083
4085 slice 3 4066 31 31
4086 concat 104 3937 3936
4087 concat 97 3939 4086
4088 concat 125 4033 4087
4089 concat 9 4075 4088
4090 redand 3 4089
4091 ite 3 4090 4085 2378
4092 ite 3 19 4091 169
4093 next 3 2378 4092
4094 xor 3 2378 2369
4095 and 3 2396 4094
4096 and 3 2401 2378
4097 or 3 4095 4096
4098 ite 3 4097 101 169
4099 not 3 3050
4100 concat 104 3054 464
4101 concat 97 4099 4100
4102 redand 3 4101
4103 ite 3 4102 4098 2387
4104 ite 3 19 4103 169
4105 next 3 2387 4104
4106 const 97 000
4107 ite 97 464 98 4106
4108 ite 97 3058 4107 2395
4109 ite 97 19 4108 4106
4110 next 97 2395 4109
4111 input 125
4112 ite 125 3042 436 4111
4113 input 125
4114 ite 125 3951 4113 437
4115 ite 125 464 4114 436
4116 ite 125 3047 4115 4112
4117 ite 97 3050 3031 119
4118 ite 97 464 4117 3031
4119 concat 125 169 4118
4120 ite 125 3054 4119 4116
4121 input 125
4122 const 125 0010
4123 ite 125 464 4122 4121
4124 ite 125 3058 4123 4120
4125 concat 104 464 3058
4126 neq 3 4125 452
4127 concat 104 3063 3962
4128 concat 97 4126 4127
4129 redand 3 4128
4130 ite 125 4129 4124 2406
4131 ite 125 19 4130 436
4132 next 125 2406 4131
; end of yosys output
