{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539481137305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539481137305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 14 09:38:57 2018 " "Processing started: Sun Oct 14 09:38:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539481137305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539481137305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_key_beep -c top_key_beep " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_key_beep -c top_key_beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539481137305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1539481137619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/4_sourcecode/1_verilog/3_top_key_beep/rtl/beep_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/4_sourcecode/1_verilog/3_top_key_beep/rtl/beep_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_control " "Found entity 1: beep_control" {  } { { "../rtl/beep_control.v" "" { Text "E:/WarShip_Develop/EP4CE10/4_SourceCode/1_Verilog/3_top_key_beep/rtl/beep_control.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539481137666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539481137666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/4_sourcecode/1_verilog/3_top_key_beep/rtl/top_key_beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/4_sourcecode/1_verilog/3_top_key_beep/rtl/top_key_beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_key_beep " "Found entity 1: top_key_beep" {  } { { "../rtl/top_key_beep.v" "" { Text "E:/WarShip_Develop/EP4CE10/4_SourceCode/1_Verilog/3_top_key_beep/rtl/top_key_beep.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539481137669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539481137669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/4_sourcecode/1_verilog/3_top_key_beep/rtl/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/4_sourcecode/1_verilog/3_top_key_beep/rtl/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/key_debounce.v" "" { Text "E:/WarShip_Develop/EP4CE10/4_SourceCode/1_Verilog/3_top_key_beep/rtl/key_debounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539481137672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539481137672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_key_beep " "Elaborating entity \"top_key_beep\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539481137694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:u_key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:u_key_debounce\"" {  } { { "../rtl/top_key_beep.v" "u_key_debounce" { Text "E:/WarShip_Develop/EP4CE10/4_SourceCode/1_Verilog/3_top_key_beep/rtl/top_key_beep.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539481137696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_control beep_control:u_beep_control " "Elaborating entity \"beep_control\" for hierarchy \"beep_control:u_beep_control\"" {  } { { "../rtl/top_key_beep.v" "u_beep_control" { Text "E:/WarShip_Develop/EP4CE10/4_SourceCode/1_Verilog/3_top_key_beep/rtl/top_key_beep.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539481137698 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/beep_control.v" "" { Text "E:/WarShip_Develop/EP4CE10/4_SourceCode/1_Verilog/3_top_key_beep/rtl/beep_control.v" 35 -1 0 } } { "../rtl/key_debounce.v" "" { Text "E:/WarShip_Develop/EP4CE10/4_SourceCode/1_Verilog/3_top_key_beep/rtl/key_debounce.v" 35 -1 0 } } { "../rtl/key_debounce.v" "" { Text "E:/WarShip_Develop/EP4CE10/4_SourceCode/1_Verilog/3_top_key_beep/rtl/key_debounce.v" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1539481138111 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1539481138111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1539481138255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539481138469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539481138469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539481138496 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539481138496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539481138496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539481138496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539481138538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 14 09:38:58 2018 " "Processing ended: Sun Oct 14 09:38:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539481138538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539481138538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539481138538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539481138538 ""}
