{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586813529257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586813529257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 17:31:52 2020 " "Processing started: Mon Apr 13 17:31:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586813529257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813529257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g42_lab3 -c g42_lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g42_lab3 -c g42_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813529257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586813529692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586813529692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g42_fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g42_fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g42_FIR-a0 " "Found design unit 1: g42_FIR-a0" {  } { { "g42_FIR.vhd" "" { Text "C:/Users/sli196.CAMPUS/ECSE325/lab3/g42_FIR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586813537593 ""} { "Info" "ISGN_ENTITY_NAME" "1 g42_FIR " "Found entity 1: g42_FIR" {  } { { "g42_FIR.vhd" "" { Text "C:/Users/sli196.CAMPUS/ECSE325/lab3/g42_FIR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586813537593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813537593 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting an identifier g42_FIRb.vhd(18) " "VHDL syntax error at g42_FIRb.vhd(18) near text \"out\";  expecting an identifier" {  } { { "g42_FIRb.vhd" "" { Text "C:/Users/sli196.CAMPUS/ECSE325/lab3/g42_FIRb.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813537600 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \"end\", or \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement g42_FIRb.vhd(65) " "VHDL syntax error at g42_FIRb.vhd(65) near text \"out\";  expecting \"end\", or \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement" {  } { { "g42_FIRb.vhd" "" { Text "C:/Users/sli196.CAMPUS/ECSE325/lab3/g42_FIRb.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813537600 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator g42_FIRb.vhd(70) " "VHDL syntax error at g42_FIRb.vhd(70) near text \"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator" {  } { { "g42_FIRb.vhd" "" { Text "C:/Users/sli196.CAMPUS/ECSE325/lab3/g42_FIRb.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813537600 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" g42_FIRb.vhd(70) " "VHDL syntax error at g42_FIRb.vhd(70) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "g42_FIRb.vhd" "" { Text "C:/Users/sli196.CAMPUS/ECSE325/lab3/g42_FIRb.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813537600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g42_firb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file g42_firb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813537600 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586813537721 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 13 17:32:17 2020 " "Processing ended: Mon Apr 13 17:32:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586813537721 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586813537721 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586813537721 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813537721 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813538368 ""}
