
ubuntu-preinstalled/lsipc:     file format elf32-littlearm


Disassembly of section .init:

00001df0 <.init>:
    1df0:	push	{r3, lr}
    1df4:	bl	4080 <__assert_fail@plt+0x1bd8>
    1df8:	pop	{r3, pc}

Disassembly of section .plt:

00001dfc <fdopen@plt-0x14>:
    1dfc:	push	{lr}		; (str lr, [sp, #-4]!)
    1e00:	ldr	lr, [pc, #4]	; 1e0c <fdopen@plt-0x4>
    1e04:	add	lr, pc, lr
    1e08:	ldr	pc, [lr, #8]!
    1e0c:	andeq	sl, r1, ip, lsl #31

00001e10 <fdopen@plt>:
    1e10:			; <UNDEFINED> instruction: 0xe7fd4778
    1e14:	add	ip, pc, #0, 12
    1e18:	add	ip, ip, #106496	; 0x1a000
    1e1c:	ldr	pc, [ip, #3976]!	; 0xf88

00001e20 <calloc@plt>:
    1e20:	add	ip, pc, #0, 12
    1e24:	add	ip, ip, #106496	; 0x1a000
    1e28:	ldr	pc, [ip, #3968]!	; 0xf80

00001e2c <raise@plt>:
    1e2c:	add	ip, pc, #0, 12
    1e30:	add	ip, ip, #106496	; 0x1a000
    1e34:	ldr	pc, [ip, #3960]!	; 0xf78

00001e38 <gmtime_r@plt>:
    1e38:	add	ip, pc, #0, 12
    1e3c:	add	ip, ip, #106496	; 0x1a000
    1e40:	ldr	pc, [ip, #3952]!	; 0xf70

00001e44 <scols_line_set_data@plt>:
    1e44:	add	ip, pc, #0, 12
    1e48:	add	ip, ip, #106496	; 0x1a000
    1e4c:	ldr	pc, [ip, #3944]!	; 0xf68

00001e50 <scols_line_refer_data@plt>:
    1e50:	add	ip, pc, #0, 12
    1e54:	add	ip, ip, #106496	; 0x1a000
    1e58:	ldr	pc, [ip, #3936]!	; 0xf60

00001e5c <strcmp@plt>:
    1e5c:	add	ip, pc, #0, 12
    1e60:	add	ip, ip, #106496	; 0x1a000
    1e64:	ldr	pc, [ip, #3928]!	; 0xf58

00001e68 <__cxa_finalize@plt>:
    1e68:	add	ip, pc, #0, 12
    1e6c:	add	ip, ip, #106496	; 0x1a000
    1e70:	ldr	pc, [ip, #3920]!	; 0xf50

00001e74 <rewinddir@plt>:
    1e74:	add	ip, pc, #0, 12
    1e78:	add	ip, ip, #106496	; 0x1a000
    1e7c:	ldr	pc, [ip, #3912]!	; 0xf48

00001e80 <strtol@plt>:
    1e80:	add	ip, pc, #0, 12
    1e84:	add	ip, ip, #106496	; 0x1a000
    1e88:	ldr	pc, [ip, #3904]!	; 0xf40

00001e8c <getpwuid@plt>:
    1e8c:	add	ip, pc, #0, 12
    1e90:	add	ip, ip, #106496	; 0x1a000
    1e94:	ldr	pc, [ip, #3896]!	; 0xf38

00001e98 <strcspn@plt>:
    1e98:	add	ip, pc, #0, 12
    1e9c:	add	ip, ip, #106496	; 0x1a000
    1ea0:	ldr	pc, [ip, #3888]!	; 0xf30

00001ea4 <scols_table_set_name@plt>:
    1ea4:	add	ip, pc, #0, 12
    1ea8:	add	ip, ip, #106496	; 0x1a000
    1eac:	ldr	pc, [ip, #3880]!	; 0xf28

00001eb0 <__isoc99_fscanf@plt>:
    1eb0:	add	ip, pc, #0, 12
    1eb4:	add	ip, ip, #106496	; 0x1a000
    1eb8:	ldr	pc, [ip, #3872]!	; 0xf20

00001ebc <scols_table_enable_noheadings@plt>:
    1ebc:	add	ip, pc, #0, 12
    1ec0:	add	ip, ip, #106496	; 0x1a000
    1ec4:	ldr	pc, [ip, #3864]!	; 0xf18

00001ec8 <read@plt>:
    1ec8:	add	ip, pc, #0, 12
    1ecc:	add	ip, ip, #106496	; 0x1a000
    1ed0:	ldr	pc, [ip, #3856]!	; 0xf10

00001ed4 <scols_table_new_column@plt>:
    1ed4:	add	ip, pc, #0, 12
    1ed8:	add	ip, ip, #106496	; 0x1a000
    1edc:	ldr	pc, [ip, #3848]!	; 0xf08

00001ee0 <mktime@plt>:
    1ee0:	add	ip, pc, #0, 12
    1ee4:	add	ip, ip, #106496	; 0x1a000
    1ee8:	ldr	pc, [ip, #3840]!	; 0xf00

00001eec <getuid@plt>:
    1eec:	add	ip, pc, #0, 12
    1ef0:	add	ip, ip, #106496	; 0x1a000
    1ef4:	ldr	pc, [ip, #3832]!	; 0xef8

00001ef8 <scols_free_iter@plt>:
    1ef8:	add	ip, pc, #0, 12
    1efc:	add	ip, ip, #106496	; 0x1a000
    1f00:	ldr	pc, [ip, #3824]!	; 0xef0

00001f04 <free@plt>:
    1f04:			; <UNDEFINED> instruction: 0xe7fd4778
    1f08:	add	ip, pc, #0, 12
    1f0c:	add	ip, ip, #106496	; 0x1a000
    1f10:	ldr	pc, [ip, #3812]!	; 0xee4

00001f14 <fgets@plt>:
    1f14:	add	ip, pc, #0, 12
    1f18:	add	ip, ip, #106496	; 0x1a000
    1f1c:	ldr	pc, [ip, #3804]!	; 0xedc

00001f20 <nanosleep@plt>:
    1f20:	add	ip, pc, #0, 12
    1f24:	add	ip, ip, #106496	; 0x1a000
    1f28:	ldr	pc, [ip, #3796]!	; 0xed4

00001f2c <scols_table_enable_raw@plt>:
    1f2c:	add	ip, pc, #0, 12
    1f30:	add	ip, ip, #106496	; 0x1a000
    1f34:	ldr	pc, [ip, #3788]!	; 0xecc

00001f38 <faccessat@plt>:
    1f38:	add	ip, pc, #0, 12
    1f3c:	add	ip, ip, #106496	; 0x1a000
    1f40:	ldr	pc, [ip, #3780]!	; 0xec4

00001f44 <ferror@plt>:
    1f44:	add	ip, pc, #0, 12
    1f48:	add	ip, ip, #106496	; 0x1a000
    1f4c:	ldr	pc, [ip, #3772]!	; 0xebc

00001f50 <strndup@plt>:
    1f50:			; <UNDEFINED> instruction: 0xe7fd4778
    1f54:	add	ip, pc, #0, 12
    1f58:	add	ip, ip, #106496	; 0x1a000
    1f5c:	ldr	pc, [ip, #3760]!	; 0xeb0

00001f60 <__openat64_2@plt>:
    1f60:	add	ip, pc, #0, 12
    1f64:	add	ip, ip, #106496	; 0x1a000
    1f68:	ldr	pc, [ip, #3752]!	; 0xea8

00001f6c <_exit@plt>:
    1f6c:	add	ip, pc, #0, 12
    1f70:	add	ip, ip, #106496	; 0x1a000
    1f74:	ldr	pc, [ip, #3744]!	; 0xea0

00001f78 <scols_table_set_column_separator@plt>:
    1f78:	add	ip, pc, #0, 12
    1f7c:	add	ip, ip, #106496	; 0x1a000
    1f80:	ldr	pc, [ip, #3736]!	; 0xe98

00001f84 <__vsnprintf_chk@plt>:
    1f84:	add	ip, pc, #0, 12
    1f88:	add	ip, ip, #106496	; 0x1a000
    1f8c:	ldr	pc, [ip, #3728]!	; 0xe90

00001f90 <memcpy@plt>:
    1f90:	add	ip, pc, #0, 12
    1f94:	add	ip, ip, #106496	; 0x1a000
    1f98:	ldr	pc, [ip, #3720]!	; 0xe88

00001f9c <__strtoull_internal@plt>:
    1f9c:	add	ip, pc, #0, 12
    1fa0:	add	ip, ip, #106496	; 0x1a000
    1fa4:	ldr	pc, [ip, #3712]!	; 0xe80

00001fa8 <time@plt>:
    1fa8:	add	ip, pc, #0, 12
    1fac:	add	ip, ip, #106496	; 0x1a000
    1fb0:	ldr	pc, [ip, #3704]!	; 0xe78

00001fb4 <dcgettext@plt>:
    1fb4:	add	ip, pc, #0, 12
    1fb8:	add	ip, ip, #106496	; 0x1a000
    1fbc:	ldr	pc, [ip, #3696]!	; 0xe70

00001fc0 <__isoc99_vfscanf@plt>:
    1fc0:	add	ip, pc, #0, 12
    1fc4:	add	ip, ip, #106496	; 0x1a000
    1fc8:	ldr	pc, [ip, #3688]!	; 0xe68

00001fcc <strdup@plt>:
    1fcc:			; <UNDEFINED> instruction: 0xe7fd4778
    1fd0:	add	ip, pc, #0, 12
    1fd4:	add	ip, ip, #106496	; 0x1a000
    1fd8:	ldr	pc, [ip, #3676]!	; 0xe5c

00001fdc <__stack_chk_fail@plt>:
    1fdc:	add	ip, pc, #0, 12
    1fe0:	add	ip, ip, #106496	; 0x1a000
    1fe4:	ldr	pc, [ip, #3668]!	; 0xe54

00001fe8 <msgctl@plt>:
    1fe8:	add	ip, pc, #0, 12
    1fec:	add	ip, ip, #106496	; 0x1a000
    1ff0:	ldr	pc, [ip, #3660]!	; 0xe4c

00001ff4 <strptime@plt>:
    1ff4:	add	ip, pc, #0, 12
    1ff8:	add	ip, ip, #106496	; 0x1a000
    1ffc:	ldr	pc, [ip, #3652]!	; 0xe44

00002000 <dup@plt>:
    2000:	add	ip, pc, #0, 12
    2004:	add	ip, ip, #106496	; 0x1a000
    2008:	ldr	pc, [ip, #3644]!	; 0xe3c

0000200c <localtime_r@plt>:
    200c:	add	ip, pc, #0, 12
    2010:	add	ip, ip, #106496	; 0x1a000
    2014:	ldr	pc, [ip, #3636]!	; 0xe34

00002018 <textdomain@plt>:
    2018:	add	ip, pc, #0, 12
    201c:	add	ip, ip, #106496	; 0x1a000
    2020:	ldr	pc, [ip, #3628]!	; 0xe2c

00002024 <err@plt>:
    2024:	add	ip, pc, #0, 12
    2028:	add	ip, ip, #106496	; 0x1a000
    202c:	ldr	pc, [ip, #3620]!	; 0xe24

00002030 <geteuid@plt>:
    2030:	add	ip, pc, #0, 12
    2034:	add	ip, ip, #106496	; 0x1a000
    2038:	ldr	pc, [ip, #3612]!	; 0xe1c

0000203c <__fxstatat64@plt>:
    203c:	add	ip, pc, #0, 12
    2040:	add	ip, ip, #106496	; 0x1a000
    2044:	ldr	pc, [ip, #3604]!	; 0xe14

00002048 <readlink@plt>:
    2048:			; <UNDEFINED> instruction: 0xe7fd4778
    204c:	add	ip, pc, #0, 12
    2050:	add	ip, ip, #106496	; 0x1a000
    2054:	ldr	pc, [ip, #3592]!	; 0xe08

00002058 <getegid@plt>:
    2058:	add	ip, pc, #0, 12
    205c:	add	ip, ip, #106496	; 0x1a000
    2060:	ldr	pc, [ip, #3584]!	; 0xe00

00002064 <mkostemp64@plt>:
    2064:			; <UNDEFINED> instruction: 0xe7fd4778
    2068:	add	ip, pc, #0, 12
    206c:	add	ip, ip, #106496	; 0x1a000
    2070:	ldr	pc, [ip, #3572]!	; 0xdf4

00002074 <strtoll@plt>:
    2074:	add	ip, pc, #0, 12
    2078:	add	ip, ip, #106496	; 0x1a000
    207c:	ldr	pc, [ip, #3564]!	; 0xdec

00002080 <scols_new_table@plt>:
    2080:	add	ip, pc, #0, 12
    2084:	add	ip, ip, #106496	; 0x1a000
    2088:	ldr	pc, [ip, #3556]!	; 0xde4

0000208c <strcpy@plt>:
    208c:	add	ip, pc, #0, 12
    2090:	add	ip, ip, #106496	; 0x1a000
    2094:	ldr	pc, [ip, #3548]!	; 0xddc

00002098 <gettimeofday@plt>:
    2098:	add	ip, pc, #0, 12
    209c:	add	ip, ip, #106496	; 0x1a000
    20a0:	ldr	pc, [ip, #3540]!	; 0xdd4

000020a4 <scols_table_enable_export@plt>:
    20a4:	add	ip, pc, #0, 12
    20a8:	add	ip, ip, #106496	; 0x1a000
    20ac:	ldr	pc, [ip, #3532]!	; 0xdcc

000020b0 <__fpending@plt>:
    20b0:	add	ip, pc, #0, 12
    20b4:	add	ip, ip, #106496	; 0x1a000
    20b8:	ldr	pc, [ip, #3524]!	; 0xdc4

000020bc <shmctl@plt>:
    20bc:	add	ip, pc, #0, 12
    20c0:	add	ip, ip, #106496	; 0x1a000
    20c4:	ldr	pc, [ip, #3516]!	; 0xdbc

000020c8 <scols_line_set_userdata@plt>:
    20c8:	add	ip, pc, #0, 12
    20cc:	add	ip, ip, #106496	; 0x1a000
    20d0:	ldr	pc, [ip, #3508]!	; 0xdb4

000020d4 <opendir@plt>:
    20d4:	add	ip, pc, #0, 12
    20d8:	add	ip, ip, #106496	; 0x1a000
    20dc:	ldr	pc, [ip, #3500]!	; 0xdac

000020e0 <open64@plt>:
    20e0:	add	ip, pc, #0, 12
    20e4:	add	ip, ip, #106496	; 0x1a000
    20e8:	ldr	pc, [ip, #3492]!	; 0xda4

000020ec <__asprintf_chk@plt>:
    20ec:	add	ip, pc, #0, 12
    20f0:	add	ip, ip, #106496	; 0x1a000
    20f4:	ldr	pc, [ip, #3484]!	; 0xd9c

000020f8 <getenv@plt>:
    20f8:	add	ip, pc, #0, 12
    20fc:	add	ip, ip, #106496	; 0x1a000
    2100:	ldr	pc, [ip, #3476]!	; 0xd94

00002104 <malloc@plt>:
    2104:	add	ip, pc, #0, 12
    2108:	add	ip, ip, #106496	; 0x1a000
    210c:	ldr	pc, [ip, #3468]!	; 0xd8c

00002110 <__libc_start_main@plt>:
    2110:	add	ip, pc, #0, 12
    2114:	add	ip, ip, #106496	; 0x1a000
    2118:	ldr	pc, [ip, #3460]!	; 0xd84

0000211c <readlinkat@plt>:
    211c:			; <UNDEFINED> instruction: 0xe7fd4778
    2120:	add	ip, pc, #0, 12
    2124:	add	ip, ip, #106496	; 0x1a000
    2128:	ldr	pc, [ip, #3448]!	; 0xd78

0000212c <scols_table_new_line@plt>:
    212c:	add	ip, pc, #0, 12
    2130:	add	ip, ip, #106496	; 0x1a000
    2134:	ldr	pc, [ip, #3440]!	; 0xd70

00002138 <strftime@plt>:
    2138:	add	ip, pc, #0, 12
    213c:	add	ip, ip, #106496	; 0x1a000
    2140:	ldr	pc, [ip, #3432]!	; 0xd68

00002144 <scols_unref_table@plt>:
    2144:	add	ip, pc, #0, 12
    2148:	add	ip, ip, #106496	; 0x1a000
    214c:	ldr	pc, [ip, #3424]!	; 0xd60

00002150 <__vfprintf_chk@plt>:
    2150:	add	ip, pc, #0, 12
    2154:	add	ip, ip, #106496	; 0x1a000
    2158:	ldr	pc, [ip, #3416]!	; 0xd58

0000215c <getdtablesize@plt>:
    215c:			; <UNDEFINED> instruction: 0xe7fd4778
    2160:	add	ip, pc, #0, 12
    2164:	add	ip, ip, #106496	; 0x1a000
    2168:	ldr	pc, [ip, #3404]!	; 0xd4c

0000216c <__ctype_tolower_loc@plt>:
    216c:	add	ip, pc, #0, 12
    2170:	add	ip, ip, #106496	; 0x1a000
    2174:	ldr	pc, [ip, #3396]!	; 0xd44

00002178 <__gmon_start__@plt>:
    2178:	add	ip, pc, #0, 12
    217c:	add	ip, ip, #106496	; 0x1a000
    2180:	ldr	pc, [ip, #3388]!	; 0xd3c

00002184 <getopt_long@plt>:
    2184:	add	ip, pc, #0, 12
    2188:	add	ip, ip, #106496	; 0x1a000
    218c:	ldr	pc, [ip, #3380]!	; 0xd34

00002190 <__ctype_b_loc@plt>:
    2190:	add	ip, pc, #0, 12
    2194:	add	ip, ip, #106496	; 0x1a000
    2198:	ldr	pc, [ip, #3372]!	; 0xd2c

0000219c <getpid@plt>:
    219c:	add	ip, pc, #0, 12
    21a0:	add	ip, ip, #106496	; 0x1a000
    21a4:	ldr	pc, [ip, #3364]!	; 0xd24

000021a8 <exit@plt>:
    21a8:	add	ip, pc, #0, 12
    21ac:	add	ip, ip, #106496	; 0x1a000
    21b0:	ldr	pc, [ip, #3356]!	; 0xd1c

000021b4 <syscall@plt>:
    21b4:	add	ip, pc, #0, 12
    21b8:	add	ip, ip, #106496	; 0x1a000
    21bc:	ldr	pc, [ip, #3348]!	; 0xd14

000021c0 <feof@plt>:
    21c0:	add	ip, pc, #0, 12
    21c4:	add	ip, ip, #106496	; 0x1a000
    21c8:	ldr	pc, [ip, #3340]!	; 0xd0c

000021cc <strtoul@plt>:
    21cc:	add	ip, pc, #0, 12
    21d0:	add	ip, ip, #106496	; 0x1a000
    21d4:	ldr	pc, [ip, #3332]!	; 0xd04

000021d8 <strlen@plt>:
    21d8:	add	ip, pc, #0, 12
    21dc:	add	ip, ip, #106496	; 0x1a000
    21e0:	ldr	pc, [ip, #3324]!	; 0xcfc

000021e4 <strchr@plt>:
    21e4:	add	ip, pc, #0, 12
    21e8:	add	ip, ip, #106496	; 0x1a000
    21ec:	ldr	pc, [ip, #3316]!	; 0xcf4

000021f0 <openat64@plt>:
    21f0:	add	ip, pc, #0, 12
    21f4:	add	ip, ip, #106496	; 0x1a000
    21f8:	ldr	pc, [ip, #3308]!	; 0xcec

000021fc <warnx@plt>:
    21fc:	add	ip, pc, #0, 12
    2200:	add	ip, ip, #106496	; 0x1a000
    2204:	ldr	pc, [ip, #3300]!	; 0xce4

00002208 <getpagesize@plt>:
    2208:	add	ip, pc, #0, 12
    220c:	add	ip, ip, #106496	; 0x1a000
    2210:	ldr	pc, [ip, #3292]!	; 0xcdc

00002214 <__open64_2@plt>:
    2214:	add	ip, pc, #0, 12
    2218:	add	ip, ip, #106496	; 0x1a000
    221c:	ldr	pc, [ip, #3284]!	; 0xcd4

00002220 <scols_line_get_cell@plt>:
    2220:	add	ip, pc, #0, 12
    2224:	add	ip, ip, #106496	; 0x1a000
    2228:	ldr	pc, [ip, #3276]!	; 0xccc

0000222c <__errno_location@plt>:
    222c:	add	ip, pc, #0, 12
    2230:	add	ip, ip, #106496	; 0x1a000
    2234:	ldr	pc, [ip, #3268]!	; 0xcc4

00002238 <strncasecmp@plt>:
    2238:	add	ip, pc, #0, 12
    223c:	add	ip, ip, #106496	; 0x1a000
    2240:	ldr	pc, [ip, #3260]!	; 0xcbc

00002244 <scols_table_next_column@plt>:
    2244:	add	ip, pc, #0, 12
    2248:	add	ip, ip, #106496	; 0x1a000
    224c:	ldr	pc, [ip, #3252]!	; 0xcb4

00002250 <__sprintf_chk@plt>:
    2250:	add	ip, pc, #0, 12
    2254:	add	ip, ip, #106496	; 0x1a000
    2258:	ldr	pc, [ip, #3244]!	; 0xcac

0000225c <__cxa_atexit@plt>:
    225c:			; <UNDEFINED> instruction: 0xe7fd4778
    2260:	add	ip, pc, #0, 12
    2264:	add	ip, ip, #106496	; 0x1a000
    2268:	ldr	pc, [ip, #3232]!	; 0xca0

0000226c <__isoc99_sscanf@plt>:
    226c:	add	ip, pc, #0, 12
    2270:	add	ip, ip, #106496	; 0x1a000
    2274:	ldr	pc, [ip, #3224]!	; 0xc98

00002278 <__vasprintf_chk@plt>:
    2278:	add	ip, pc, #0, 12
    227c:	add	ip, ip, #106496	; 0x1a000
    2280:	ldr	pc, [ip, #3216]!	; 0xc90

00002284 <mkdir@plt>:
    2284:	add	ip, pc, #0, 12
    2288:	add	ip, ip, #106496	; 0x1a000
    228c:	ldr	pc, [ip, #3208]!	; 0xc88

00002290 <getgid@plt>:
    2290:	add	ip, pc, #0, 12
    2294:	add	ip, ip, #106496	; 0x1a000
    2298:	ldr	pc, [ip, #3200]!	; 0xc80

0000229c <__sched_cpufree@plt>:
    229c:			; <UNDEFINED> instruction: 0xe7fd4778
    22a0:	add	ip, pc, #0, 12
    22a4:	add	ip, ip, #106496	; 0x1a000
    22a8:	ldr	pc, [ip, #3188]!	; 0xc74

000022ac <memset@plt>:
    22ac:	add	ip, pc, #0, 12
    22b0:	add	ip, ip, #106496	; 0x1a000
    22b4:	ldr	pc, [ip, #3180]!	; 0xc6c

000022b8 <strncpy@plt>:
    22b8:	add	ip, pc, #0, 12
    22bc:	add	ip, ip, #106496	; 0x1a000
    22c0:	ldr	pc, [ip, #3172]!	; 0xc64

000022c4 <scols_cell_get_data@plt>:
    22c4:	add	ip, pc, #0, 12
    22c8:	add	ip, ip, #106496	; 0x1a000
    22cc:	ldr	pc, [ip, #3164]!	; 0xc5c

000022d0 <fgetc@plt>:
    22d0:	add	ip, pc, #0, 12
    22d4:	add	ip, ip, #106496	; 0x1a000
    22d8:	ldr	pc, [ip, #3156]!	; 0xc54

000022dc <__printf_chk@plt>:
    22dc:	add	ip, pc, #0, 12
    22e0:	add	ip, ip, #106496	; 0x1a000
    22e4:	ldr	pc, [ip, #3148]!	; 0xc4c

000022e8 <strtod@plt>:
    22e8:	add	ip, pc, #0, 12
    22ec:	add	ip, ip, #106496	; 0x1a000
    22f0:	ldr	pc, [ip, #3140]!	; 0xc44

000022f4 <write@plt>:
    22f4:	add	ip, pc, #0, 12
    22f8:	add	ip, ip, #106496	; 0x1a000
    22fc:	ldr	pc, [ip, #3132]!	; 0xc3c

00002300 <__sched_cpualloc@plt>:
    2300:	add	ip, pc, #0, 12
    2304:	add	ip, ip, #106496	; 0x1a000
    2308:	ldr	pc, [ip, #3124]!	; 0xc34

0000230c <asctime_r@plt>:
    230c:	add	ip, pc, #0, 12
    2310:	add	ip, ip, #106496	; 0x1a000
    2314:	ldr	pc, [ip, #3116]!	; 0xc2c

00002318 <scols_table_enable_json@plt>:
    2318:	add	ip, pc, #0, 12
    231c:	add	ip, ip, #106496	; 0x1a000
    2320:	ldr	pc, [ip, #3108]!	; 0xc24

00002324 <__fprintf_chk@plt>:
    2324:			; <UNDEFINED> instruction: 0xe7fd4778
    2328:	add	ip, pc, #0, 12
    232c:	add	ip, ip, #106496	; 0x1a000
    2330:	ldr	pc, [ip, #3096]!	; 0xc18

00002334 <access@plt>:
    2334:	add	ip, pc, #0, 12
    2338:	add	ip, ip, #106496	; 0x1a000
    233c:	ldr	pc, [ip, #3088]!	; 0xc10

00002340 <scols_line_get_userdata@plt>:
    2340:	add	ip, pc, #0, 12
    2344:	add	ip, ip, #106496	; 0x1a000
    2348:	ldr	pc, [ip, #3080]!	; 0xc08

0000234c <fclose@plt>:
    234c:	add	ip, pc, #0, 12
    2350:	add	ip, ip, #106496	; 0x1a000
    2354:	ldr	pc, [ip, #3072]!	; 0xc00

00002358 <fcntl64@plt>:
    2358:	add	ip, pc, #0, 12
    235c:	add	ip, ip, #106496	; 0x1a000
    2360:	ldr	pc, [ip, #3064]!	; 0xbf8

00002364 <semctl@plt>:
    2364:	add	ip, pc, #0, 12
    2368:	add	ip, ip, #106496	; 0x1a000
    236c:	ldr	pc, [ip, #3056]!	; 0xbf0

00002370 <setlocale@plt>:
    2370:	add	ip, pc, #0, 12
    2374:	add	ip, ip, #106496	; 0x1a000
    2378:	ldr	pc, [ip, #3048]!	; 0xbe8

0000237c <scols_table_get_line@plt>:
    237c:	add	ip, pc, #0, 12
    2380:	add	ip, ip, #106496	; 0x1a000
    2384:	ldr	pc, [ip, #3040]!	; 0xbe0

00002388 <errx@plt>:
    2388:	add	ip, pc, #0, 12
    238c:	add	ip, ip, #106496	; 0x1a000
    2390:	ldr	pc, [ip, #3032]!	; 0xbd8

00002394 <strrchr@plt>:
    2394:	add	ip, pc, #0, 12
    2398:	add	ip, ip, #106496	; 0x1a000
    239c:	ldr	pc, [ip, #3024]!	; 0xbd0

000023a0 <warn@plt>:
    23a0:	add	ip, pc, #0, 12
    23a4:	add	ip, ip, #106496	; 0x1a000
    23a8:	ldr	pc, [ip, #3016]!	; 0xbc8

000023ac <scols_print_table@plt>:
    23ac:	add	ip, pc, #0, 12
    23b0:	add	ip, ip, #106496	; 0x1a000
    23b4:	ldr	pc, [ip, #3008]!	; 0xbc0

000023b8 <fputc@plt>:
    23b8:	add	ip, pc, #0, 12
    23bc:	add	ip, ip, #106496	; 0x1a000
    23c0:	ldr	pc, [ip, #3000]!	; 0xbb8

000023c4 <localeconv@plt>:
    23c4:	add	ip, pc, #0, 12
    23c8:	add	ip, ip, #106496	; 0x1a000
    23cc:	ldr	pc, [ip, #2992]!	; 0xbb0

000023d0 <sprintf@plt>:
    23d0:	add	ip, pc, #0, 12
    23d4:	add	ip, ip, #106496	; 0x1a000
    23d8:	ldr	pc, [ip, #2984]!	; 0xba8

000023dc <readdir64@plt>:
    23dc:	add	ip, pc, #0, 12
    23e0:	add	ip, ip, #106496	; 0x1a000
    23e4:	ldr	pc, [ip, #2976]!	; 0xba0

000023e8 <fdopendir@plt>:
    23e8:	add	ip, pc, #0, 12
    23ec:	add	ip, ip, #106496	; 0x1a000
    23f0:	ldr	pc, [ip, #2968]!	; 0xb98

000023f4 <scols_new_iter@plt>:
    23f4:	add	ip, pc, #0, 12
    23f8:	add	ip, ip, #106496	; 0x1a000
    23fc:	ldr	pc, [ip, #2960]!	; 0xb90

00002400 <dirfd@plt>:
    2400:	add	ip, pc, #0, 12
    2404:	add	ip, ip, #106496	; 0x1a000
    2408:	ldr	pc, [ip, #2952]!	; 0xb88

0000240c <__strtoll_internal@plt>:
    240c:	add	ip, pc, #0, 12
    2410:	add	ip, ip, #106496	; 0x1a000
    2414:	ldr	pc, [ip, #2944]!	; 0xb80

00002418 <fopen64@plt>:
    2418:	add	ip, pc, #0, 12
    241c:	add	ip, ip, #106496	; 0x1a000
    2420:	ldr	pc, [ip, #2936]!	; 0xb78

00002424 <bindtextdomain@plt>:
    2424:	add	ip, pc, #0, 12
    2428:	add	ip, ip, #106496	; 0x1a000
    242c:	ldr	pc, [ip, #2928]!	; 0xb70

00002430 <umask@plt>:
    2430:	add	ip, pc, #0, 12
    2434:	add	ip, ip, #106496	; 0x1a000
    2438:	ldr	pc, [ip, #2920]!	; 0xb68

0000243c <fputs@plt>:
    243c:	add	ip, pc, #0, 12
    2440:	add	ip, ip, #106496	; 0x1a000
    2444:	ldr	pc, [ip, #2912]!	; 0xb60

00002448 <strncmp@plt>:
    2448:	add	ip, pc, #0, 12
    244c:	add	ip, ip, #106496	; 0x1a000
    2450:	ldr	pc, [ip, #2904]!	; 0xb58

00002454 <abort@plt>:
    2454:	add	ip, pc, #0, 12
    2458:	add	ip, ip, #106496	; 0x1a000
    245c:	ldr	pc, [ip, #2896]!	; 0xb50

00002460 <close@plt>:
    2460:	add	ip, pc, #0, 12
    2464:	add	ip, ip, #106496	; 0x1a000
    2468:	ldr	pc, [ip, #2888]!	; 0xb48

0000246c <closedir@plt>:
    246c:	add	ip, pc, #0, 12
    2470:	add	ip, ip, #106496	; 0x1a000
    2474:	ldr	pc, [ip, #2880]!	; 0xb40

00002478 <getgrgid@plt>:
    2478:	add	ip, pc, #0, 12
    247c:	add	ip, ip, #106496	; 0x1a000
    2480:	ldr	pc, [ip, #2872]!	; 0xb38

00002484 <__snprintf_chk@plt>:
    2484:	add	ip, pc, #0, 12
    2488:	add	ip, ip, #106496	; 0x1a000
    248c:	ldr	pc, [ip, #2864]!	; 0xb30

00002490 <scols_init_debug@plt>:
    2490:	add	ip, pc, #0, 12
    2494:	add	ip, ip, #106496	; 0x1a000
    2498:	ldr	pc, [ip, #2856]!	; 0xb28

0000249c <strspn@plt>:
    249c:	add	ip, pc, #0, 12
    24a0:	add	ip, ip, #106496	; 0x1a000
    24a4:	ldr	pc, [ip, #2848]!	; 0xb20

000024a8 <__assert_fail@plt>:
    24a8:	add	ip, pc, #0, 12
    24ac:	add	ip, ip, #106496	; 0x1a000
    24b0:	ldr	pc, [ip, #2840]!	; 0xb18

Disassembly of section .text:

000024b8 <.text>:
    24b8:	svcmi	0x00f0e92d
    24bc:	stc	6, cr4, [sp, #-16]!
    24c0:	strmi	r8, [sp], -r4, lsl #22
    24c4:	stclcs	8, cr15, [r4], {223}	; 0xdf
    24c8:			; <UNDEFINED> instruction: 0xf8df2001
    24cc:	smlabtcs	r8, r4, ip, r3
    24d0:	adcslt	r4, r7, sl, ror r4
    24d4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    24d8:			; <UNDEFINED> instruction: 0xf04f9335
    24dc:			; <UNDEFINED> instruction: 0xf7ff0300
    24e0:			; <UNDEFINED> instruction: 0xf8dfeca0
    24e4:	ldrbtmi	r3, [fp], #-3248	; 0xfffff350
    24e8:	ldmdblt	r0!, {r0, r1, r2, r8, r9, ip, pc}
    24ec:	stcne	8, cr15, [r8], #892	; 0x37c
    24f0:	andcs	r2, r1, r8, lsl #4
    24f4:			; <UNDEFINED> instruction: 0xf7ff4479
    24f8:			; <UNDEFINED> instruction: 0xf8dfed96
    24fc:	svcge	0x00301ca0
    2500:	ldchi	8, cr15, [ip], {223}	; 0xdf
    2504:	ldrbtmi	r4, [r9], #-1666	; 0xfffff97e
    2508:	strcs	r2, [r0], -r6
    250c:	ldrshtvs	r4, [lr], #-72	; 0xffffffb8
    2510:			; <UNDEFINED> instruction: 0x963046b1
    2514:			; <UNDEFINED> instruction: 0x960c60be
    2518:			; <UNDEFINED> instruction: 0x960e60fe
    251c:			; <UNDEFINED> instruction: 0xf7ff613e
    2520:			; <UNDEFINED> instruction: 0xf8dfef28
    2524:	strbmi	r1, [r0], -r0, lsl #25
    2528:	ldcllt	8, cr15, [ip], #-892	; 0xfffffc84
    252c:			; <UNDEFINED> instruction: 0xf7ff4479
    2530:			; <UNDEFINED> instruction: 0x4640ef7a
    2534:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    2538:	ldcleq	8, cr15, [r0], #-892	; 0xfffffc84
    253c:	ldclhi	8, cr15, [r0], #-892	; 0xfffffc84
    2540:	ldrbtmi	r4, [r8], #-1275	; 0xfffffb05
    2544:			; <UNDEFINED> instruction: 0xf99af008
    2548:	mulcc	r4, sl, r8
    254c:			; <UNDEFINED> instruction: 0x960d4630
    2550:	movwne	pc, #21350	; 0x5366	; <UNPREDICTABLE>
    2554:	mrrcvs	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    2558:			; <UNDEFINED> instruction: 0xf88a44f8
    255c:	ldrbtmi	r3, [lr], #-4
    2560:	svc	0x0096f7ff
    2564:	strvs	pc, [r8], r6, lsl #10
    2568:	mvnscc	pc, #79	; 0x4f
    256c:	stmdbls	r9, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2570:	eorls	pc, ip, sp, asr #17
    2574:	andcs	r9, r0, #8, 6	; 0x20000000
    2578:	andls	r4, r0, #53477376	; 0x3300000
    257c:	strbmi	r4, [r2], -r9, lsr #12
    2580:			; <UNDEFINED> instruction: 0xf7ff4620
    2584:	mcrrne	14, 0, lr, r3, cr0
    2588:	addhi	pc, r3, #0
    258c:	stcle	8, cr2, [r0, #-292]!	; 0xfffffedc
    2590:	ldfeqd	f7, [r0], {11}
    2594:	movtcs	r4, #42554	; 0xa63a
    2598:	svclt	0x00a84298
    259c:	blle	31413c <__assert_fail@plt+0x311c94>
    25a0:	subsle	r4, r5, r3, lsl #5
    25a4:	svccc	0x0004f85e
    25a8:	svclt	0x00b44298
    25ac:	mrscs	r2, (UNDEF: 17)
    25b0:	svclt	0x00082b00
    25b4:	stmdbcs	r0, {r8, sp}
    25b8:			; <UNDEFINED> instruction: 0xf85cd1f2
    25bc:	andcc	r3, r4, #64, 30	; 0x100
    25c0:	svclt	0x00b44298
    25c4:	mrscs	r2, (UNDEF: 17)
    25c8:	svclt	0x00082b00
    25cc:	stmdbcs	r0, {r8, sp}
    25d0:	stmdacc	sl, {r1, r5, r6, r7, r8, ip, lr, pc}^
    25d4:	vtst.8	d2, d0, d24
    25d8:	ldm	pc, {r0, r2, r5, r7, r8, r9, pc}^	; <UNPREDICTABLE>
    25dc:	subseq	pc, r0, #16
    25e0:			; <UNDEFINED> instruction: 0x03a303a3
    25e4:			; <UNDEFINED> instruction: 0x03a303a3
    25e8:	subeq	r0, r9, #-1946157054	; 0x8c000002
    25ec:			; <UNDEFINED> instruction: 0x03a303a3
    25f0:			; <UNDEFINED> instruction: 0x03a303a3
    25f4:	eorseq	r0, r3, #-1946157054	; 0x8c000002
    25f8:			; <UNDEFINED> instruction: 0x03a303a3
    25fc:			; <UNDEFINED> instruction: 0x03a303a3
    2600:			; <UNDEFINED> instruction: 0x03a303a3
    2604:			; <UNDEFINED> instruction: 0x03a303a3
    2608:			; <UNDEFINED> instruction: 0x03a303a3
    260c:	eoreq	r0, ip, #-1946157054	; 0x8c000002
    2610:			; <UNDEFINED> instruction: 0x03a30254
    2614:			; <UNDEFINED> instruction: 0x03a30228
    2618:			; <UNDEFINED> instruction: 0x03bb0225
    261c:			; <UNDEFINED> instruction: 0x03a3020f
    2620:	andeq	r0, fp, #-1946157054	; 0x8c000002
    2624:	cmneq	r7, fp, ror r1
    2628:			; <UNDEFINED> instruction: 0x03a30170
    262c:	tsteq	r1, r5, lsl #2
    2630:	subseq	r0, r7, #188	; 0xbc
    2634:			; <UNDEFINED> instruction: 0x03a303a3
    2638:			; <UNDEFINED> instruction: 0x03a303a3
    263c:			; <UNDEFINED> instruction: 0x03a303a3
    2640:			; <UNDEFINED> instruction: 0x03a303a3
    2644:			; <UNDEFINED> instruction: 0x03a303a3
    2648:	adcseq	r0, r5, r3, lsr #7
    264c:	rsbseq	r0, pc, lr, lsr #1
    2650:	stmdblt	r9, {r0, r4, fp, sp, lr}
    2654:			; <UNDEFINED> instruction: 0xe7b06010
    2658:	adcle	r4, lr, fp, lsl #5
    265c:	blcc	16409e0 <__assert_fail@plt+0x163e538>
    2660:	sfmls	f2, 4, [r7, #-20]	; 0xffffffec
    2664:			; <UNDEFINED> instruction: 0xf8df2000
    2668:			; <UNDEFINED> instruction: 0xf1ac1b54
    266c:			; <UNDEFINED> instruction: 0xf10c0404
    2670:			; <UNDEFINED> instruction: 0xf8df0838
    2674:	stmiapl	sp!, {r2, r3, r6, r8, r9, fp, ip, sp, lr}^
    2678:			; <UNDEFINED> instruction: 0xf8df4479
    267c:	ldrbtmi	r9, [pc], #-2888	; 2684 <__assert_fail@plt+0x1dc>
    2680:			; <UNDEFINED> instruction: 0xf7ff682e
    2684:	stmdbls	r7, {r3, r4, r7, sl, fp, sp, lr, pc}
    2688:			; <UNDEFINED> instruction: 0xf8df44f9
    268c:	stmiapl	fp, {r2, r3, r4, r5, r8, r9, fp, ip, sp}^
    2690:	ldmdavs	fp, {r0, r8, sp}
    2694:	ldrtmi	r4, [r0], -r2, lsl #12
    2698:	mcr	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    269c:	blvs	b40a20 <__assert_fail@plt+0xb3e578>
    26a0:			; <UNDEFINED> instruction: 0xf854447e
    26a4:	orrslt	r0, r0, r4, lsl #30
    26a8:	addvs	pc, r8, #29360128	; 0x1c00000
    26ac:	and	r4, r4, r3, lsr r6
    26b0:	svccc	0x0010f852
    26b4:			; <UNDEFINED> instruction: 0xf0002b00
    26b8:	ldmvs	r1, {r2, r4, r5, r7, r8, r9, pc}^
    26bc:	mvnsle	r4, r8, lsl #5
    26c0:	strbmi	r6, [sl], -r8, lsr #16
    26c4:			; <UNDEFINED> instruction: 0xf7ff2101
    26c8:	strbmi	lr, [r4, #-3632]	; 0xfffff1d0
    26cc:	stmdavs	r9!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    26d0:			; <UNDEFINED> instruction: 0xf7ff200a
    26d4:	andcs	lr, r1, r2, ror lr
    26d8:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    26dc:	bcc	ffc40a60 <__assert_fail@plt+0xffc3e5b8>
    26e0:			; <UNDEFINED> instruction: 0xf8df9a07
    26e4:	ldmpl	r3, {r4, r5, r6, r7, r9, fp}^
    26e8:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    26ec:			; <UNDEFINED> instruction: 0xf7ff910f
    26f0:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    26f4:	cmnhi	sp, #0	; <UNPREDICTABLE>
    26f8:	beq	ff740a7c <__assert_fail@plt+0xff73e5d4>
    26fc:	ldrbtmi	r9, [r8], #-2319	; 0xfffff6f1
    2700:	bl	feb40704 <__assert_fail@plt+0xfeb3e25c>
    2704:			; <UNDEFINED> instruction: 0xf0002800
    2708:			; <UNDEFINED> instruction: 0xf8df8373
    270c:	stmdbls	pc, {r4, r6, r7, r9, fp}	; <UNPREDICTABLE>
    2710:			; <UNDEFINED> instruction: 0xf7ff4478
    2714:	stmdbls	pc, {r2, r5, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2718:			; <UNDEFINED> instruction: 0xf0012800
    271c:	smlabtls	r7, r6, r1, r8
    2720:			; <UNDEFINED> instruction: 0xf8df2205
    2724:			; <UNDEFINED> instruction: 0x20001abc
    2728:			; <UNDEFINED> instruction: 0xf7ff4479
    272c:	blls	1fd844 <__assert_fail@plt+0x1fb39c>
    2730:			; <UNDEFINED> instruction: 0x4601461a
    2734:			; <UNDEFINED> instruction: 0xf7ff2001
    2738:			; <UNDEFINED> instruction: 0xf89aee28
    273c:			; <UNDEFINED> instruction: 0xf0433004
    2740:			; <UNDEFINED> instruction: 0xf88a0301
    2744:	ldr	r3, [r6, -r4]
    2748:	mulcc	r4, sl, r8
    274c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    2750:	andcc	pc, r4, sl, lsl #17
    2754:			; <UNDEFINED> instruction: 0xf8dfe70f
    2758:	ldrbtmi	r3, [fp], #-2700	; 0xfffff574
    275c:	bcs	10dc9cc <__assert_fail@plt+0x10da524>
    2760:	tsteq	r1, r2, lsl #2	; <UNPREDICTABLE>
    2764:	vqadd.s8	d6, d17, d9
    2768:	bl	e3398 <__assert_fail@plt+0xe0ef0>
    276c:	stmdbcs	r3, {r1, r7}^
    2770:	stfeqd	f7, [r2], {2}
    2774:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2778:	andgt	pc, r8, r3, asr #17
    277c:	and	pc, ip, r0, asr #17
    2780:	rscshi	pc, sp, #268435456	; 0x10000000
    2784:	orreq	lr, r1, r3, lsl #22
    2788:	svceq	0x0043f1bc
    278c:	andeq	pc, r3, r2, lsl #2
    2790:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    2794:			; <UNDEFINED> instruction: 0xf8c16098
    2798:	vhadd.s8	d14, d1, d12
    279c:	bl	e3364 <__assert_fail@plt+0xe0ebc>
    27a0:	stmdacs	r3, {r2, r3, r7, sl, fp}^
    27a4:	tsteq	r4, r2, lsl #2	; <UNPREDICTABLE>
    27a8:	addsvs	r9, r9, r9, lsl #2
    27ac:	tsteq	r3, pc, asr #32	; <UNPREDICTABLE>
    27b0:	andne	pc, ip, ip, asr #17
    27b4:	rschi	pc, r3, #268435456	; 0x10000000
    27b8:	addeq	lr, r0, r3, lsl #22
    27bc:	addsvs	r3, sl, r5, lsl #4
    27c0:	sbcvs	r2, r2, r2, lsl #4
    27c4:	bcs	10e8ff0 <__assert_fail@plt+0x10e6b48>
    27c8:	sbcshi	pc, r9, #268435456	; 0x10000000
    27cc:	orreq	lr, r2, r3, lsl #22
    27d0:	eor	pc, r4, sp, asr #17
    27d4:	andsvs	r2, sl, fp, lsl r2
    27d8:	andscs	r6, ip, #202	; 0xca
    27dc:			; <UNDEFINED> instruction: 0xe6ca605a
    27e0:			; <UNDEFINED> instruction: 0xf8ca2303
    27e4:	strb	r3, [r6], r0
    27e8:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    27ec:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    27f0:			; <UNDEFINED> instruction: 0xf1022a43
    27f4:	addsvs	r0, r9, r1, lsl #2
    27f8:	sbchi	pc, r1, #268435456	; 0x10000000
    27fc:	addeq	lr, r2, r3, lsl #22
    2800:			; <UNDEFINED> instruction: 0xf1022943
    2804:			; <UNDEFINED> instruction: 0xf04f0c02
    2808:			; <UNDEFINED> instruction: 0xf8c30e00
    280c:			; <UNDEFINED> instruction: 0xf8c0c008
    2810:	vhadd.s8	d14, d1, d12
    2814:	bl	e32ec <__assert_fail@plt+0xe0e44>
    2818:			; <UNDEFINED> instruction: 0xf1bc0181
    281c:			; <UNDEFINED> instruction: 0xf1020f43
    2820:	andls	r0, fp, r3
    2824:			; <UNDEFINED> instruction: 0xf04f6098
    2828:	sbcvs	r0, r8, r1
    282c:	adchi	pc, r7, #268435456	; 0x10000000
    2830:	bl	e8864 <__assert_fail@plt+0xe63bc>
    2834:	ldcne	12, cr0, [r1, #-560]	; 0xfffffdd0
    2838:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    283c:	addsvs	r2, r9, r3, asr #16
    2840:	and	pc, ip, ip, asr #17
    2844:	addshi	pc, fp, #268435456	; 0x10000000
    2848:	addeq	lr, r0, r3, lsl #22
    284c:			; <UNDEFINED> instruction: 0xf1022943
    2850:			; <UNDEFINED> instruction: 0xf04f0c05
    2854:			; <UNDEFINED> instruction: 0xf8c30e02
    2858:			; <UNDEFINED> instruction: 0xf8c0c008
    285c:	vhadd.s8	d14, d1, d12
    2860:	bl	e32a0 <__assert_fail@plt+0xe0df8>
    2864:			; <UNDEFINED> instruction: 0xf1bc0181
    2868:			; <UNDEFINED> instruction: 0xf1020f43
    286c:			; <UNDEFINED> instruction: 0xf04f0006
    2870:	addsvs	r0, r8, sp, lsl #28
    2874:	and	pc, ip, r1, asr #17
    2878:	addhi	pc, r1, #268435456	; 0x10000000
    287c:	fstmiaxeq	ip, {d14}	;@ Deprecated
    2880:			; <UNDEFINED> instruction: 0xf1022843
    2884:	tstls	fp, r7, lsl #2
    2888:			; <UNDEFINED> instruction: 0xf04f6099
    288c:			; <UNDEFINED> instruction: 0xf8cc010e
    2890:	vhadd.s8	d1, d1, d12
    2894:	bl	e326c <__assert_fail@plt+0xe0dc4>
    2898:	andcc	r0, r8, #128	; 0x80
    289c:	andscs	r6, r1, #154	; 0x9a
    28a0:	bls	2dabb0 <__assert_fail@plt+0x2d8708>
    28a4:	vpmax.s8	q1, <illegal reg q0.5>, <illegal reg q1.5>
    28a8:	bl	e3258 <__assert_fail@plt+0xe0db0>
    28ac:			; <UNDEFINED> instruction: 0xf8c30182
    28b0:	andcs	lr, r1, #0
    28b4:	andscs	r9, r2, #-1342177280	; 0xb0000000
    28b8:	subsvs	r6, sl, sl, asr #1
    28bc:			; <UNDEFINED> instruction: 0xf8dfe65b
    28c0:	bls	1d0d08 <__assert_fail@plt+0x1ce860>
    28c4:			; <UNDEFINED> instruction: 0xf8d358d3
    28c8:	ldrb	r9, [r4], -r0
    28cc:			; <UNDEFINED> instruction: 0xf8ca2302
    28d0:	ldrb	r3, [r0], -r0
    28d4:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    28d8:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    28dc:			; <UNDEFINED> instruction: 0xf1022a43
    28e0:	addsvs	r0, r8, r1
    28e4:	subhi	pc, fp, #268435456	; 0x10000000
    28e8:	fstmiaxeq	r2, {d14}	;@ Deprecated
    28ec:			; <UNDEFINED> instruction: 0xf1022843
    28f0:			; <UNDEFINED> instruction: 0xf04f0102
    28f4:	addsvs	r0, r9, r0, lsl #28
    28f8:	and	pc, ip, ip, asr #17
    28fc:	eorshi	pc, pc, #268435456	; 0x10000000
    2900:	fstmiaxeq	r0, {d14}	;@ Deprecated
    2904:			; <UNDEFINED> instruction: 0xf1022943
    2908:			; <UNDEFINED> instruction: 0xf04f0003
    290c:	addsvs	r0, r8, r1, lsl #28
    2910:	and	pc, ip, ip, asr #17
    2914:	eorshi	pc, r3, #268435456	; 0x10000000
    2918:	fstmiaxeq	r1, {d14}	;@ Deprecated
    291c:			; <UNDEFINED> instruction: 0xf1022843
    2920:			; <UNDEFINED> instruction: 0xf04f0104
    2924:	addsvs	r0, r9, r3, lsl #28
    2928:	and	pc, ip, ip, asr #17
    292c:	eorhi	pc, r7, #268435456	; 0x10000000
    2930:	fstmiaxeq	r0, {d14}	;@ Deprecated
    2934:			; <UNDEFINED> instruction: 0xf1022943
    2938:			; <UNDEFINED> instruction: 0xf04f0005
    293c:	addsvs	r0, r8, r2, lsl #28
    2940:	and	pc, ip, ip, asr #17
    2944:	andshi	pc, fp, #268435456	; 0x10000000
    2948:	fstmiaxeq	r1, {d14}	;@ Deprecated
    294c:			; <UNDEFINED> instruction: 0xf1022843
    2950:			; <UNDEFINED> instruction: 0xf04f0106
    2954:	addsvs	r0, r9, r3, lsl lr
    2958:	and	pc, ip, ip, asr #17
    295c:	andhi	pc, pc, #268435456	; 0x10000000
    2960:	fstmiaxeq	r0, {d14}	;@ Deprecated
    2964:			; <UNDEFINED> instruction: 0xf1022943
    2968:			; <UNDEFINED> instruction: 0xf04f0007
    296c:	addsvs	r0, r8, r4, lsl lr
    2970:	and	pc, ip, ip, asr #17
    2974:	andhi	pc, r3, #268435456	; 0x10000000
    2978:	fstmiaxeq	r1, {d14}	;@ Deprecated
    297c:			; <UNDEFINED> instruction: 0xf1022843
    2980:			; <UNDEFINED> instruction: 0xf04f0108
    2984:	addsvs	r0, r9, r5, lsl lr
    2988:	and	pc, ip, ip, asr #17
    298c:	mvnshi	pc, r1, lsl #4
    2990:	fstmiaxeq	r0, {d14}	;@ Deprecated
    2994:			; <UNDEFINED> instruction: 0xf1022943
    2998:			; <UNDEFINED> instruction: 0xf04f0009
    299c:	addsvs	r0, r8, ip, lsl #28
    29a0:	and	pc, ip, ip, asr #17
    29a4:	mvnhi	pc, r1, lsl #4
    29a8:	fstmiaxeq	r1, {d14}	;@ Deprecated
    29ac:			; <UNDEFINED> instruction: 0xf1022843
    29b0:			; <UNDEFINED> instruction: 0xf04f010a
    29b4:	addsvs	r0, r9, r9, lsl lr
    29b8:	and	pc, ip, ip, asr #17
    29bc:	bicshi	pc, pc, r1, lsl #4
    29c0:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    29c4:			; <UNDEFINED> instruction: 0xf1022943
    29c8:			; <UNDEFINED> instruction: 0xf04f020b
    29cc:	ldrbtmi	r0, [fp], #-3098	; 0xfffff3e6
    29d0:	addeq	lr, r0, r3, lsl #22
    29d4:			; <UNDEFINED> instruction: 0xf8c0609a
    29d8:	vhadd.s8	d12, d1, d12
    29dc:	bl	e3124 <__assert_fail@plt+0xe0c7c>
    29e0:	andscs	r0, r8, r1, lsl #3
    29e4:			; <UNDEFINED> instruction: 0xf8c32213
    29e8:	sbcvs	ip, r8, r4
    29ec:	andsvs	r2, sl, r1, lsl #2
    29f0:	strb	r9, [r0, #266]	; 0x10a
    29f4:			; <UNDEFINED> instruction: 0xf8ca2306
    29f8:	ldr	r3, [ip, #0]!
    29fc:			; <UNDEFINED> instruction: 0x37d0f8df
    2a00:			; <UNDEFINED> instruction: 0xf8df2205
    2a04:	strdcs	r1, [r0], -r0
    2a08:	blls	1d4480 <__assert_fail@plt+0x1d1fd8>
    2a0c:			; <UNDEFINED> instruction: 0xf8534479
    2a10:	ldmdavs	fp, {r2, r3, ip, sp}
    2a14:			; <UNDEFINED> instruction: 0xf7ff9308
    2a18:	blls	23d558 <__assert_fail@plt+0x23b0b0>
    2a1c:	ldrmi	r4, [r8], -r1, lsl #12
    2a20:	blx	1fbea36 <__assert_fail@plt+0x1fbc58e>
    2a24:	str	r9, [r6, #8]!
    2a28:	movwls	r2, #49921	; 0xc301
    2a2c:	movwcs	lr, #5539	; 0x15a3
    2a30:	andcc	pc, r0, sl, asr #17
    2a34:			; <UNDEFINED> instruction: 0xf89ae59f
    2a38:			; <UNDEFINED> instruction: 0xf0433004
    2a3c:			; <UNDEFINED> instruction: 0xf88a0304
    2a40:	ldr	r3, [r8, #4]
    2a44:	sbfxne	pc, pc, #17, #17
    2a48:	andcs	r2, r0, r5, lsl #4
    2a4c:			; <UNDEFINED> instruction: 0xf7ff4479
    2a50:			; <UNDEFINED> instruction: 0x9c07eab2
    2a54:			; <UNDEFINED> instruction: 0x2770f8df
    2a58:	sbfxcc	pc, pc, #17, #1
    2a5c:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    2a60:			; <UNDEFINED> instruction: 0x46016812
    2a64:			; <UNDEFINED> instruction: 0xf7ff2001
    2a68:	andcs	lr, r0, sl, lsr ip
    2a6c:	bl	fe740a70 <__assert_fail@plt+0xfe73e5c8>
    2a70:	mulcc	r4, sl, r8
    2a74:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    2a78:	andcc	pc, r4, sl, lsl #17
    2a7c:	movwcs	lr, #17787	; 0x457b
    2a80:	andcc	pc, r0, sl, asr #17
    2a84:	movwcs	lr, #5495	; 0x1577
    2a88:	ldrb	r9, [r4, #-782]!	; 0xfffffcf2
    2a8c:	movwls	r2, #54017	; 0xd301
    2a90:	ldmib	sp, {r0, r4, r5, r6, r8, sl, sp, lr, pc}^
    2a94:	ldrmi	r2, [r3], #-778	; 0xfffffcf6
    2a98:	sbcsmi	r9, r3, #36864	; 0x9000
    2a9c:	cmphi	ip, r0	; <UNPREDICTABLE>
    2aa0:	blcs	296d8 <__assert_fail@plt+0x27230>
    2aa4:	msrhi	SPSR_sc, r0, asr #32
    2aa8:			; <UNDEFINED> instruction: 0xf89a9908
    2aac:	tstcc	r1, r4
    2ab0:	ldrdcs	pc, [r0], -sl
    2ab4:	teqeq	r0, #3	; <UNPREDICTABLE>
    2ab8:			; <UNDEFINED> instruction: 0x81aaf000
    2abc:			; <UNDEFINED> instruction: 0xf0402a00
    2ac0:	andcs	r8, r5, #-1073741783	; 0xc0000029
    2ac4:	andcs	pc, r0, sl, asr #17
    2ac8:			; <UNDEFINED> instruction: 0xf0402b00
    2acc:	smlabtcs	r2, r3, r1, r8
    2ad0:	mulcc	r4, sl, r8
    2ad4:	movwne	pc, #21345	; 0x5361	; <UNPREDICTABLE>
    2ad8:	andcc	pc, r4, sl, lsl #17
    2adc:			; <UNDEFINED> instruction: 0xf0002a05
    2ae0:	blls	3a31cc <__assert_fail@plt+0x3a0d24>
    2ae4:			; <UNDEFINED> instruction: 0xf8dfb373
    2ae8:	ldrbtmi	r3, [fp], #-1816	; 0xfffff8e8
    2aec:	bcs	10dcd5c <__assert_fail@plt+0x10da8b4>
    2af0:	andeq	pc, r1, r2, lsl #2
    2af4:	vqadd.s8	d6, d17, d8
    2af8:	bl	e3008 <__assert_fail@plt+0xe0b60>
    2afc:	stmdacs	r3, {r1, r7, sl}^
    2b00:	tsteq	r2, r2, lsl #2	; <UNPREDICTABLE>
    2b04:	streq	pc, [r4, #-79]	; 0xffffffb1
    2b08:	smlalvs	r6, r5, r9, r0
    2b0c:	teqhi	r7, r1, lsl #4	; <UNPREDICTABLE>
    2b10:	addeq	lr, r0, r3, lsl #22
    2b14:			; <UNDEFINED> instruction: 0xf1022943
    2b18:			; <UNDEFINED> instruction: 0xf04f0403
    2b1c:	addsvs	r0, ip, r6, lsl #10
    2b20:	vhadd.s8	q3, <illegal reg q8.5>, <illegal reg q2.5>
    2b24:	bl	e2fdc <__assert_fail@plt+0xe0b34>
    2b28:	stfcse	f0, [r3], {129}	; 0x81
    2b2c:	andeq	pc, r4, #-2147483648	; 0x80000000
    2b30:			; <UNDEFINED> instruction: 0xf04f609a
    2b34:	sbcvs	r0, sl, r8, lsl #4
    2b38:	msrhi	R9_usr, r1
    2b3c:	orreq	lr, r4, #3072	; 0xc00
    2b40:	sbcsvs	r2, sl, sl, lsl #4
    2b44:	bls	2e9780 <__assert_fail@plt+0x2e72d8>
    2b48:	eorle	r4, r3, r3, lsl r2
    2b4c:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    2b50:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2b54:			; <UNDEFINED> instruction: 0xf1022a43
    2b58:	addsvs	r0, r9, r1, lsl #2
    2b5c:	tsthi	pc, r1, lsl #4	; <UNPREDICTABLE>
    2b60:	streq	lr, [r2], #2819	; 0xb03
    2b64:			; <UNDEFINED> instruction: 0xf1022943
    2b68:			; <UNDEFINED> instruction: 0xf04f0002
    2b6c:	addsvs	r0, r8, pc, lsl #10
    2b70:	vhadd.s8	q3, <illegal reg q8.5>, <illegal reg q10.5>
    2b74:	bl	e2f8c <__assert_fail@plt+0xe0ae4>
    2b78:	stmdacs	r3, {r0, r7, r8}^
    2b7c:	andeq	pc, r3, #-2147483648	; 0x80000000
    2b80:			; <UNDEFINED> instruction: 0xf04f609a
    2b84:	sbcvs	r0, sl, r0, lsl r2
    2b88:	rscshi	pc, r9, r1, lsl #4
    2b8c:	orreq	lr, r0, #3072	; 0xc00
    2b90:	sbcsvs	r2, sl, ip, lsl #4
    2b94:	bls	2a97d0 <__assert_fail@plt+0x2a7328>
    2b98:	eorle	r4, r7, r3, lsl r2
    2b9c:			; <UNDEFINED> instruction: 0x2668f8df
    2ba0:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2ba4:	bl	917b0 <__assert_fail@plt+0x8f308>
    2ba8:	stmiavs	ip, {r0, r1, r7, r8}^
    2bac:	svclt	0x00082c18
    2bb0:			; <UNDEFINED> instruction: 0xf8df6093
    2bb4:	ldrbtmi	r3, [fp], #-1624	; 0xfffff9a8
    2bb8:	bcs	10dce28 <__assert_fail@plt+0x10da980>
    2bbc:	tsteq	r1, r2, lsl #2	; <UNPREDICTABLE>
    2bc0:	vqadd.s8	d6, d17, d9
    2bc4:	bl	e2f3c <__assert_fail@plt+0xe0a94>
    2bc8:	stmdbcs	r3, {r1, r7}^
    2bcc:	streq	pc, [r2, #-258]	; 0xfffffefe
    2bd0:	ldreq	pc, [r6], -pc, asr #32
    2bd4:	smullvs	r6, r6, sp, r0	; <UNPREDICTABLE>
    2bd8:	sbcshi	pc, r1, r1, lsl #4
    2bdc:	orreq	lr, r1, r3, lsl #22
    2be0:			; <UNDEFINED> instruction: 0xf04f2c18
    2be4:	sbcvs	r0, r8, r7, lsl r0
    2be8:	ldrbhi	pc, [r3], #0	; <UNPREDICTABLE>
    2bec:	bls	269828 <__assert_fail@plt+0x267380>
    2bf0:	andsle	r4, r8, r3, lsl r2
    2bf4:			; <UNDEFINED> instruction: 0x3618f8df
    2bf8:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2bfc:			; <UNDEFINED> instruction: 0xf1022a43
    2c00:	addsvs	r0, r9, r1, lsl #2
    2c04:	adcshi	pc, fp, r1, lsl #4
    2c08:	addeq	lr, r2, r3, lsl #22
    2c0c:			; <UNDEFINED> instruction: 0xf1022943
    2c10:	addsvs	r0, sl, r2, lsl #4
    2c14:	andseq	pc, ip, #79	; 0x4f
    2c18:	vhadd.s8	q3, <illegal reg q8.5>, q1
    2c1c:	bl	e2ee4 <__assert_fail@plt+0xe0a3c>
    2c20:	andcs	r0, ip, #67108866	; 0x4000002
    2c24:			; <UNDEFINED> instruction: 0xf1b960da
    2c28:	andsle	r0, r0, r0, lsl #30
    2c2c:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2c30:			; <UNDEFINED> instruction: 0xf8df4648
    2c34:	subcs	r3, r4, #228, 10	; 0x39000000
    2c38:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    2c3c:			; <UNDEFINED> instruction: 0xf1019300
    2c40:	tstcc	ip, r8, lsl #6
    2c44:	cdp2	0, 3, cr15, cr6, cr3, {0}
    2c48:	vmlal.s8	q9, d0, d0
    2c4c:			; <UNDEFINED> instruction: 0x4650811b
    2c50:	strbvs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    2c54:	ldc2	0, cr15, [r6], #4
    2c58:	strbpl	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    2c5c:	strbmi	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    2c60:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    2c64:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2c68:			; <UNDEFINED> instruction: 0x4607447c
    2c6c:			; <UNDEFINED> instruction: 0x4640e01a
    2c70:	ldc2l	0, cr15, [sl, #-4]!
    2c74:	mulcc	r4, sl, r8
    2c78:	bl	144ae4 <__assert_fail@plt+0x14263c>
    2c7c:	b	13c7584 <__assert_fail@plt+0x13c50dc>
    2c80:	bl	106d88 <__assert_fail@plt+0x1048e0>
    2c84:	ldmibvs	r2, {r8, r9}
    2c88:	ldrtmi	r5, [r8], -r1, lsr #16
    2c8c:			; <UNDEFINED> instruction: 0xf022bf48
    2c90:	lfm	f0, 4, [r3, #4]
    2c94:			; <UNDEFINED> instruction: 0xf7ff0b04
    2c98:	stmdacs	r0, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    2c9c:	sbchi	pc, pc, r0
    2ca0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    2ca4:	ldrmi	r6, [r8, #2227]	; 0x8b3
    2ca8:			; <UNDEFINED> instruction: 0xf8c6d3e1
    2cac:	svccs	0x00007124
    2cb0:	rschi	pc, r8, r0
    2cb4:	blcs	298ec <__assert_fail@plt+0x27444>
    2cb8:	rschi	pc, r6, r0, asr #32
    2cbc:	blcs	298f0 <__assert_fail@plt+0x27448>
    2cc0:	cmphi	r5, #64	; 0x40	; <UNPREDICTABLE>
    2cc4:	blcs	298f4 <__assert_fail@plt+0x2744c>
    2cc8:	strbthi	pc, [lr], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    2ccc:	blcs	298f8 <__assert_fail@plt+0x27450>
    2cd0:	strbhi	pc, [r4, #64]!	; 0x40	; <UNPREDICTABLE>
    2cd4:	ldrbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2cd8:	ldrdcs	pc, [r0], -sl
    2cdc:	bcs	153ed0 <__assert_fail@plt+0x151a28>
    2ce0:	ldrdvc	pc, [r4, -r3]!
    2ce4:	rschi	pc, sl, #0
    2ce8:			; <UNDEFINED> instruction: 0xf7ff4638
    2cec:			; <UNDEFINED> instruction: 0xf8dfeb60
    2cf0:	ldrbtmi	r3, [fp], #-1340	; 0xfffffac4
    2cf4:	ldrdeq	pc, [r4, -r3]!
    2cf8:	b	940cfc <__assert_fail@plt+0x93e854>
    2cfc:			; <UNDEFINED> instruction: 0xf7ff4650
    2d00:	andcs	lr, r0, r4, lsl #18
    2d04:	strcs	pc, [r8, #-2271]!	; 0xfffff721
    2d08:	strcc	pc, [r4], #2271	; 0x8df
    2d0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d10:	blls	d5cd80 <__assert_fail@plt+0xd5a8d8>
    2d14:			; <UNDEFINED> instruction: 0xf041405a
    2d18:	eorslt	r8, r7, r5, asr r1
    2d1c:	blhi	13e018 <__assert_fail@plt+0x13bb70>
    2d20:	svchi	0x00f0e8bd
    2d24:	andcs	r9, r5, #448	; 0x1c0
    2d28:	strcc	pc, [ip], #2271	; 0x8df
    2d2c:			; <UNDEFINED> instruction: 0xf8df2000
    2d30:	stmiapl	fp!, {r2, r8, sl, ip}^
    2d34:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2d38:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d3c:	strcc	pc, [r8], #2271	; 0x8df
    2d40:	stmiapl	fp!, {r0, r8, sp}^
    2d44:			; <UNDEFINED> instruction: 0x4602681b
    2d48:			; <UNDEFINED> instruction: 0xf7ff4620
    2d4c:	andcs	lr, r1, lr, ror #21
    2d50:	b	ac0d54 <__assert_fail@plt+0xabe8ac>
    2d54:			; <UNDEFINED> instruction: 0xf9f8f001
    2d58:	movwcc	r9, #6920	; 0x1b08
    2d5c:	msrhi	CPSR_, r1, asr #32
    2d60:	andcc	lr, sp, #3620864	; 0x374000
    2d64:			; <UNDEFINED> instruction: 0xf0414313
    2d68:	movwcs	r8, #4379	; 0x111b
    2d6c:	movwcc	lr, #39373	; 0x99cd
    2d70:			; <UNDEFINED> instruction: 0xf8df930b
    2d74:	ldrbtmi	r3, [fp], #-1220	; 0xfffffb3c
    2d78:	bcs	10dcfe8 <__assert_fail@plt+0x10dab40>
    2d7c:	streq	pc, [r1, #-258]	; 0xfffffefe
    2d80:	vqadd.s8	d6, d16, d13
    2d84:	bl	e4d7c <__assert_fail@plt+0xe28d4>
    2d88:	stclcs	0, cr0, [r3, #-520]	; 0xfffffdf8
    2d8c:	tsteq	r2, r2, lsl #2	; <UNPREDICTABLE>
    2d90:	ldreq	pc, [sp], #-79	; 0xffffffb1
    2d94:	smullvs	r6, r4, r9, r0
    2d98:	ldrbhi	pc, [r1, r0, lsl #4]!	; <UNPREDICTABLE>
    2d9c:	streq	lr, [r5, #2819]	; 0xb03
    2da0:			; <UNDEFINED> instruction: 0xf1022943
    2da4:			; <UNDEFINED> instruction: 0xf04f0003
    2da8:	addsvs	r0, r8, lr, lsl r6
    2dac:	vhadd.s8	q3, q8, q15
    2db0:	bl	e4d50 <__assert_fail@plt+0xe28a8>
    2db4:	stmdacs	r3, {r0, r7, r8, sl}^
    2db8:	tsteq	r4, r2, lsl #2	; <UNPREDICTABLE>
    2dbc:	ldreq	pc, [pc], -pc, asr #32
    2dc0:	smlalvs	r6, lr, r9, r0
    2dc4:	ldrbhi	pc, [fp, r0, lsl #4]	; <UNPREDICTABLE>
    2dc8:	addeq	lr, r0, r3, lsl #22
    2dcc:			; <UNDEFINED> instruction: 0xf1022943
    2dd0:	addsvs	r0, sl, r5, lsl #4
    2dd4:	eoreq	pc, r0, #79	; 0x4f
    2dd8:	vhadd.s8	q3, q8, q1
    2ddc:	bl	e4d24 <__assert_fail@plt+0xe287c>
    2de0:	andcs	r0, r1, #1073741856	; 0x40000020
    2de4:	andls	r6, ip, #28
    2de8:	sbcvs	r2, sl, r1, lsr #4
    2dec:			; <UNDEFINED> instruction: 0xe65b605a
    2df0:			; <UNDEFINED> instruction: 0xf8df2001
    2df4:			; <UNDEFINED> instruction: 0xf89a3448
    2df8:	ldrbtmi	r2, [fp], #-4
    2dfc:	sbceq	lr, r0, r3, lsl #22
    2e00:	ldrcc	pc, [r4, #2256]	; 0x8d0
    2e04:	andne	pc, r5, #-1946157055	; 0x8c000001
    2e08:	andcs	pc, r4, sl, lsl #17
    2e0c:	bllt	fed00e10 <__assert_fail@plt+0xfecfe968>
    2e10:			; <UNDEFINED> instruction: 0xf47f2b00
    2e14:	bcs	16e7a8 <__assert_fail@plt+0x16c300>
    2e18:	tstcs	r1, r8, lsl pc
    2e1c:	mrcge	4, 2, APSR_nzcv, cr8, cr15, {3}
    2e20:			; <UNDEFINED> instruction: 0xf1a0e655
    2e24:	blcs	1743ab0 <__assert_fail@plt+0x1741608>
    2e28:	mcrrge	6, 3, pc, pc, cr15	; <UNPREDICTABLE>
    2e2c:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    2e30:	tstcs	r1, r3, lsl #12
    2e34:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
    2e38:	b	1dc0e3c <__assert_fail@plt+0x1dbe994>
    2e3c:	andls	lr, r7, r5, asr #8
    2e40:			; <UNDEFINED> instruction: 0xf7ff4638
    2e44:	bmi	ffffd44c <__assert_fail@plt+0xffffafa4>
    2e48:	andcs	r9, r1, r7, lsl #22
    2e4c:			; <UNDEFINED> instruction: 0xf8c2447a
    2e50:	ldrb	r3, [r7, -r4, lsr #2]
    2e54:	bls	1d5dd4 <__assert_fail@plt+0x1d392c>
    2e58:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e5c:			; <UNDEFINED> instruction: 0xf47f2b00
    2e60:	ldmib	sp, {r6, r9, sl, fp, sp, pc}^
    2e64:	tstmi	r3, #-805306368	; 0xd0000000
    2e68:	mrcge	4, 1, APSR_nzcv, cr11, cr15, {3}
    2e6c:	ldrbtmi	r4, [sl], #-2806	; 0xfffff50a
    2e70:			; <UNDEFINED> instruction: 0xf842320c
    2e74:	movwcc	r3, #6916	; 0x1b04
    2e78:	mvnsle	r2, r2, lsr #22
    2e7c:	ldrbtmi	r4, [sl], #-2803	; 0xfffff50d
    2e80:			; <UNDEFINED> instruction: 0xe6d06093
    2e84:	ldr	r2, [sp, -r1]!
    2e88:			; <UNDEFINED> instruction: 0x463849f1
    2e8c:			; <UNDEFINED> instruction: 0xf7ff4479
    2e90:	blls	2fcec0 <__assert_fail@plt+0x2faa18>
    2e94:			; <UNDEFINED> instruction: 0xf0002b00
    2e98:	ldcge	7, cr8, [lr, #-364]	; 0xfffffe94
    2e9c:			; <UNDEFINED> instruction: 0xf8d6ac1d
    2ea0:	strtmi	r9, [r8], -r4, lsr #2
    2ea4:			; <UNDEFINED> instruction: 0xff08f001
    2ea8:			; <UNDEFINED> instruction: 0xf04f4621
    2eac:			; <UNDEFINED> instruction: 0xf00230ff
    2eb0:	stmdacs	r0, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    2eb4:	strhi	pc, [r9, -r0, asr #6]!
    2eb8:			; <UNDEFINED> instruction: 0x2600981d
    2ebc:	and	r4, r0, r3, lsl #12
    2ec0:	ldcvs	6, cr3, [fp, #4]
    2ec4:	mvnsle	r2, r0, lsl #22
    2ec8:	blx	1f3eeda <__assert_fail@plt+0x1f3ca32>
    2ecc:	andcs	r4, r5, #3686400	; 0x384000
    2ed0:	ldrbne	r2, [r7, r0]!
    2ed4:	sxtab16mi	r4, r0, r9, ror #8
    2ed8:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2edc:	tstcs	r1, fp, lsr #22
    2ee0:	stmib	sp, {r2, r8, ip, pc}^
    2ee4:	strcs	r6, [r0], -r0, lsl #14
    2ee8:			; <UNDEFINED> instruction: 0x270017d9
    2eec:	ldrmi	r4, [r8], -r2, lsl #12
    2ef0:	smlabteq	r2, sp, r9, lr
    2ef4:	ldmibmi	r8, {r3, r6, r9, sl, lr}^
    2ef8:			; <UNDEFINED> instruction: 0xf0014479
    2efc:	ldmibmi	r7, {r0, r1, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
    2f00:	strbmi	r2, [r0], -r5, lsl #4
    2f04:			; <UNDEFINED> instruction: 0xf7ff4479
    2f08:	ldmib	sp, {r1, r2, r4, r6, fp, sp, lr, pc}^
    2f0c:	ldmibmi	r4, {r2, r3, r5, sl, fp, ip, sp, pc}^
    2f10:	strvs	lr, [r0, -sp, asr #19]
    2f14:			; <UNDEFINED> instruction: 0xbc02e9cd
    2f18:			; <UNDEFINED> instruction: 0xf8cd4479
    2f1c:			; <UNDEFINED> instruction: 0x46028010
    2f20:			; <UNDEFINED> instruction: 0xf0014648
    2f24:	stmibmi	pc, {r0, r1, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    2f28:	strbmi	r2, [r0], -r5, lsl #4
    2f2c:			; <UNDEFINED> instruction: 0xf7ff4479
    2f30:	blls	bbd040 <__assert_fail@plt+0xbbab98>
    2f34:	stmib	sp, {r2, r3, r6, r7, r8, fp, lr}^
    2f38:	ldrbtmi	r6, [r9], #-1792	; 0xfffff900
    2f3c:			; <UNDEFINED> instruction: 0x461e17df
    2f40:	andshi	pc, r0, sp, asr #17
    2f44:	strvs	lr, [r2, -sp, asr #19]
    2f48:	strbmi	r4, [r8], -r2, lsl #12
    2f4c:	mcrr2	0, 0, pc, sl, cr1	; <UNPREDICTABLE>
    2f50:	blcs	29b80 <__assert_fail@plt+0x276d8>
    2f54:	addhi	pc, sp, r0
    2f58:	strtmi	r4, [r8], -r4, asr #23
    2f5c:			; <UNDEFINED> instruction: 0xf8d3447b
    2f60:			; <UNDEFINED> instruction: 0xf0017124
    2f64:	strtmi	pc, [r1], -r9, ror #30
    2f68:	rscscc	pc, pc, pc, asr #32
    2f6c:			; <UNDEFINED> instruction: 0xffccf001
    2f70:	vsub.i8	d18, d0, d0
    2f74:			; <UNDEFINED> instruction: 0xf8dd86c4
    2f78:			; <UNDEFINED> instruction: 0x2600e074
    2f7c:			; <UNDEFINED> instruction: 0x46b04633
    2f80:			; <UNDEFINED> instruction: 0x467246b1
    2f84:	bvs	fe43afb4 <__assert_fail@plt+0xfe438b0c>
    2f88:	stmdaeq	r1, {r3, r4, r8, ip, sp, lr, pc}
    2f8c:	ldrdgt	pc, [ip], -r2	; <UNPREDICTABLE>
    2f90:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
    2f94:			; <UNDEFINED> instruction: 0x460a1836
    2f98:	movweq	lr, #52035	; 0xcb43
    2f9c:	stmdbcs	r0, {r0, r4, r9, sl, fp, sp, lr}
    2fa0:			; <UNDEFINED> instruction: 0x4670d1f1
    2fa4:			; <UNDEFINED> instruction: 0xf0029307
    2fa8:	blls	201354 <__assert_fail@plt+0x1feeac>
    2fac:	andcs	r4, r5, #176, 18	; 0x2c0000
    2fb0:	movwls	r2, #28672	; 0x7000
    2fb4:			; <UNDEFINED> instruction: 0xf7fe4479
    2fb8:			; <UNDEFINED> instruction: 0xf8cdeffe
    2fbc:			; <UNDEFINED> instruction: 0xf8cd8000
    2fc0:	movwcs	r9, #4100	; 0x1004
    2fc4:	ldmdbhi	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    2fc8:	movwls	r4, #18858	; 0x49aa
    2fcc:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2fd0:			; <UNDEFINED> instruction: 0xf8df4479
    2fd4:	ldrbtmi	r8, [r8], #676	; 0x2a4
    2fd8:	ldrtmi	r4, [r8], -r2, lsl #12
    2fdc:	stc2	0, cr15, [r2], {1}
    2fe0:	andcs	r4, r5, #2719744	; 0x298000
    2fe4:	ldrbtmi	r2, [r9], #-0
    2fe8:	svc	0x00e4f7fe
    2fec:			; <UNDEFINED> instruction: 0xf7ff4681
    2ff0:	blls	1fd428 <__assert_fail@plt+0x1faf80>
    2ff4:			; <UNDEFINED> instruction: 0xbc22e9dd
    2ff8:	movwcs	r4, #5657	; 0x1619
    2ffc:	stmib	sp, {r2, r8, r9, ip, pc}^
    3000:	strmi	fp, [r2], -r2, lsl #24
    3004:			; <UNDEFINED> instruction: 0x17d34630
    3008:	blx	1abf02e <__assert_fail@plt+0x1abcb86>
    300c:			; <UNDEFINED> instruction: 0xf04f464a
    3010:	stmib	sp, {r8, fp}^
    3014:	strbmi	r0, [r1], -r0, lsl #2
    3018:			; <UNDEFINED> instruction: 0xf04f4638
    301c:			; <UNDEFINED> instruction: 0xf0010800
    3020:	ldmibmi	r7, {r0, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    3024:	andcs	r2, r0, r5, lsl #4
    3028:			; <UNDEFINED> instruction: 0xf7fe4479
    302c:	ldmib	sp, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    3030:	ldmibmi	r4, {r5, sl, fp, ip, sp, pc}
    3034:	stmib	sp, {r8, r9, sp}^
    3038:	movwls	r8, #18688	; 0x4900
    303c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3040:	strmi	fp, [r2], -r2, lsl #24
    3044:			; <UNDEFINED> instruction: 0xf0014638
    3048:	stmibmi	pc, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    304c:	andcs	r2, r0, r5, lsl #4
    3050:			; <UNDEFINED> instruction: 0xf7fe4479
    3054:	stmibmi	sp, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3058:	stmib	sp, {r8, r9, sp}^
    305c:	ldrbtmi	r8, [r9], #-2304	; 0xfffff700
    3060:	strmi	r9, [r2], -r4, lsl #6
    3064:	ldmib	sp, {r3, r4, r5, r9, sl, lr}^
    3068:	stmib	sp, {r2, r5, r8, r9, sl, sp, lr}^
    306c:			; <UNDEFINED> instruction: 0xf0016702
    3070:	blls	281f5c <__assert_fail@plt+0x27fab4>
    3074:			; <UNDEFINED> instruction: 0xf43f2b00
    3078:	blmi	fe16e934 <__assert_fail@plt+0xfe16c48c>
    307c:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    3080:	ldrdpl	pc, [r4, -r3]!
    3084:	cdp2	0, 7, cr15, cr10, cr1, {0}
    3088:			; <UNDEFINED> instruction: 0xf04f4621
    308c:			; <UNDEFINED> instruction: 0xf00230ff
    3090:	stmdacs	r0, {r0, r7, fp, ip, sp, lr, pc}
    3094:	ldrbhi	pc, [r8], -r0, asr #6	; <UNPREDICTABLE>
    3098:	smladcs	r0, sp, r8, r9
    309c:			; <UNDEFINED> instruction: 0x4603463c
    30a0:	blvs	bb0b0 <__assert_fail@plt+0xb8c08>
    30a4:	ldrmi	r3, [r4], #-1793	; 0xfffff8ff
    30a8:	blcs	1e01c <__assert_fail@plt+0x1bb74>
    30ac:			; <UNDEFINED> instruction: 0xf002d1f9
    30b0:	ldmdbmi	r8!, {r0, r1, r5, r6, r8, fp, ip, sp, lr, pc}^
    30b4:	andcs	r2, r0, r5, lsl #4
    30b8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    30bc:			; <UNDEFINED> instruction: 0xf04f4479
    30c0:			; <UNDEFINED> instruction: 0xf7fe0900
    30c4:	mcrls	15, 1, lr, cr6, cr8, {3}
    30c8:			; <UNDEFINED> instruction: 0xf8cd17f9
    30cc:			; <UNDEFINED> instruction: 0x46028010
    30d0:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    30d4:	ldrbne	r0, [r7, r0, lsl #2]!
    30d8:	strtmi	r4, [r8], -pc, ror #18
    30dc:	strvs	lr, [r2, -sp, asr #19]
    30e0:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    30e4:	blx	1fbf0f2 <__assert_fail@plt+0x1fbcc4a>
    30e8:	andcs	r4, r5, #108, 18	; 0x1b0000
    30ec:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    30f0:	svc	0x0060f7fe
    30f4:	strbne	r9, [r1, r8, lsr #22]!
    30f8:	andshi	pc, r0, sp, asr #17
    30fc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3100:	strtmi	r4, [r0], -r2, lsl #12
    3104:	smlabteq	r0, sp, r9, lr
    3108:	stmdbmi	r5!, {r2, r3, r4, r6, r7, r8, r9, sl, ip}^
    310c:	stmib	sp, {r3, r5, r9, sl, lr}^
    3110:	ldrbtmi	r3, [r9], #-1026	; 0xfffffbfe
    3114:	blx	19bf122 <__assert_fail@plt+0x19bcc7a>
    3118:	andcs	r4, r5, #1605632	; 0x188000
    311c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3120:	svc	0x0048f7fe
    3124:	stmdbmi	r0!, {r0, r1, r2, r5, r8, r9, fp, ip, pc}^
    3128:	ldrbne	r9, [ip, r4, lsl #12]
    312c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3130:	stmib	sp, {r1, sl, ip, sp}^
    3134:	strmi	r8, [r2], -r0, lsl #18
    3138:			; <UNDEFINED> instruction: 0xf0014628
    313c:	ldmdbmi	fp, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
    3140:	andcs	r4, r5, #48, 12	; 0x3000000
    3144:			; <UNDEFINED> instruction: 0xf7fe4479
    3148:	blls	a7ee28 <__assert_fail@plt+0xa7c980>
    314c:			; <UNDEFINED> instruction: 0x96044958
    3150:	ldrbtmi	r1, [r9], #-2012	; 0xfffff824
    3154:	strcc	lr, [r2], #-2509	; 0xfffff633
    3158:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    315c:	strtmi	r4, [r8], -r2, lsl #12
    3160:	blx	103f16e <__assert_fail@plt+0x103ccc6>
    3164:			; <UNDEFINED> instruction: 0x46304953
    3168:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    316c:	svc	0x0022f7fe
    3170:	ldmdbmi	r1, {r1, r3, r5, r8, r9, fp, ip, pc}^
    3174:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3178:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    317c:	movwls	r6, #9731	; 0x2603
    3180:	strtmi	r4, [r8], -r2, lsl #12
    3184:	blx	bbf192 <__assert_fail@plt+0xbbccea>
    3188:	svclt	0x0000e5a4
    318c:	andeq	sl, r1, r4, asr #17
    3190:	andeq	r0, r0, r0, asr #4
    3194:	andeq	sl, r1, lr, lsr #17
    3198:	ldrdeq	r8, [r0], -r0
    319c:	andeq	r9, r0, lr, lsr #21
    31a0:	andeq	r8, r0, r8, ror #23
    31a4:			; <UNDEFINED> instruction: 0x00008bb4
    31a8:	ldrdeq	r9, [r0], -r4
    31ac:	andeq	r2, r0, fp, ror r5
    31b0:	andeq	r8, r0, r4, ror #24
    31b4:	andeq	r9, r1, r6, asr pc
    31b8:	andeq	r0, r0, r4, asr #4
    31bc:	andeq	r8, r0, r8, lsl #21
    31c0:	andeq	r9, r1, r6, lsr lr
    31c4:	andeq	r8, r0, ip, lsr lr
    31c8:	andeq	r0, r0, r8, asr r2
    31cc:	andeq	r8, r0, r8, lsr sl
    31d0:	andeq	r0, r0, r0, ror #4
    31d4:	andeq	r8, r0, r4, ror #20
    31d8:	andeq	r8, r0, r2, asr sl
    31dc:	andeq	r8, r0, r8, asr #20
    31e0:	andeq	r8, r0, r8, lsr sl
    31e4:			; <UNDEFINED> instruction: 0x0001a8b2
    31e8:	andeq	sl, r1, r0, lsr #16
    31ec:	andeq	sl, r1, r4, lsr r7
    31f0:	andeq	sl, r1, lr, lsr r6
    31f4:	andeq	r8, r0, r0, lsr #14
    31f8:	andeq	r8, r0, ip, lsr #14
    31fc:	andeq	r8, r0, r6, lsr #14
    3200:	andeq	sl, r1, r2, lsr #10
    3204:			; <UNDEFINED> instruction: 0x0001a4bc
    3208:	andeq	sl, r1, ip, ror #8
    320c:	andeq	sl, r1, r6, asr r4
    3210:	andeq	sl, r1, r4, lsl r4
    3214:	ldrdeq	sl, [r1], -r4
    3218:	andeq	r1, r0, r7, lsr #21
    321c:	andeq	sl, r1, ip, lsr #7
    3220:	andeq	r9, r1, r2, asr r8
    3224:	andeq	r9, r1, ip, asr #16
    3228:	andeq	sl, r1, r0, lsr r3
    322c:	andeq	sl, r1, sl, lsl r3
    3230:	andeq	sl, r1, r8, lsl #1
    3234:	andeq	r8, r0, r0, ror #8
    3238:	muleq	r1, r6, r2
    323c:			; <UNDEFINED> instruction: 0x000196ba
    3240:	andeq	r8, r0, lr, ror #5
    3244:	andeq	sl, r1, r0, asr #3
    3248:	muleq	r1, lr, r1
    324c:	andeq	sl, r1, lr, lsl #3
    3250:	andeq	r8, r0, r4, lsl #7
    3254:	andeq	r8, r0, r8, asr #6
    3258:	andeq	r8, r0, r0, asr #6
    325c:	andeq	r8, r0, ip, lsr r3
    3260:	andeq	r8, r0, r4, asr #6
    3264:	andeq	r8, r0, r8, lsr r3
    3268:	andeq	r8, r0, lr, asr #6
    326c:	strheq	sl, [r1], -r0
    3270:	andeq	r8, r0, r0, lsr #6
    3274:	andeq	r8, r0, ip, lsl r3
    3278:	andeq	r8, r0, r2, lsr r3
    327c:	andeq	r8, r0, lr, lsl #6
    3280:	andeq	r8, r0, r8, ror #5
    3284:	andeq	r8, r0, r0, lsl #6
    3288:	strdeq	r8, [r0], -r4
    328c:	andeq	r8, r0, r2, lsl r3
    3290:	andeq	r9, r1, lr, lsl #31
    3294:	strdeq	r8, [r0], -r0
    3298:	andeq	r8, r0, sl, ror #5
    329c:	andeq	r8, r0, r6, ror #5
    32a0:	ldrdeq	r8, [r0], -lr
    32a4:	ldrdeq	r8, [r0], -sl
    32a8:	strdeq	r8, [r0], -r0
    32ac:	andeq	r8, r0, r0, ror #5
    32b0:	strdeq	r8, [r0], -sl
    32b4:	andeq	r8, r0, sl, ror #5
    32b8:	strdeq	r8, [r0], -r0
    32bc:			; <UNDEFINED> instruction: 0xf8df2000
    32c0:			; <UNDEFINED> instruction: 0x4604bb78
    32c4:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32c8:	ldcge	6, cr4, [lr, #-132]	; 0xffffff7c
    32cc:			; <UNDEFINED> instruction: 0x468044fb
    32d0:			; <UNDEFINED> instruction: 0xf7ff4638
    32d4:			; <UNDEFINED> instruction: 0xf8dfe854
    32d8:			; <UNDEFINED> instruction: 0xf8cd3b64
    32dc:	ldrbtmi	sl, [fp], #-28	; 0xffffffe4
    32e0:	bcc	43eb08 <__assert_fail@plt+0x43c660>
    32e4:	ands	r4, pc, r1, lsl #13
    32e8:	strbmi	r4, [r8], -r1, lsr #12
    32ec:	svc	0x0098f7fe
    32f0:	strtmi	r4, [r0], -r6, lsl #12
    32f4:	blx	e3f300 <__assert_fail@plt+0xe3ce58>
    32f8:	movtne	lr, #2827	; 0xb0b
    32fc:	ldmvs	lr, {r4, r5, r9, sl, lr}
    3300:	svc	0x00e0f7fe
    3304:	cmnlt	r0, r2, lsl #13
    3308:			; <UNDEFINED> instruction: 0xf7fe4630
    330c:	eorcs	lr, r0, #408	; 0x198
    3310:	bne	43eb78 <__assert_fail@plt+0x43c6d0>
    3314:	ldrtmi	r9, [r2], -r0, lsl #4
    3318:	andge	pc, r4, sp, asr #17
    331c:	msreq	CPSR_xc, #192, 2	; 0x30
    3320:			; <UNDEFINED> instruction: 0xf7fe2001
    3324:	strcc	lr, [r1], #-4060	; 0xfffff024
    3328:	strbmi	r4, [r1], -sl, lsr #12
    332c:			; <UNDEFINED> instruction: 0xf7fe4638
    3330:	stmdacs	r0, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    3334:			; <UNDEFINED> instruction: 0xf8ddd0d8
    3338:			; <UNDEFINED> instruction: 0xf1b9a01c
    333c:	andsle	r0, r2, r0, lsl #30
    3340:			; <UNDEFINED> instruction: 0xf7fe4648
    3344:			; <UNDEFINED> instruction: 0x4604effe
    3348:			; <UNDEFINED> instruction: 0xf8dfb168
    334c:	andcs	r1, r5, #244, 20	; 0xf4000
    3350:	ldrbtmi	r2, [r9], #-0
    3354:	mcr	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    3358:	andcs	r4, r1, r1, lsl #12
    335c:	svc	0x00bef7fe
    3360:			; <UNDEFINED> instruction: 0xf7ff4620
    3364:	strbmi	lr, [r0], -r4, lsr #16
    3368:	stcl	7, cr15, [r6, #1016]	; 0x3f8
    336c:	cfstrsls	mvf14, [r8, #-764]	; 0xfffffd04
    3370:			; <UNDEFINED> instruction: 0x9c0ca913
    3374:	stmib	sp, {r3, r5, r9, sl, lr}^
    3378:	ldrls	r4, [r4], #-1041	; 0xfffffbef
    337c:			; <UNDEFINED> instruction: 0xf80cf002
    3380:	vsub.i8	d18, d0, d0
    3384:			; <UNDEFINED> instruction: 0xf8df84d3
    3388:			; <UNDEFINED> instruction: 0x46381abc
    338c:	blt	fee41710 <__assert_fail@plt+0xfee3f268>
    3390:			; <UNDEFINED> instruction: 0xf7fe4479
    3394:	blls	23e9bc <__assert_fail@plt+0x23c514>
    3398:	ldrbtmi	r9, [fp], #3347	; 0xd13
    339c:	svceq	0x00db43db
    33a0:			; <UNDEFINED> instruction: 0xf8df9307
    33a4:	ldrbtmi	r3, [fp], #-2728	; 0xfffff558
    33a8:	bcc	43ebd0 <__assert_fail@plt+0x43c728>
    33ac:	ldmdblt	fp, {r0, r1, r3, r5, r7, r8, sl, fp, sp, lr}
    33b0:	blcs	29fd4 <__assert_fail@plt+0x27b2c>
    33b4:	ldrhi	pc, [lr], #0
    33b8:	ldrtmi	r2, [r8], -r0, lsl #2
    33bc:	mrc	7, 5, APSR_nzcv, cr6, cr14, {7}
    33c0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    33c4:	strbhi	pc, [r3, #0]!	; <UNPREDICTABLE>
    33c8:	stmiavs	r8!, {r0, r4, r8, r9, fp, ip, pc}
    33cc:	ldmvs	fp, {r0, r1, r4, r8, ip, sp, pc}
    33d0:	andle	r4, r2, r3, lsl #5
    33d4:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    33d8:	blls	4a7424 <__assert_fail@plt+0x4a4f7c>
    33dc:	tstlt	r3, r8, ror #17
    33e0:	addmi	r6, r3, #10158080	; 0x9b0000
    33e4:			; <UNDEFINED> instruction: 0xf7ffd002
    33e8:	andsls	lr, r2, r8, asr #16
    33ec:	ldrdcc	pc, [r8], -fp
    33f0:			; <UNDEFINED> instruction: 0xf8dfb37b
    33f4:	strcs	r9, [r0], #-2652	; 0xfffff5a4
    33f8:	bhi	164177c <__assert_fail@plt+0x163f2d4>
    33fc:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    3400:			; <UNDEFINED> instruction: 0xf0014620
    3404:	ldmdacs	r2, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    3408:	ldm	pc, {r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    340c:	mrspl	pc, (UNDEF: 70)	; <UNPREDICTABLE>
    3410:	stcge	8, cr2, [sl, #-220]	; 0xffffff24
    3414:	blls	fe96e044 <__assert_fail@plt+0xfe96bb9c>
    3418:	vdupvc.32	d21, r8
    341c:			; <UNDEFINED> instruction: 0x575a6c72
    3420:			; <UNDEFINED> instruction: 0xf8df004c
    3424:	ldmdage	r4, {r2, r4, r5, r9, fp, ip}
    3428:	ldrbtmi	r6, [r9], #-2346	; 0xfffff6d6
    342c:			; <UNDEFINED> instruction: 0xf908f001
    3430:			; <UNDEFINED> instruction: 0x46219a14
    3434:			; <UNDEFINED> instruction: 0xf7fe4630
    3438:	stmdacs	r0, {r2, r3, r8, sl, fp, sp, lr, pc}
    343c:	strhi	pc, [lr, #64]	; 0x40
    3440:	bcc	6417c4 <__assert_fail@plt+0x63f31c>
    3444:	andcs	r3, r0, #16777216	; 0x1000000
    3448:	ldrbtmi	r9, [fp], #-532	; 0xfffffdec
    344c:	addsmi	r6, ip, #10158080	; 0x9b0000
    3450:	blls	2383b0 <__assert_fail@plt+0x235f08>
    3454:	vqdmlsl.s<illegal width 8>	q1, d0, d0
    3458:	cfstrsvs	mvf8, [sp, #308]!	; 0x134
    345c:			; <UNDEFINED> instruction: 0xf89ae7a6
    3460:	ldreq	r3, [fp, -r4]
    3464:	addhi	pc, r2, r0, asr #2
    3468:	ldmdage	r4, {r1, r3, r5, r7, r8, fp, sp, lr}
    346c:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3470:	andeq	pc, r8, #134217731	; 0x8000003
    3474:			; <UNDEFINED> instruction: 0xf0014479
    3478:	strb	pc, [r1, r3, ror #17]!	; <UNPREDICTABLE>
    347c:	ldmdage	r1, {r0, r3, r5, r7, fp, sp, lr}
    3480:			; <UNDEFINED> instruction: 0xf914f001
    3484:	stmdacs	r0, {r2, r4, ip, pc}
    3488:			; <UNDEFINED> instruction: 0xf8dfd1d2
    348c:	ldmdage	r4, {r3, r4, r6, r7, r8, fp, ip}
    3490:	ldrbtmi	r6, [r9], #-2218	; 0xfffff756
    3494:			; <UNDEFINED> instruction: 0xf8d4f001
    3498:			; <UNDEFINED> instruction: 0xf8dfe7ca
    349c:	ldmdage	r4, {r2, r3, r6, r7, r8, fp, ip}
    34a0:	ldrbtmi	r6, [r9], #-2154	; 0xfffff796
    34a4:	cdp	7, 1, cr14, cr8, cr2, {6}
    34a8:	vstmdbvs	sl!, {s3-s18}
    34ac:			; <UNDEFINED> instruction: 0xe7bda814
    34b0:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    34b4:	stmdavs	sl!, {r2, r4, fp, sp, pc}
    34b8:			; <UNDEFINED> instruction: 0xe7b74479
    34bc:	strbmi	r6, [r9], -sl, lsr #26
    34c0:	ldmib	r5, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    34c4:	b	148c0f4 <__assert_fail@plt+0x1489c4c>
    34c8:	adcsle	r0, r9, r3, lsl #2
    34cc:	muleq	r4, sl, r8
    34d0:	vmov.i32	d20, #-2130706432	; 0x81000000
    34d4:			; <UNDEFINED> instruction: 0xf0011001
    34d8:	strtmi	pc, [r1], -fp, ror #20
    34dc:	ldrtmi	r4, [r0], -r2, lsl #12
    34e0:	ldc	7, cr15, [r6], #1016	; 0x3f8
    34e4:	ldmib	r5, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    34e8:	b	148c110 <__assert_fail@plt+0x1489c68>
    34ec:	adcle	r0, r7, r3, lsl #2
    34f0:	ldmib	r5, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    34f4:	ldmdage	r4, {r4, r8, r9, sp}
    34f8:			; <UNDEFINED> instruction: 0xf0014641
    34fc:	bls	541788 <__assert_fail@plt+0x53f2e0>
    3500:	ldrtmi	r4, [r0], -r1, lsr #12
    3504:	stc	7, cr15, [r4], #1016	; 0x3f8
    3508:			; <UNDEFINED> instruction: 0xf8dfe797
    350c:	ldmdage	r4, {r2, r5, r6, r8, fp, ip}
    3510:	movwcs	lr, #59861	; 0xe9d5
    3514:			; <UNDEFINED> instruction: 0xe7f04479
    3518:	movwcs	lr, #51669	; 0xc9d5
    351c:	tsteq	r3, r2, asr sl
    3520:	ldrb	sp, [r3, lr, lsl #1]
    3524:	ldmdage	r2, {r0, r3, r5, r6, r7, fp, sp, lr}
    3528:	blx	febbf534 <__assert_fail@plt+0xfebbd08c>
    352c:	andsls	r4, r4, r2, lsl #12
    3530:			; <UNDEFINED> instruction: 0xf47f2800
    3534:			; <UNDEFINED> instruction: 0xe783af7e
    3538:	ldmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    353c:	stmiavs	sl!, {r2, r4, fp, sp, pc}^
    3540:			; <UNDEFINED> instruction: 0xe7734479
    3544:	ldmdage	r1, {r0, r3, r5, r7, fp, sp, lr}
    3548:			; <UNDEFINED> instruction: 0xf8b0f001
    354c:	andsls	r4, r4, r2, lsl #12
    3550:			; <UNDEFINED> instruction: 0xf47f2800
    3554:	ldrb	sl, [r3, -lr, ror #30]!
    3558:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    355c:	stmiavs	sl!, {r2, r4, fp, sp, pc}
    3560:			; <UNDEFINED> instruction: 0xe7634479
    3564:	ldrb	r6, [lr, r9, ror #18]
    3568:	strb	r6, [ip, r9, lsr #18]!
    356c:			; <UNDEFINED> instruction: 0xf7fe200b
    3570:	stmdacs	r0, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    3574:	ldrbthi	pc, [r7], #0	; <UNPREDICTABLE>
    3578:	strmi	r6, [r1], -fp, lsr #19
    357c:	vmov.i32	d25, #180	; 0x000000b4
    3580:			; <UNDEFINED> instruction: 0xf0020008
    3584:	bls	543320 <__assert_fail@plt+0x540e78>
    3588:	ldrtmi	r4, [r0], -r1, lsr #12
    358c:	stcl	7, cr15, [r0], #-1016	; 0xfffffc08
    3590:	stclcs	7, cr14, [r3, #-332]	; 0xfffffeb4
    3594:	andeq	pc, r3, #-2147483648	; 0x80000000
    3598:	vqadd.s8	d6, d16, d10
    359c:	bl	e4564 <__assert_fail@plt+0xe20bc>
    35a0:	sbcsvs	r0, ip, r5, lsl #7
    35a4:	bllt	8c15a8 <__assert_fail@plt+0x8bf100>
    35a8:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    35ac:	vstrls.16	s20, [r8, #-46]	; 0xffffffd2	; <UNPREDICTABLE>
    35b0:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    35b4:	ldrls	r9, [r6], #-1045	; 0xfffffbeb
    35b8:	ldrdcs	pc, [r4, -r3]!
    35bc:	ldrls	r4, [r8], #-1576	; 0xfffff9d8
    35c0:	bcs	43ede8 <__assert_fail@plt+0x43c940>
    35c4:	stc2	0, cr15, [r0], #4
    35c8:	vhsub.u8	d20, d16, d16
    35cc:			; <UNDEFINED> instruction: 0xf8df83a1
    35d0:	mrc	8, 0, r1, cr8, cr0, {5}
    35d4:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    35d8:	stmiapl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    35dc:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    35e0:			; <UNDEFINED> instruction: 0xf8dd9b08
    35e4:	ldrbtmi	fp, [sp], #-92	; 0xffffffa4
    35e8:	svceq	0x00db43db
    35ec:			; <UNDEFINED> instruction: 0xf8df9307
    35f0:	ldrbtmi	r3, [fp], #-2200	; 0xfffff768
    35f4:	bcc	43ee20 <__assert_fail@plt+0x43c978>
    35f8:	ldrdcc	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    35fc:	blls	1f1a70 <__assert_fail@plt+0x1ef5c8>
    3600:			; <UNDEFINED> instruction: 0xf0002b00
    3604:	mrc	3, 0, r8, cr8, cr11, {7}
    3608:	tstcs	r0, r0, lsl sl
    360c:	stc	7, cr15, [lr, #1016]	; 0x3f8
    3610:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3614:	strthi	pc, [sp], #0
    3618:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    361c:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    3620:	bcc	fe43ee48 <__assert_fail@plt+0xfe43c9a0>
    3624:	addsmi	r6, ip, #11206656	; 0xab0000
    3628:	teqhi	r1, r0, lsl #1	; <UNPREDICTABLE>
    362c:			; <UNDEFINED> instruction: 0xf0014620
    3630:	ldmdacs	sl, {r0, r1, r3, r4, r7, fp, ip, sp, lr, pc}
    3634:	ldm	pc, {r0, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3638:	tsteq	pc, r0, lsl r0	; <UNPREDICTABLE>
    363c:	rscseq	r0, r8, r8, lsl #2
    3640:	rsceq	r0, r1, r8, ror #1
    3644:	ldrdeq	r0, [ip], #6
    3648:	smlawteq	r3, r1, r0, r0
    364c:	tsteq	r9, r0, lsr #2
    3650:	andseq	r0, fp, r6, lsl r1
    3654:	eoreq	r0, r0, r0, lsr #32
    3658:	eoreq	r0, r0, r0, lsr #32
    365c:	eoreq	r0, r0, r0, lsr #32
    3660:	strhteq	r0, [r4], r2
    3664:	subseq	r0, ip, r2, rrx
    3668:	subeq	r0, r3, lr, asr #32
    366c:	eoreq	r0, r4, sp, lsr r0
    3670:	tstcs	r0, #3588096	; 0x36c000
    3674:	tsteq	r3, r2, asr sl
    3678:	movwcs	sp, #306	; 0x132
    367c:	tstls	r8, #16777216	; 0x1000000
    3680:	mrc	7, 0, lr, cr9, cr0, {6}
    3684:	ldmdage	r8, {r4, r9, fp, ip}
    3688:	ldrdcs	pc, [ip], #-139	; 0xffffff75
    368c:			; <UNDEFINED> instruction: 0xffd8f000
    3690:			; <UNDEFINED> instruction: 0x46219a18
    3694:			; <UNDEFINED> instruction: 0xf7fe4630
    3698:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    369c:			; <UNDEFINED> instruction: 0xf8dfd0ed
    36a0:	andcs	r1, r5, #240, 14	; 0x3c00000
    36a4:	andcs	r4, r0, r9, ror r4
    36a8:	stc	7, cr15, [r4], {254}	; 0xfe
    36ac:	andcs	r4, r1, r1, lsl #12
    36b0:	ldc	7, cr15, [r8], #1016	; 0x3f8
    36b4:	bne	fe43ef1c <__assert_fail@plt+0xfe43ca74>
    36b8:			; <UNDEFINED> instruction: 0xf8dba818
    36bc:	strb	r2, [r5, r8, asr #32]!
    36c0:	ldrdeq	pc, [r8], #-139	; 0xffffff75
    36c4:			; <UNDEFINED> instruction: 0xf934f006
    36c8:	strmi	r4, [r2], -r1, lsr #12
    36cc:	andsls	r4, r8, #48, 12	; 0x3000000
    36d0:	bl	fefc16d0 <__assert_fail@plt+0xfefbf228>
    36d4:	ldmib	fp, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    36d8:	b	148c318 <__assert_fail@plt+0x1489e70>
    36dc:	sbcle	r0, ip, r3, lsl #2
    36e0:	muleq	r4, sl, r8
    36e4:	vmov.i32	d20, #-2130706432	; 0x81000000
    36e8:			; <UNDEFINED> instruction: 0xf0011001
    36ec:	strmi	pc, [r2], -r1, ror #18
    36f0:	ldmib	fp, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    36f4:	b	148c32c <__assert_fail@plt+0x1489e84>
    36f8:	adcsle	r0, lr, r3, lsl #2
    36fc:	ldmdals	r8, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3700:	stc	7, cr15, [r2], {254}	; 0xfe
    3704:			; <UNDEFINED> instruction: 0x178cf8df
    3708:	andcs	r2, r0, r5, lsl #4
    370c:			; <UNDEFINED> instruction: 0xf7fe4479
    3710:			; <UNDEFINED> instruction: 0xf7feec52
    3714:			; <UNDEFINED> instruction: 0xf8dfed62
    3718:	andcs	r1, r5, #128, 14	; 0x2000000
    371c:	sxtab16mi	r4, r0, r9, ror #8
    3720:			; <UNDEFINED> instruction: 0xf7fe2000
    3724:			; <UNDEFINED> instruction: 0xf7feec48
    3728:			; <UNDEFINED> instruction: 0xf8dfed58
    372c:	andcs	r1, r5, #112, 14	; 0x1c00000
    3730:			; <UNDEFINED> instruction: 0x46074479
    3734:			; <UNDEFINED> instruction: 0xf7fe2000
    3738:			; <UNDEFINED> instruction: 0xf7feec3e
    373c:			; <UNDEFINED> instruction: 0xf8dfed4e
    3740:	andcs	r1, r5, #96, 14	; 0x1800000
    3744:	sxtab16mi	r4, r1, r9, ror #8
    3748:			; <UNDEFINED> instruction: 0xf7fe2000
    374c:			; <UNDEFINED> instruction: 0xf7feec34
    3750:	bl	23ec68 <__assert_fail@plt+0x23c7c0>
    3754:	movwcc	r0, #17159	; 0x4307
    3758:	strmi	r4, [r1], -fp, asr #8
    375c:	andcs	r1, r1, pc, asr r8
    3760:			; <UNDEFINED> instruction: 0xf7fe4639
    3764:	pkhtbmi	lr, r1, lr, asr #22
    3768:			; <UNDEFINED> instruction: 0xf0402800
    376c:	svccs	0x00008287
    3770:	addhi	pc, r4, #0
    3774:			; <UNDEFINED> instruction: 0x172cf8df
    3778:	andcs	r4, r1, sl, lsr r6
    377c:			; <UNDEFINED> instruction: 0xf7fe4479
    3780:			; <UNDEFINED> instruction: 0xf8dfec52
    3784:	ldmdage	r8, {r2, r5, r8, r9, sl, ip}
    3788:	movwcs	lr, #35291	; 0x89db
    378c:			; <UNDEFINED> instruction: 0xf0004479
    3790:	bls	6434f4 <__assert_fail@plt+0x64104c>
    3794:	ldrtmi	r4, [r0], -r1, lsr #12
    3798:	bl	16c1798 <__assert_fail@plt+0x16bf2f0>
    379c:			; <UNDEFINED> instruction: 0xf89ae77d
    37a0:	ldmib	fp, {r2}^
    37a4:			; <UNDEFINED> instruction: 0xf010230a
    37a8:			; <UNDEFINED> instruction: 0xf0000004
    37ac:			; <UNDEFINED> instruction: 0xf8df829f
    37b0:	ldmdage	r8, {r2, r3, r4, r5, r6, r7, r9, sl, ip}
    37b4:			; <UNDEFINED> instruction: 0xf0004479
    37b8:	strb	pc, [r9, -r3, asr #30]!	; <UNPREDICTABLE>
    37bc:			; <UNDEFINED> instruction: 0x1014f8db
    37c0:			; <UNDEFINED> instruction: 0xf001a816
    37c4:	strmi	pc, [r2], -r1, ror #18
    37c8:	stmdacs	r0, {r3, r4, ip, pc}
    37cc:	svcge	0x0061f47f
    37d0:			; <UNDEFINED> instruction: 0xf8dfe753
    37d4:	ldmdage	r8, {r2, r3, r4, r6, r7, r9, sl, ip}
    37d8:			; <UNDEFINED> instruction: 0x2010f8db
    37dc:			; <UNDEFINED> instruction: 0xf0004479
    37e0:	bls	6434a4 <__assert_fail@plt+0x640ffc>
    37e4:			; <UNDEFINED> instruction: 0xf8dbe755
    37e8:	ldmdage	r5, {r4, ip}
    37ec:			; <UNDEFINED> instruction: 0xff5ef000
    37f0:	andsls	r4, r8, r2, lsl #12
    37f4:			; <UNDEFINED> instruction: 0xf47f2800
    37f8:	ldr	sl, [lr, -ip, asr #30]!
    37fc:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    3800:			; <UNDEFINED> instruction: 0xf8dba818
    3804:	ldrbtmi	r2, [r9], #-16
    3808:			; <UNDEFINED> instruction: 0xf89ae7e9
    380c:	ldreq	r3, [pc, -r4]
    3810:	eorhi	pc, r5, #64, 2
    3814:			; <UNDEFINED> instruction: 0x2018f8db
    3818:			; <UNDEFINED> instruction: 0xf8dfa818
    381c:	vqshlu.s64	d17, d12, #2
    3820:	ldrbtmi	r0, [r9], #-520	; 0xfffffdf8
    3824:			; <UNDEFINED> instruction: 0xff0cf000
    3828:			; <UNDEFINED> instruction: 0xf8dbe732
    382c:	ldmdage	r5, {r3, ip}
    3830:			; <UNDEFINED> instruction: 0xff3cf000
    3834:	stmdacs	r0, {r3, r4, ip, pc}
    3838:	svcge	0x002af47f
    383c:			; <UNDEFINED> instruction: 0x167cf8df
    3840:			; <UNDEFINED> instruction: 0xf8dba818
    3844:	ldrbtmi	r2, [r9], #-8
    3848:			; <UNDEFINED> instruction: 0xf8dfe720
    384c:	ldmdage	r8, {r2, r4, r5, r6, r9, sl, ip}
    3850:	ldrdcs	pc, [r0], -fp
    3854:			; <UNDEFINED> instruction: 0xe7194479
    3858:			; <UNDEFINED> instruction: 0x1668f8df
    385c:			; <UNDEFINED> instruction: 0xf8dba818
    3860:	ldrbtmi	r2, [r9], #-4
    3864:			; <UNDEFINED> instruction: 0xf8dbe712
    3868:	str	r1, [r9, ip]!
    386c:			; <UNDEFINED> instruction: 0x1658f8df
    3870:			; <UNDEFINED> instruction: 0xf8dba818
    3874:	ldrbtmi	r2, [r9], #-12
    3878:			; <UNDEFINED> instruction: 0xf8dbe7b1
    387c:	ldr	r1, [r4, r8]!
    3880:			; <UNDEFINED> instruction: 0x1648f8df
    3884:			; <UNDEFINED> instruction: 0xf8dba818
    3888:	ldrbtmi	r2, [r9], #-8
    388c:	blls	23d730 <__assert_fail@plt+0x23b288>
    3890:	vqdmlsl.s<illegal width 8>	q1, d0, d0
    3894:			; <UNDEFINED> instruction: 0xf8db82b3
    3898:	strt	fp, [sp], r0, rrx
    389c:			; <UNDEFINED> instruction: 0x3630f8df
    38a0:			; <UNDEFINED> instruction: 0xf8df2400
    38a4:	ldrbtmi	r1, [fp], #-1584	; 0xfffff9d0
    38a8:	ldrbtmi	r9, [r9], #-1049	; 0xfffffbe7
    38ac:	ldrmi	lr, [sl], #-2509	; 0xfffff633
    38b0:	ldrdcc	pc, [r4, -r3]!
    38b4:	ldrls	r9, [lr], #-1052	; 0xfffffbe4
    38b8:	mcr	6, 0, r4, cr8, cr8, {0}
    38bc:			; <UNDEFINED> instruction: 0xf7fe3a10
    38c0:	stmdals	r8, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    38c4:			; <UNDEFINED> instruction: 0xf001a91d
    38c8:	adcmi	pc, r0, #25856	; 0x6500
    38cc:	subhi	pc, r8, #64, 6
    38d0:			; <UNDEFINED> instruction: 0xf8df9b08
    38d4:			; <UNDEFINED> instruction: 0xf8dfb604
    38d8:	cfmsub32ls	mvax0, mvfx9, mvfx13, mvfx4
    38dc:	ldrbtmi	r4, [r9], #1275	; 0x4fb
    38e0:	svceq	0x00db43db
    38e4:	blvs	ffce8508 <__assert_fail@plt+0xffce6060>
    38e8:	blls	1f1d5c <__assert_fail@plt+0x1ef8b4>
    38ec:			; <UNDEFINED> instruction: 0xf0002b00
    38f0:	mrc	1, 0, r8, cr8, cr1, {5}
    38f4:	tstcs	r0, r0, lsl sl
    38f8:	ldc	7, cr15, [r8], {254}	; 0xfe
    38fc:	stmdacs	r0, {r2, r9, sl, lr}
    3900:	msrhi	SPSR_x, #0
    3904:	ldrdcc	pc, [r8], -fp
    3908:			; <UNDEFINED> instruction: 0xf8dfb353
    390c:	strcs	r8, [r0, #-1492]	; 0xfffffa2c
    3910:	ldrbvc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    3914:	ldrbtmi	r4, [pc], #-1272	; 391c <__assert_fail@plt+0x1474>
    3918:			; <UNDEFINED> instruction: 0xf0004628
    391c:	ldmdacs	ip, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    3920:	ldm	pc, {r0, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3924:	stmiage	lr!, {ip, sp, lr, pc}
    3928:	fstmiaxvc	r5, {d8-d83}	;@ Deprecated
    392c:	rsbvs	r6, r9, r6, ror sp
    3930:	strne	r4, [pc], #-3157	; 3938 <__assert_fail@plt+0x1490>
    3934:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    3938:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    393c:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    3940:	eoreq	r4, r8, r4, lsl r0
    3944:	movwcs	lr, #35286	; 0x89d6
    3948:	tsteq	r3, r2, asr sl
    394c:			; <UNDEFINED> instruction: 0xf8dfd118
    3950:	strcc	r3, [r1, #-1432]	; 0xfffffa68
    3954:	andsls	r2, lr, #0, 4
    3958:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    395c:	bicsle	r4, fp, #-805306359	; 0xd0000009
    3960:	blcs	2a588 <__assert_fail@plt+0x280e0>
    3964:	blls	77a580 <__assert_fail@plt+0x7780d8>
    3968:	movwcs	lr, #51667	; 0xc9d3
    396c:			; <UNDEFINED> instruction: 0xf0404313
    3970:	blvs	ffda3bf4 <__assert_fail@plt+0xffda174c>
    3974:	ldmib	r6, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    3978:	b	148c5a8 <__assert_fail@plt+0x148a100>
    397c:	rscle	r0, r6, r3, lsl #2
    3980:	muleq	r4, sl, r8
    3984:	vmov.i32	d20, #-2130706432	; 0x81000000
    3988:			; <UNDEFINED> instruction: 0xf0011001
    398c:			; <UNDEFINED> instruction: 0x4602f811
    3990:	strtmi	r4, [r0], -r9, lsr #12
    3994:	b	1741994 <__assert_fail@plt+0x173f4ec>
    3998:	sbcsle	r2, r8, r0, lsl #16
    399c:	strbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    39a0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    39a4:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
    39a8:	ldmdage	lr, {r2, r3, r8, r9, sp}
    39ac:			; <UNDEFINED> instruction: 0xf0004649
    39b0:	bls	7c32d4 <__assert_fail@plt+0x7c0e2c>
    39b4:	strtmi	r4, [r0], -r9, lsr #12
    39b8:	b	12c19b8 <__assert_fail@plt+0x12bf510>
    39bc:	ldmvs	r1!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    39c0:			; <UNDEFINED> instruction: 0xf001a81b
    39c4:	strmi	pc, [r2], -r1, ror #16
    39c8:	stmdacs	r0, {r1, r2, r3, r4, ip, pc}
    39cc:	ldr	sp, [lr, r0, ror #3]!
    39d0:	ldmdage	lr, {r1, r4, r5, r6, r7, fp, sp, lr}
    39d4:			; <UNDEFINED> instruction: 0xf0004641
    39d8:	bls	7c32ac <__assert_fail@plt+0x7c0e04>
    39dc:	strtmi	r4, [r0], -r9, lsr #12
    39e0:	b	dc19e0 <__assert_fail@plt+0xdbf538>
    39e4:	ldmvs	r1!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    39e8:			; <UNDEFINED> instruction: 0xf000a819
    39ec:			; <UNDEFINED> instruction: 0x4602fe5f
    39f0:	stmdacs	r0, {r1, r2, r3, r4, ip, pc}
    39f4:	str	sp, [sl, ip, asr #3]!
    39f8:	ldmdage	lr, {r1, r4, r5, r7, fp, sp, lr}
    39fc:			; <UNDEFINED> instruction: 0xe7ea4639
    3a00:	ldmdage	ip, {r0, r4, r5, r6, r8, fp, sp, lr}
    3a04:			; <UNDEFINED> instruction: 0xf840f001
    3a08:	andsls	r4, lr, r2, lsl #12
    3a0c:			; <UNDEFINED> instruction: 0xd1bf2800
    3a10:			; <UNDEFINED> instruction: 0xf8dfe79d
    3a14:	ldmdage	lr, {r2, r3, r4, r6, r7, sl, ip}
    3a18:	ldrbtmi	r6, [r9], #-2418	; 0xfffff68e
    3a1c:	ldmdbvs	r1!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3a20:			; <UNDEFINED> instruction: 0xf000a81a
    3a24:	strmi	pc, [r2], -r3, asr #28
    3a28:	stmdacs	r0, {r1, r2, r3, r4, ip, pc}
    3a2c:			; <UNDEFINED> instruction: 0xe78ed1b0
    3a30:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    3a34:	ldmdbvs	r2!, {r1, r2, r3, r4, fp, sp, pc}
    3a38:			; <UNDEFINED> instruction: 0xe7cc4479
    3a3c:	mulcc	r4, sl, r8
    3a40:	strle	r0, [r4, #-1819]!	; 0xfffff8e5
    3a44:	ldmdage	lr, {r1, r4, r5, r7, r8, fp, sp, lr}
    3a48:	strtne	pc, [ip], #2271	; 0x8df
    3a4c:	andeq	pc, r8, #134217731	; 0x8000003
    3a50:			; <UNDEFINED> instruction: 0xf0004479
    3a54:			; <UNDEFINED> instruction: 0xe7acfdf5
    3a58:	ldmdage	r9, {r0, r4, r5, r7, fp, sp, lr}
    3a5c:	cdp2	0, 2, cr15, cr6, cr0, {0}
    3a60:	stmdacs	r0, {r1, r2, r3, r4, ip, pc}
    3a64:			; <UNDEFINED> instruction: 0xf8dfd1a5
    3a68:	ldmdage	lr, {r2, r4, r7, sl, ip}
    3a6c:	ldrbtmi	r6, [r9], #-2226	; 0xfffff74e
    3a70:	stc2l	0, cr15, [r6]
    3a74:			; <UNDEFINED> instruction: 0xf8dfe79d
    3a78:	ldmdage	lr, {r3, r7, sl, ip}
    3a7c:	ldrbtmi	r6, [r9], #-2098	; 0xfffff7ce
    3a80:			; <UNDEFINED> instruction: 0xf8dfe7a9
    3a84:	ldmdage	lr, {r7, sl, ip}
    3a88:	ldrbtmi	r6, [r9], #-2162	; 0xfffff78e
    3a8c:	andcs	lr, fp, r3, lsr #15
    3a90:	bl	e41a90 <__assert_fail@plt+0xe3f5e8>
    3a94:			; <UNDEFINED> instruction: 0xf0002800
    3a98:	ldmibvs	r3!, {r1, r2, r5, r6, r9, pc}
    3a9c:	andsls	r4, lr, r1, lsl #12
    3aa0:	andeq	pc, r8, r3, asr #7
    3aa4:	ldc2l	0, cr15, [r4], {2}
    3aa8:	andcs	lr, r2, r3, lsl #15
    3aac:	stmiblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ab0:			; <UNDEFINED> instruction: 0xf0004650
    3ab4:	smlabbcs	r0, r7, sp, pc	; <UNPREDICTABLE>
    3ab8:			; <UNDEFINED> instruction: 0xf7fe4606
    3abc:			; <UNDEFINED> instruction: 0xf8dfea00
    3ac0:	ldrtmi	r1, [r0], -r8, asr #8
    3ac4:			; <UNDEFINED> instruction: 0xf7fe4479
    3ac8:			; <UNDEFINED> instruction: 0xf8dfe9ee
    3acc:	cfldrs	mvf1, [pc, #256]	; 3bd4 <__assert_fail@plt+0x172c>
    3ad0:			; <UNDEFINED> instruction: 0x46300bd8
    3ad4:	andcs	r4, r4, #2030043136	; 0x79000000
    3ad8:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3adc:			; <UNDEFINED> instruction: 0xf0002800
    3ae0:			; <UNDEFINED> instruction: 0xf8df8299
    3ae4:	andcs	r1, r4, #44, 8	; 0x2c000000
    3ae8:	bleq	ff47f16c <__assert_fail@plt+0xff47ccc4>
    3aec:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3af0:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3af4:			; <UNDEFINED> instruction: 0xf0002800
    3af8:			; <UNDEFINED> instruction: 0xf8df8289
    3afc:	andcs	r1, r4, #24, 8	; 0x18000000
    3b00:	bleq	ff2ff184 <__assert_fail@plt+0xff2fccdc>
    3b04:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3b08:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b0c:			; <UNDEFINED> instruction: 0xf0002800
    3b10:			; <UNDEFINED> instruction: 0xf8df8279
    3b14:	andcs	r1, r4, #4, 8	; 0x4000000
    3b18:	bleq	ff17f19c <__assert_fail@plt+0xff17ccf4>
    3b1c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3b20:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b24:			; <UNDEFINED> instruction: 0xf0002800
    3b28:	ldmibmi	ip!, {r0, r3, r5, r6, r9, pc}^
    3b2c:	lfm	f2, 4, [pc, #16]	; 3b44 <__assert_fail@plt+0x169c>
    3b30:	ldrtmi	r0, [r0], -r0, asr #23
    3b34:			; <UNDEFINED> instruction: 0xf7fe4479
    3b38:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3b3c:	subshi	pc, sl, #0
    3b40:	andcs	r4, r4, #4046848	; 0x3dc000
    3b44:	bleq	feebf1c8 <__assert_fail@plt+0xfeebcd20>
    3b48:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3b4c:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b50:			; <UNDEFINED> instruction: 0xf0002800
    3b54:	blmi	ffce4488 <__assert_fail@plt+0xffce1fe0>
    3b58:	bmi	fe43f380 <__assert_fail@plt+0xfe43ced8>
    3b5c:	bichi	pc, r8, #14614528	; 0xdf0000
    3b60:	ldrbtmi	r2, [fp], #-1792	; 0xfffff900
    3b64:	andsge	pc, ip, sp, asr #17
    3b68:	mcr	4, 0, r4, cr8, cr8, {7}
    3b6c:	rsb	r3, r2, r0, lsl sl
    3b70:	ldrtmi	r2, [r0], -r0, lsl #2
    3b74:	ldrsbtlt	pc, [r8], -r5	; <UNPREDICTABLE>
    3b78:	b	ff641b78 <__assert_fail@plt+0xff63f6d0>
    3b7c:	bne	1fe4c0 <__assert_fail@plt+0x1fc018>
    3b80:	stmdbne	r7, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
    3b84:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3b88:	eorhi	pc, r7, #0
    3b8c:	mrc	12, 0, sl, cr8, cr14, {0}
    3b90:			; <UNDEFINED> instruction: 0x463a1a10
    3b94:			; <UNDEFINED> instruction: 0xf0004620
    3b98:	bls	7c30ec <__assert_fail@plt+0x7c0c44>
    3b9c:	strtmi	r2, [r8], -r0, lsl #2
    3ba0:	ldmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ba4:			; <UNDEFINED> instruction: 0xf0402800
    3ba8:			; <UNDEFINED> instruction: 0xf85b8125
    3bac:	strbmi	r2, [r1], -sl
    3bb0:			; <UNDEFINED> instruction: 0xf0004620
    3bb4:	bls	7c30d0 <__assert_fail@plt+0x7c0c28>
    3bb8:	strtmi	r2, [r8], -r1, lsl #2
    3bbc:	stmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bc0:			; <UNDEFINED> instruction: 0xf0402800
    3bc4:			; <UNDEFINED> instruction: 0xf8d98117
    3bc8:	strbmi	r2, [r1], -r4
    3bcc:			; <UNDEFINED> instruction: 0xf0004620
    3bd0:	bls	7c30b4 <__assert_fail@plt+0x7c0c0c>
    3bd4:	strtmi	r2, [r8], -r2, lsl #2
    3bd8:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bdc:			; <UNDEFINED> instruction: 0xf0402800
    3be0:			; <UNDEFINED> instruction: 0xf8d98109
    3be4:	strbmi	r2, [r1], -r8
    3be8:			; <UNDEFINED> instruction: 0xf0004620
    3bec:	bls	7c3098 <__assert_fail@plt+0x7c0bf0>
    3bf0:	strtmi	r2, [r8], -r3, lsl #2
    3bf4:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bf8:			; <UNDEFINED> instruction: 0xf0402800
    3bfc:			; <UNDEFINED> instruction: 0xf8d980fb
    3c00:	strbmi	r2, [r1], -ip
    3c04:			; <UNDEFINED> instruction: 0xf0004620
    3c08:	bls	7c307c <__assert_fail@plt+0x7c0bd4>
    3c0c:	strtmi	r2, [r8], -r4, lsl #2
    3c10:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c14:			; <UNDEFINED> instruction: 0xf0402800
    3c18:			; <UNDEFINED> instruction: 0xf8d980ed
    3c1c:			; <UNDEFINED> instruction: 0xf005000c
    3c20:	smlabbcs	r5, r7, lr, pc	; <UNPREDICTABLE>
    3c24:	strtmi	r4, [r8], -r2, lsl #12
    3c28:			; <UNDEFINED> instruction: 0xf7fe921e
    3c2c:	stmdacs	r0, {r1, r4, r8, fp, sp, lr, pc}
    3c30:	rschi	pc, r0, r0, asr #32
    3c34:	ldcls	7, cr3, [sp, #-4]
    3c38:	ldmib	r5, {r8, sp}^
    3c3c:	addsmi	r2, r9, #12, 6	; 0x30000000
    3c40:	addsmi	fp, r7, #8, 30
    3c44:	mrc	3, 0, sp, cr8, cr4, {4}
    3c48:			; <UNDEFINED> instruction: 0x46310a90
    3c4c:			; <UNDEFINED> instruction: 0xa01cf8dd
    3c50:	b	ec1c50 <__assert_fail@plt+0xebf7a8>
    3c54:			; <UNDEFINED> instruction: 0xf001981d
    3c58:			; <UNDEFINED> instruction: 0xf7fffb8f
    3c5c:	andcs	fp, fp, fp, lsr r8
    3c60:	b	1441c60 <__assert_fail@plt+0x143f7b8>
    3c64:	stmdacs	r0, {r0, r9, sl, lr}
    3c68:	cmnhi	sp, r0	; <UNPREDICTABLE>
    3c6c:			; <UNDEFINED> instruction: 0x0018f8db
    3c70:	vorr.i32	d25, #136	; 0x00000088
    3c74:			; <UNDEFINED> instruction: 0xf0020008
    3c78:	str	pc, [r9, #-3051]	; 0xfffff415
    3c7c:			; <UNDEFINED> instruction: 0x3018f8db
    3c80:	rsbls	pc, r0, sp, asr #17
    3c84:	smuadvc	r0, r3, r4
    3c88:			; <UNDEFINED> instruction: 0xf413d17f
    3c8c:			; <UNDEFINED> instruction: 0xf0406880
    3c90:	ldreq	r8, [r8, #-186]	; 0xffffff46
    3c94:			; <UNDEFINED> instruction: 0x46c1d575
    3c98:	andcs	r4, r5, #164, 18	; 0x290000
    3c9c:	svcls	0x00182000
    3ca0:			; <UNDEFINED> instruction: 0xf7fe4479
    3ca4:	strbmi	lr, [r7], #-2440	; 0xfffff678
    3ca8:	ldrbtmi	r4, [r9], #-2465	; 0xfffff65f
    3cac:	ldrtmi	r4, [r8], -r2, lsl #12
    3cb0:	bl	fe3c1cb0 <__assert_fail@plt+0xfe3bf808>
    3cb4:			; <UNDEFINED> instruction: 0x3018f8db
    3cb8:	strmi	r0, [r0], #1242	; 0x4da
    3cbc:	cfstr64ge	mvdx15, [r8], #508	; 0x1fc
    3cc0:	svceq	0x0000f1b9
    3cc4:	blls	637ce0 <__assert_fail@plt+0x635838>
    3cc8:			; <UNDEFINED> instruction: 0xf803222c
    3ccc:			; <UNDEFINED> instruction: 0xf1082008
    3cd0:	ldmibmi	r8, {r0, fp}
    3cd4:	blls	60c4f0 <__assert_fail@plt+0x60a048>
    3cd8:	ldrbtmi	r2, [r9], #-0
    3cdc:			; <UNDEFINED> instruction: 0xf7fe4498
    3ce0:	strmi	lr, [r1], -sl, ror #18
    3ce4:			; <UNDEFINED> instruction: 0xf7fe4640
    3ce8:	ldrb	lr, [r1], #2514	; 0x9d2
    3cec:	stc2	0, cr15, [r0], {2}
    3cf0:	strb	r9, [sp], #24
    3cf4:			; <UNDEFINED> instruction: 0xf0019813
    3cf8:			; <UNDEFINED> instruction: 0xf7fefc65
    3cfc:	strcs	fp, [r0], -r3, ror #31
    3d00:			; <UNDEFINED> instruction: 0x46b04633
    3d04:			; <UNDEFINED> instruction: 0xf7ff46b1
    3d08:			; <UNDEFINED> instruction: 0x2600b951
    3d0c:	ldmlt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d10:			; <UNDEFINED> instruction: 0xf6fe42a5
    3d14:	stmibmi	r8, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, pc}
    3d18:	andcs	r4, r5, #32, 12	; 0x2000000
    3d1c:			; <UNDEFINED> instruction: 0xf7fe4479
    3d20:	strtmi	lr, [r9], -sl, asr #18
    3d24:	b	1ac1d24 <__assert_fail@plt+0x1abf87c>
    3d28:	svclt	0x00d0f7fe
    3d2c:			; <UNDEFINED> instruction: 0xf6fe2d00
    3d30:	stmibmi	r2, {r0, r3, r6, r7, r8, r9, sl, fp, sp, pc}
    3d34:	andcs	r4, r5, #32, 12	; 0x2000000
    3d38:			; <UNDEFINED> instruction: 0xf7fe4479
    3d3c:			; <UNDEFINED> instruction: 0x4629e93c
    3d40:	b	1741d40 <__assert_fail@plt+0x173f898>
    3d44:	svclt	0x00bef7fe
    3d48:	ldrtmi	r2, [ip], -r0, lsl #14
    3d4c:	ldmiblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d50:	blcs	2a980 <__assert_fail@plt+0x284d8>
    3d54:	msrhi	CPSR_fsx, r0
    3d58:	ldcge	13, cr10, [sp], {30}
    3d5c:	ldmlt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d60:	adcmi	r9, r5, #8, 26	; 0x200
    3d64:	svcge	0x00b6f6fe
    3d68:			; <UNDEFINED> instruction: 0x46204975
    3d6c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3d70:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d74:			; <UNDEFINED> instruction: 0xf7fe4629
    3d78:			; <UNDEFINED> instruction: 0xf7feea42
    3d7c:			; <UNDEFINED> instruction: 0xf000bfab
    3d80:	ldrbeq	pc, [fp], #3579	; 0xdfb	; <UNPREDICTABLE>
    3d84:	cfstr32ge	mvfx15, [r4], {127}	; 0x7f
    3d88:	stmdbmi	lr!, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}^
    3d8c:	andcs	r2, r0, r5, lsl #4
    3d90:	ldrbtmi	r4, [r9], #-3949	; 0xfffff093
    3d94:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d98:			; <UNDEFINED> instruction: 0x4639447f
    3d9c:	strbmi	r4, [r8], -r2, lsl #12
    3da0:	bl	5c1da0 <__assert_fail@plt+0x5bf8f8>
    3da4:			; <UNDEFINED> instruction: 0x3018f8db
    3da8:	ldrbeq	r4, [r8, #-1664]	; 0xfffff980
    3dac:	blls	639210 <__assert_fail@plt+0x636d68>
    3db0:	stmdbmi	r6!, {r2, r3, r5, sp}^
    3db4:	stmdbeq	r1, {r3, r8, ip, sp, lr, pc}
    3db8:			; <UNDEFINED> instruction: 0xf8032205
    3dbc:	ldrbtmi	r0, [r9], #-8
    3dc0:	andcs	r9, r0, r8, lsl fp
    3dc4:	stmdaeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}
    3dc8:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dcc:			; <UNDEFINED> instruction: 0x46024639
    3dd0:			; <UNDEFINED> instruction: 0xf7fe4640
    3dd4:			; <UNDEFINED> instruction: 0xf8dbeafe
    3dd8:	bl	fe40 <__assert_fail@plt+0xd998>
    3ddc:	ldreq	r0, [r9, #-2057]	; 0xfffff7f7
    3de0:	sbcshi	pc, r0, r0, asr #2
    3de4:	eorcs	r9, ip, #24, 22	; 0x6000
    3de8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3dec:	andcs	pc, r8, r3, lsl #16
    3df0:	ldrb	r4, [r1, -r8, asr #9]
    3df4:	andcs	r4, r5, #1409024	; 0x158000
    3df8:	ldrb	r4, [r4], #-1145	; 0xfffffb87
    3dfc:			; <UNDEFINED> instruction: 0xf0019817
    3e00:			; <UNDEFINED> instruction: 0xf7fef9bd
    3e04:	ldmdbmi	r3, {r0, r1, r5, r6, r8, r9, sl, fp, ip, sp, pc}^
    3e08:	ldrtmi	r2, [r8], -r5, lsl #4
    3e0c:			; <UNDEFINED> instruction: 0xf7fe4479
    3e10:	ldmdbmi	r1, {r1, r4, r6, r7, fp, sp, lr, pc}^
    3e14:			; <UNDEFINED> instruction: 0x46024479
    3e18:			; <UNDEFINED> instruction: 0xf7fe4648
    3e1c:			; <UNDEFINED> instruction: 0xf8dbeada
    3e20:	ldreq	r3, [r9, #-24]	; 0xffffffe8
    3e24:	strle	r4, [ip, #1664]!	; 0x680
    3e28:			; <UNDEFINED> instruction: 0xe73546b9
    3e2c:	andhi	pc, r0, pc, lsr #7
	...
    3e38:	andeq	r9, r1, r8, ror #3
    3e3c:	andeq	r8, r0, sl, asr #3
    3e40:	andeq	r8, r0, r6, ror #2
    3e44:	andeq	r7, r0, r0, lsl pc
    3e48:	andeq	r9, r1, r2, ror ip
    3e4c:	andeq	r7, r0, r2, lsl pc
    3e50:			; <UNDEFINED> instruction: 0x00007ebc
    3e54:	andeq	r7, r0, lr, lsl ip
    3e58:	andeq	r7, r0, lr, lsl #29
    3e5c:	andeq	r9, r1, r2, asr #23
    3e60:	andeq	r7, r0, r8, asr #28
    3e64:	andeq	r7, r0, r6, lsr #28
    3e68:	andeq	r7, r0, sl, lsl #28
    3e6c:	strdeq	r7, [r0], -ip
    3e70:	andeq	r7, r0, r8, lsl #22
    3e74:	andeq	r7, r0, r8, ror sp
    3e78:	andeq	r7, r0, r8, asr sp
    3e7c:	andeq	r9, r1, sl, asr sl
    3e80:	andeq	r7, r0, r2, lsr #27
    3e84:	andeq	r9, r1, r6, lsr #20
    3e88:	andeq	r7, r0, r6, asr #25
    3e8c:	muleq	r0, sl, ip
    3e90:	andeq	r7, r0, ip, lsl ip
    3e94:	andeq	r7, r0, ip, ror ip
    3e98:	andeq	r7, r0, r4, ror ip
    3e9c:	andeq	r7, r0, r8, ror #24
    3ea0:	andeq	r7, r0, ip, asr ip
    3ea4:	andeq	r7, r0, r8, asr #18
    3ea8:	muleq	r0, r0, r8
    3eac:	andeq	r7, r0, r8, ror #16
    3eb0:	ldrdeq	r7, [r0], -ip
    3eb4:			; <UNDEFINED> instruction: 0x00007ab2
    3eb8:	muleq	r0, sl, sl
    3ebc:	andeq	r7, r0, r2, ror sl
    3ec0:	andeq	r7, r0, r0, ror #20
    3ec4:	andeq	r7, r0, sl, asr #20
    3ec8:	andeq	r7, r0, r2, asr #20
    3ecc:	andeq	r7, r0, lr, lsr #20
    3ed0:	andeq	r9, r1, r6, ror #14
    3ed4:	andeq	r7, r0, sl, lsr fp
    3ed8:	andeq	r9, r1, r0, lsr r7
    3edc:	andeq	r7, r0, lr, lsr r7
    3ee0:	andeq	r7, r0, r4, lsr #19
    3ee4:	andeq	r7, r0, r2, lsr #19
    3ee8:			; <UNDEFINED> instruction: 0x000196b4
    3eec:	andeq	r7, r0, sl, lsl #13
    3ef0:	muleq	r0, lr, r8
    3ef4:	andeq	r7, r0, r0, lsl #17
    3ef8:	andeq	r7, r0, ip, ror #16
    3efc:	andeq	r7, r0, sl, asr #16
    3f00:	andeq	r7, r0, r6, lsr r8
    3f04:	andeq	r7, r0, r2, lsr #16
    3f08:	andeq	r7, r0, ip, lsr #19
    3f0c:	andeq	r7, r0, r8, lsr #19
    3f10:	muleq	r0, r6, r9
    3f14:	andeq	r7, r0, r6, lsl #19
    3f18:	andeq	r7, r0, r6, ror r9
    3f1c:	andeq	r7, r0, ip, ror #25
    3f20:	andeq	r7, r0, r2, asr r9
    3f24:	andeq	r7, r0, r2, asr #18
    3f28:	andeq	r7, r0, ip, asr #14
    3f2c:	strdeq	r7, [r0], -r8
    3f30:	andeq	r7, r0, r6, ror #5
    3f34:	andeq	r7, r0, r6, asr #13
    3f38:	andeq	r7, r0, r4, ror r5
    3f3c:	andeq	r7, r0, r8, asr r5
    3f40:	andeq	r7, r0, r2, lsr #10
    3f44:	strdeq	r7, [r0], -r6
    3f48:	strdeq	r7, [r0], -r8
    3f4c:	ldrdeq	r7, [r0], -r2
    3f50:	andeq	r7, r0, r8, asr #9
    3f54:	andeq	r7, r0, r4, lsl #11
    3f58:	andeq	r7, r0, ip, ror r1
    3f5c:	andcs	r4, r5, #770048	; 0xbc000
    3f60:			; <UNDEFINED> instruction: 0xf7ff4479
    3f64:	stmdbmi	lr!, {r5, r7, r8, r9, fp, ip, sp, pc}
    3f68:	andcs	r2, r1, fp, lsl #4
    3f6c:			; <UNDEFINED> instruction: 0xf7fe4479
    3f70:	stmdbmi	ip!, {r1, r3, r4, r6, fp, sp, lr, pc}
    3f74:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3f78:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f7c:	andcs	r4, r1, r1, lsl #12
    3f80:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f84:			; <UNDEFINED> instruction: 0xf53f04da
    3f88:			; <UNDEFINED> instruction: 0xf7ffae9e
    3f8c:	stmdbmi	r6!, {r0, r7, r8, r9, fp, ip, sp, pc}
    3f90:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3f94:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f98:	andcs	r4, r1, r1, lsl #12
    3f9c:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fa0:	andcs	r4, r5, #557056	; 0x88000
    3fa4:	ldrbtmi	r2, [r9], #-0
    3fa8:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fac:	andcs	r4, r1, r1, lsl #12
    3fb0:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fb4:	blcs	2abe0 <__assert_fail@plt+0x28738>
    3fb8:	mcrge	4, 4, pc, cr12, cr14, {1}	; <UNPREDICTABLE>
    3fbc:	ldcge	13, cr10, [sp], {30}
    3fc0:	ldmdalt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fc4:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fc8:	andcs	r4, r5, #409600	; 0x64000
    3fcc:			; <UNDEFINED> instruction: 0xf7fd4479
    3fd0:			; <UNDEFINED> instruction: 0x4601eff2
    3fd4:			; <UNDEFINED> instruction: 0xf7fe2001
    3fd8:	ldmdbmi	r6, {r1, r2, r5, fp, sp, lr, pc}
    3fdc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3fe0:	svc	0x00e8f7fd
    3fe4:	andcs	r4, r1, r1, lsl #12
    3fe8:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fec:	andvc	pc, r5, pc, asr #8
    3ff0:	ldc2l	0, cr15, [r0], {0}
    3ff4:	andscs	pc, r2, r0, asr #4
    3ff8:	stc2l	0, cr15, [ip], {0}
    3ffc:	andvc	pc, r4, pc, asr #8
    4000:	stc2l	0, cr15, [r8], {0}
    4004:	andcs	pc, lr, r0, asr #4
    4008:	stc2l	0, cr15, [r4], {0}
    400c:	andvc	pc, r3, pc, asr #8
    4010:	stc2l	0, cr15, [r0], {0}
    4014:	andcs	pc, sl, r0, asr #4
    4018:	ldc2	0, cr15, [ip]
    401c:	andeq	r7, r0, r0, ror #6
    4020:	andeq	r7, r0, r8, asr r1
    4024:	andeq	r7, r0, r6, lsl #1
    4028:	andeq	r7, r0, sl, rrx
    402c:	andeq	r7, r0, sl, lsr #4
    4030:	andeq	r7, r0, r0, lsr r0
    4034:	andeq	r7, r0, lr, lsl r0
    4038:	bleq	4017c <__assert_fail@plt+0x3dcd4>
    403c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    4040:	strbtmi	fp, [sl], -r2, lsl #24
    4044:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    4048:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    404c:	ldrmi	sl, [sl], #776	; 0x308
    4050:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    4054:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    4058:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    405c:			; <UNDEFINED> instruction: 0xf85a4b06
    4060:	stmdami	r6, {r0, r1, ip, sp}
    4064:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    4068:	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    406c:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4070:	andeq	r8, r1, r8, lsr #26
    4074:	andeq	r0, r0, r4, lsr r2
    4078:	andeq	r0, r0, ip, asr #4
    407c:	andeq	r0, r0, r4, asr r2
    4080:	ldr	r3, [pc, #20]	; 409c <__assert_fail@plt+0x1bf4>
    4084:	ldr	r2, [pc, #20]	; 40a0 <__assert_fail@plt+0x1bf8>
    4088:	add	r3, pc, r3
    408c:	ldr	r2, [r3, r2]
    4090:	cmp	r2, #0
    4094:	bxeq	lr
    4098:	b	2178 <__gmon_start__@plt>
    409c:	andeq	r8, r1, r8, lsl #26
    40a0:	andeq	r0, r0, r8, asr #4
    40a4:	blmi	1d60c4 <__assert_fail@plt+0x1d3c1c>
    40a8:	bmi	1d5290 <__assert_fail@plt+0x1d2de8>
    40ac:	addmi	r4, r3, #2063597568	; 0x7b000000
    40b0:	andle	r4, r3, sl, ror r4
    40b4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    40b8:	ldrmi	fp, [r8, -r3, lsl #2]
    40bc:	svclt	0x00004770
    40c0:	andeq	r8, r1, r0, ror #30
    40c4:	andeq	r8, r1, ip, asr pc
    40c8:	andeq	r8, r1, r4, ror #25
    40cc:	andeq	r0, r0, ip, lsr r2
    40d0:	stmdbmi	r9, {r3, fp, lr}
    40d4:	bmi	2552bc <__assert_fail@plt+0x252e14>
    40d8:	bne	2552c4 <__assert_fail@plt+0x252e1c>
    40dc:	svceq	0x00cb447a
    40e0:			; <UNDEFINED> instruction: 0x01a1eb03
    40e4:	andle	r1, r3, r9, asr #32
    40e8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    40ec:	ldrmi	fp, [r8, -r3, lsl #2]
    40f0:	svclt	0x00004770
    40f4:	andeq	r8, r1, r4, lsr pc
    40f8:	andeq	r8, r1, r0, lsr pc
    40fc:			; <UNDEFINED> instruction: 0x00018cb8
    4100:	andeq	r0, r0, ip, asr r2
    4104:	blmi	2b152c <__assert_fail@plt+0x2af084>
    4108:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    410c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    4110:	blmi	2726c4 <__assert_fail@plt+0x27021c>
    4114:	ldrdlt	r5, [r3, -r3]!
    4118:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    411c:			; <UNDEFINED> instruction: 0xf7fd6818
    4120:			; <UNDEFINED> instruction: 0xf7ffeea4
    4124:	blmi	1c4028 <__assert_fail@plt+0x1c1b80>
    4128:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    412c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    4130:	strdeq	r8, [r1], -lr
    4134:	andeq	r8, r1, r8, lsl #25
    4138:	andeq	r0, r0, r8, lsr r2
    413c:	andeq	r8, r1, r6, ror #29
    4140:	ldrdeq	r8, [r1], -lr
    4144:	svclt	0x0000e7c4
    4148:	andcs	fp, r5, #128, 10	; 0x20000000
    414c:	addlt	r4, r4, r8, ror #31
    4150:	andcs	r4, r0, r8, ror #23
    4154:	stmibmi	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    4158:	movhi	pc, #14614528	; 0xdf0000
    415c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    4160:			; <UNDEFINED> instruction: 0xf8df44f8
    4164:	mcrmi	3, 7, r9, cr7, cr12, {4}
    4168:	streq	pc, [r0, #-264]!	; 0xfffffef8
    416c:			; <UNDEFINED> instruction: 0xf7fd681c
    4170:	ldrbtmi	lr, [r9], #3874	; 0xf22
    4174:			; <UNDEFINED> instruction: 0xf508447e
    4178:	strtmi	r7, [r1], -r0, ror #21
    417c:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4180:	andcs	r4, r5, #3686400	; 0x384000
    4184:	ldrbtmi	r2, [r9], #-0
    4188:	svc	0x0014f7fd
    418c:	ldrdcs	r4, [r1, -pc]
    4190:			; <UNDEFINED> instruction: 0x464758fb
    4194:			; <UNDEFINED> instruction: 0x4602681b
    4198:			; <UNDEFINED> instruction: 0xf7fe4620
    419c:	strtmi	lr, [r1], -r6, asr #17
    41a0:			; <UNDEFINED> instruction: 0xf7fe200a
    41a4:	ldmibmi	sl, {r1, r3, r8, fp, sp, lr, pc}^
    41a8:	andcs	r2, r0, r5, lsl #4
    41ac:			; <UNDEFINED> instruction: 0xf7fd4479
    41b0:	strtmi	lr, [r1], -r2, lsl #30
    41b4:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41b8:	andcs	r4, sl, r1, lsr #12
    41bc:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41c0:	andcs	r4, r5, #212, 18	; 0x350000
    41c4:	ldrbtmi	r2, [r9], #-0
    41c8:	mrc	7, 7, APSR_nzcv, cr4, cr13, {7}
    41cc:			; <UNDEFINED> instruction: 0xf7fe4621
    41d0:	ldmibmi	r1, {r1, r2, r4, r5, r8, fp, sp, lr, pc}^
    41d4:	andcs	r2, r0, r5, lsl #4
    41d8:			; <UNDEFINED> instruction: 0xf7fd4479
    41dc:	strtmi	lr, [r1], -ip, ror #29
    41e0:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41e4:	andcs	r4, r5, #3358720	; 0x334000
    41e8:	ldrbtmi	r2, [r9], #-0
    41ec:	mcr	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    41f0:			; <UNDEFINED> instruction: 0xf7fe4621
    41f4:	stmibmi	sl, {r2, r5, r8, fp, sp, lr, pc}^
    41f8:	andcs	r2, r0, r5, lsl #4
    41fc:			; <UNDEFINED> instruction: 0xf7fd4479
    4200:			; <UNDEFINED> instruction: 0x4621eeda
    4204:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4208:	andcs	r4, r5, #3244032	; 0x318000
    420c:	ldrbtmi	r2, [r9], #-0
    4210:	mrc	7, 6, APSR_nzcv, cr0, cr13, {7}
    4214:			; <UNDEFINED> instruction: 0xf7fe4621
    4218:	stmibmi	r3, {r1, r4, r8, fp, sp, lr, pc}^
    421c:	andcs	r2, r0, r5, lsl #4
    4220:			; <UNDEFINED> instruction: 0xf7fd4479
    4224:	strtmi	lr, [r1], -r8, asr #29
    4228:	stmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    422c:	andcs	r4, r5, #3129344	; 0x2fc000
    4230:	ldrbtmi	r2, [r9], #-0
    4234:	mrc	7, 5, APSR_nzcv, cr14, cr13, {7}
    4238:			; <UNDEFINED> instruction: 0xf7fe4621
    423c:	ldmibmi	ip!, {r8, fp, sp, lr, pc}
    4240:	andcs	r2, r0, r5, lsl #4
    4244:			; <UNDEFINED> instruction: 0xf7fd4479
    4248:			; <UNDEFINED> instruction: 0x4621eeb6
    424c:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4250:	andcs	r4, r5, #184, 18	; 0x2e0000
    4254:	ldrbtmi	r2, [r9], #-0
    4258:	mcr	7, 5, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    425c:			; <UNDEFINED> instruction: 0xf7fe4621
    4260:	ldmibmi	r5!, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
    4264:	andcs	r2, r0, r5, lsl #4
    4268:			; <UNDEFINED> instruction: 0xf7fd4479
    426c:	strtmi	lr, [r1], -r4, lsr #29
    4270:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4274:	andcs	r4, r5, #2899968	; 0x2c4000
    4278:	ldrbtmi	r2, [r9], #-0
    427c:	mrc	7, 4, APSR_nzcv, cr10, cr13, {7}
    4280:			; <UNDEFINED> instruction: 0xf7fe4621
    4284:	stmibmi	lr!, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    4288:	andcs	r2, r0, r5, lsl #4
    428c:			; <UNDEFINED> instruction: 0xf7fd4479
    4290:			; <UNDEFINED> instruction: 0x4621ee92
    4294:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4298:	andcs	r4, r5, #2785280	; 0x2a8000
    429c:	ldrbtmi	r2, [r9], #-0
    42a0:	mcr	7, 4, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    42a4:			; <UNDEFINED> instruction: 0xf7fe4621
    42a8:	stmibmi	r7!, {r1, r3, r6, r7, fp, sp, lr, pc}
    42ac:	andcs	r2, r0, r5, lsl #4
    42b0:			; <UNDEFINED> instruction: 0xf7fd4479
    42b4:	strtmi	lr, [r1], -r0, lsl #29
    42b8:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42bc:	andcs	r4, r5, #2670592	; 0x28c000
    42c0:	ldrbtmi	r2, [r9], #-0
    42c4:	mrc	7, 3, APSR_nzcv, cr6, cr13, {7}
    42c8:			; <UNDEFINED> instruction: 0xf7fe4621
    42cc:	stmibmi	r0!, {r3, r4, r5, r7, fp, sp, lr, pc}
    42d0:	andcs	r2, r0, r5, lsl #4
    42d4:			; <UNDEFINED> instruction: 0xf7fd4479
    42d8:	strtmi	lr, [r1], -lr, ror #28
    42dc:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42e0:	andcs	r4, r5, #156, 18	; 0x270000
    42e4:	ldrbtmi	r2, [r9], #-0
    42e8:	mcr	7, 3, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    42ec:			; <UNDEFINED> instruction: 0xf7fe4621
    42f0:	ldmibmi	r9, {r1, r2, r5, r7, fp, sp, lr, pc}
    42f4:	andcs	r2, r0, r5, lsl #4
    42f8:			; <UNDEFINED> instruction: 0xf7fd4479
    42fc:			; <UNDEFINED> instruction: 0x4621ee5c
    4300:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4304:	andcs	r4, r5, #2441216	; 0x254000
    4308:	ldrbtmi	r2, [r9], #-0
    430c:	mrc	7, 2, APSR_nzcv, cr2, cr13, {7}
    4310:			; <UNDEFINED> instruction: 0xf7fe4621
    4314:	ldmibmi	r2, {r2, r4, r7, fp, sp, lr, pc}
    4318:	andcs	r2, r0, r5, lsl #4
    431c:			; <UNDEFINED> instruction: 0xf7fd4479
    4320:	strtmi	lr, [r1], -sl, asr #28
    4324:	stm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4328:	andcs	r4, sl, r1, lsr #12
    432c:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4330:	andcs	r4, r5, #140, 18	; 0x230000
    4334:	ldrbtmi	r2, [r9], #-0
    4338:	mrc	7, 1, APSR_nzcv, cr12, cr13, {7}
    433c:	andcs	r4, r5, #2260992	; 0x228000
    4340:			; <UNDEFINED> instruction: 0x46034479
    4344:	movwls	r2, #12288	; 0x3000
    4348:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    434c:	bmi	fe216970 <__assert_fail@plt+0xfe2144c8>
    4350:	tstls	r0, r9, ror r4
    4354:	ldrbtmi	r4, [sl], #-2439	; 0xfffff679
    4358:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
    435c:	andcs	r9, r1, r1
    4360:	svc	0x00bcf7fd
    4364:	andcs	r4, r5, #132, 18	; 0x210000
    4368:	ldrbtmi	r2, [r9], #-0
    436c:	mcr	7, 1, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4370:	strmi	r2, [r2], -r1, lsl #2
    4374:			; <UNDEFINED> instruction: 0xf7fd4620
    4378:	stmibmi	r0, {r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    437c:	and	r4, r1, r9, ror r4
    4380:	tstls	r8, r5, asr r9
    4384:	andcs	r2, r0, r5, lsl #4
    4388:	mrc	7, 0, APSR_nzcv, cr4, cr13, {7}
    438c:	strbmi	r3, [fp], -r0, lsr #10
    4390:	tstcs	r1, r2, lsr r6
    4394:	strtmi	r9, [r0], -r0
    4398:	svc	0x00c6f7fd
    439c:	mvnle	r4, r5, asr r5
    43a0:	andcs	r4, r5, #1949696	; 0x1dc000
    43a4:	andcs	r4, r0, r7, ror fp
    43a8:			; <UNDEFINED> instruction: 0xf5084479
    43ac:	ldrbtmi	r7, [fp], #-2432	; 0xfffff680
    43b0:			; <UNDEFINED> instruction: 0xf7fd9303
    43b4:	tstcs	r1, r0, lsl #28
    43b8:	strmi	r4, [r2], -r5, asr #12
    43bc:			; <UNDEFINED> instruction: 0xf7fd4620
    43c0:	ldmdbmi	r1!, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    43c4:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
    43c8:	ldmib	r5, {r0, sp, lr, pc}^
    43cc:	andcs	r3, r5, #152, 2	; 0x26
    43d0:	movwls	r2, #12288	; 0x3000
    43d4:	stcl	7, cr15, [lr, #1012]!	; 0x3f4
    43d8:	blls	d1860 <__assert_fail@plt+0xcf3b8>
    43dc:	tstcs	r1, r2, lsr r6
    43e0:	strtmi	r9, [r0], -r0
    43e4:	svc	0x00a0f7fd
    43e8:	mvnle	r4, sp, asr #10
    43ec:	andcs	r4, r5, #1687552	; 0x19c000
    43f0:	andcs	r4, r0, r7, ror #22
    43f4:	cfstrdmi	mvd4, [r7, #-484]!	; 0xfffffe1c
    43f8:	movwls	r4, #13435	; 0x347b
    43fc:	ldcl	7, cr15, [sl, #1012]	; 0x3f4
    4400:	ldrbtmi	r2, [sp], #-257	; 0xfffffeff
    4404:	stmdbvc	r0!, {r3, r8, sl, ip, sp, lr, pc}
    4408:	strbvc	pc, [r0, #1285]!	; 0x505	; <UNPREDICTABLE>
    440c:	strtmi	r4, [r0], -r2, lsl #12
    4410:	svc	0x008af7fd
    4414:	blls	d699c <__assert_fail@plt+0xd44f4>
    4418:	and	r4, r1, r9, ror r4
    441c:	tstcc	r8, r5, asr r9
    4420:	andcs	r2, r0, r5, lsl #4
    4424:			; <UNDEFINED> instruction: 0xf7fd9303
    4428:	strcc	lr, [r0, #-3526]!	; 0xfffff23a
    442c:	ldrtmi	r9, [r2], -r3, lsl #22
    4430:	andls	r2, r0, r1, lsl #2
    4434:			; <UNDEFINED> instruction: 0xf7fd4620
    4438:	strbmi	lr, [sp, #-3960]	; 0xfffff088
    443c:	ldmdbmi	r7, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    4440:	andcs	r2, r0, r5, lsl #4
    4444:	ldrbtmi	r4, [r9], #-3414	; 0xfffff2aa
    4448:	stmiaeq	r0!, {r3, r8, ip, sp, lr, pc}
    444c:	ldc	7, cr15, [r2, #1012]!	; 0x3f4
    4450:	ldrbtmi	r2, [sp], #-257	; 0xfffffeff
    4454:	strtmi	r4, [r0], -r2, lsl #12
    4458:	svc	0x0066f7fd
    445c:	andcs	r4, r5, #1327104	; 0x144000
    4460:	ldrbtmi	r2, [r9], #-0
    4464:	stc	7, cr15, [r6, #1012]!	; 0x3f4
    4468:	ldrtmi	r4, [r2], -pc, asr #22
    446c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    4470:	strtmi	r9, [r0], -r0
    4474:	svc	0x0058f7fd
    4478:	andcs	r4, r5, #76, 18	; 0x130000
    447c:	ldrbtmi	r2, [r9], #-0
    4480:	ldc	7, cr15, [r8, #1012]	; 0x3f4
    4484:	ldrtmi	r4, [r2], -sl, asr #22
    4488:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    448c:	strtmi	r9, [r0], -r0
    4490:	svc	0x004af7fd
    4494:	andcs	r4, r5, #1163264	; 0x11c000
    4498:	ldrbtmi	r2, [r9], #-0
    449c:	stc	7, cr15, [sl, #1012]	; 0x3f4
    44a0:	strmi	r2, [r2], -r1, lsl #2
    44a4:			; <UNDEFINED> instruction: 0xf7fd4620
    44a8:	stmdbmi	r3, {r6, r8, r9, sl, fp, sp, lr, pc}^
    44ac:	andcs	r4, r5, #2030043136	; 0x79000000
    44b0:			; <UNDEFINED> instruction: 0xf7fd2000
    44b4:	strcc	lr, [r0, -r0, lsl #27]!
    44b8:	ldrtmi	r4, [r2], -fp, lsr #12
    44bc:	andls	r2, r0, r1, lsl #2
    44c0:			; <UNDEFINED> instruction: 0xf7fd4620
    44c4:	strbmi	lr, [r7, #-3890]	; 0xfffff0ce
    44c8:	ldmib	r7, {r1, ip, lr, pc}^
    44cc:	strb	r5, [lr, r8, ror #3]!
    44d0:	andcs	r4, r5, #950272	; 0xe8000
    44d4:	ldrbtmi	r2, [r9], #-0
    44d8:	stcl	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    44dc:	ldrbtmi	r4, [sl], #-2616	; 0xfffff5c8
    44e0:	andcs	r4, r1, r1, lsl #12
    44e4:	mrc	7, 7, APSR_nzcv, cr10, cr13, {7}
    44e8:			; <UNDEFINED> instruction: 0xf7fd2000
    44ec:	svclt	0x0000ee5e
    44f0:	andeq	r8, r1, r0, asr #24
    44f4:	andeq	r0, r0, r0, asr r2
    44f8:	muleq	r0, r6, r7
    44fc:	andeq	r8, r1, r4, asr r3
    4500:	andeq	r6, r0, r2, lsr r7
    4504:	andeq	r6, r0, r8, lsl #25
    4508:	andeq	r6, r0, sl, ror r7
    450c:	andeq	r0, r0, r8, asr r2
    4510:	andeq	r6, r0, r4, ror #14
    4514:	andeq	r6, r0, r2, ror r7
    4518:	andeq	r6, r0, r4, ror r7
    451c:	andeq	r6, r0, lr, lsl #15
    4520:	andeq	r6, r0, r0, lsr #15
    4524:	andeq	r6, r0, lr, lsr #15
    4528:	strdeq	r6, [r0], -r0
    452c:	andeq	r6, r0, r2, lsr #16
    4530:	andeq	r6, r0, ip, lsl r8
    4534:	andeq	r6, r0, sl, lsr r8
    4538:	andeq	r6, r0, ip, asr r8
    453c:	muleq	r0, r2, r8
    4540:	ldrdeq	r6, [r0], -r4
    4544:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    4548:	andeq	r6, r0, r8, lsr #18
    454c:	andeq	r6, r0, lr, asr #18
    4550:	andeq	r6, r0, r8, lsl #19
    4554:	andeq	r6, r0, r2, asr #19
    4558:	andeq	r6, r0, r8, ror #19
    455c:	andeq	r6, r0, sl, lsl sl
    4560:	andeq	r6, r0, r8, lsr sl
    4564:	andeq	r6, r0, lr, asr sl
    4568:	andeq	r6, r0, r8, ror #20
    456c:	andeq	r6, r0, r8, lsl #21
    4570:	andeq	r6, r0, r2, ror #20
    4574:	andeq	r6, r0, sl, ror #20
    4578:	andeq	r6, r0, lr, ror sl
    457c:	andeq	r6, r0, r8, lsl r5
    4580:	andeq	r6, r0, r0, ror #20
    4584:	andeq	r6, r0, sl, lsl #10
    4588:	andeq	r6, r0, r2, ror #9
    458c:	andeq	r6, r0, r8, lsr sl
    4590:	ldrdeq	r6, [r0], -r4
    4594:	strheq	r8, [r1], -r2
    4598:	andeq	r6, r0, r8, lsr #9
    459c:	andeq	r6, r0, sl, lsl #20
    45a0:	muleq	r0, r6, r4
    45a4:	andeq	r6, r0, r2, lsl sl
    45a8:	andeq	r6, r0, lr, lsl sl
    45ac:	andeq	r6, r0, r6, lsl sl
    45b0:	andeq	r6, r0, r6, lsr #20
    45b4:	andeq	r6, r0, lr, lsl sl
    45b8:	andeq	r6, r0, ip, lsr #8
    45bc:	andeq	r6, r0, r2, lsl #20
    45c0:	andeq	r6, r0, r6, lsl sl
    45c4:			; <UNDEFINED> instruction: 0x4605b538
    45c8:	ldcl	7, cr15, [sl, #-1012]	; 0xfffffc0c
    45cc:	stmdbvc	fp!, {r4, r6, r8, r9, ip, sp, pc}
    45d0:	ldrbeq	r4, [fp, r4, lsl #12]
    45d4:	stmdavs	fp!, {r3, r4, sl, ip, lr, pc}
    45d8:	blcs	1131e4 <__assert_fail@plt+0x110d3c>
    45dc:	ldm	pc, {r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    45e0:	stmdbeq	lr, {r0, r1, ip, sp, lr, pc}
    45e4:	andseq	r0, r7, ip, lsl r3
    45e8:	strtmi	r2, [r0], -r1, lsl #2
    45ec:	mrc	7, 4, APSR_nzcv, cr4, cr13, {7}
    45f0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    45f4:			; <UNDEFINED> instruction: 0x46204910
    45f8:			; <UNDEFINED> instruction: 0xf7fd4479
    45fc:			; <UNDEFINED> instruction: 0x2101ecbe
    4600:			; <UNDEFINED> instruction: 0xf7fd4620
    4604:	ubfx	lr, r0, #26, #20
    4608:			; <UNDEFINED> instruction: 0xf7fd2101
    460c:	ubfx	lr, r8, #24, #3
    4610:	strtmi	r2, [r0], -r1, lsl #2
    4614:	mrrc	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    4618:	smlattcs	r1, sl, r7, lr
    461c:			; <UNDEFINED> instruction: 0xf7fd4620
    4620:	strb	lr, [r5, r6, lsl #25]!
    4624:	andcs	r4, r5, #81920	; 0x14000
    4628:			; <UNDEFINED> instruction: 0xf7fd4479
    462c:	strmi	lr, [r1], -r4, asr #25
    4630:			; <UNDEFINED> instruction: 0xf7fd2001
    4634:	svclt	0x0000ecf8
    4638:	andeq	r6, r0, r4, lsl r4
    463c:	ldrdeq	r6, [r0], -r8
    4640:	tstcs	r1, lr, lsl #8
    4644:	addlt	fp, r2, r0, lsl #10
    4648:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    464c:			; <UNDEFINED> instruction: 0xf8dfab03
    4650:	ldrbtmi	ip, [lr], #80	; 0x50
    4654:	blcs	1427a8 <__assert_fail@plt+0x140300>
    4658:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    465c:	ldrdgt	pc, [r0], -ip
    4660:	andgt	pc, r4, sp, asr #17
    4664:	stceq	0, cr15, [r0], {79}	; 0x4f
    4668:			; <UNDEFINED> instruction: 0xf7fd9300
    466c:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
    4670:	bmi	33b2a8 <__assert_fail@plt+0x338e00>
    4674:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4678:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    467c:	subsmi	r9, sl, r1, lsl #22
    4680:	andlt	sp, r2, r9, lsl #2
    4684:	bl	142800 <__assert_fail@plt+0x140358>
    4688:	ldrbmi	fp, [r0, -r3]!
    468c:	andcs	r4, r1, r6, lsl #18
    4690:			; <UNDEFINED> instruction: 0xf7fd4479
    4694:			; <UNDEFINED> instruction: 0xf7fdecc8
    4698:	svclt	0x0000eca2
    469c:	andeq	r8, r1, r2, asr #14
    46a0:	andeq	r0, r0, r0, asr #4
    46a4:	andeq	r8, r1, lr, lsl r7
    46a8:	muleq	r0, r0, r8
    46ac:			; <UNDEFINED> instruction: 0x4604b510
    46b0:	tstlt	r0, r0, lsl #16
    46b4:	addmi	r6, sl, #8519680	; 0x820000
    46b8:	strmi	sp, [r8], -r4
    46bc:	bl	ff9c26b8 <__assert_fail@plt+0xff9c0210>
    46c0:			; <UNDEFINED> instruction: 0xb1286020
    46c4:	tstlt	r8, r0, lsl #16
    46c8:	stc	7, cr15, [r2], {253}	; 0xfd
    46cc:	ldfltd	f3, [r0, #-64]	; 0xffffffc0
    46d0:	ldclt	0, cr2, [r0, #-0]
    46d4:	andcs	r4, r1, r2, lsl #18
    46d8:			; <UNDEFINED> instruction: 0xf7fd4479
    46dc:	svclt	0x0000eca4
    46e0:	andeq	r6, r0, r0, ror #16
    46e4:	mvnsmi	lr, sp, lsr #18
    46e8:	ldcmi	6, cr4, [sl], {128}	; 0x80
    46ec:	cfmsub32mi	mvax0, mvfx4, mvfx10, mvfx15
    46f0:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    46f4:	strtcc	r4, [r0], #-1150	; 0xfffffb82
    46f8:			; <UNDEFINED> instruction: 0xf854e001
    46fc:	ldrtmi	r6, [sl], -r0, lsr #24
    4700:			; <UNDEFINED> instruction: 0x46404631
    4704:			; <UNDEFINED> instruction: 0xf7fd3420
    4708:	stmdblt	r8, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
    470c:	ldrshlt	r5, [fp, #-115]!	; 0xffffff8d
    4710:	cfstr32cs	mvfx3, [r2, #-4]!
    4714:	ldmdbmi	r1, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    4718:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    471c:			; <UNDEFINED> instruction: 0xf7fd2000
    4720:	strbmi	lr, [r1], -sl, asr #24
    4724:	stcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    4728:	rscscc	pc, pc, pc, asr #32
    472c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4730:	stmdble	r7, {r2, r3, r8, sl, fp, sp}
    4734:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    4738:	adcmi	r6, sl, #1703936	; 0x1a0000
    473c:	ldmdavs	fp, {r0, r2, fp, ip, lr, pc}^
    4740:	movwle	r4, #8875	; 0x22ab
    4744:	pop	{r3, r5, r9, sl, lr}
    4748:	stmdbmi	r6, {r4, r5, r6, r7, r8, pc}
    474c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4750:	svclt	0x0000e7e4
    4754:	andeq	r7, r1, r2, asr #27
    4758:			; <UNDEFINED> instruction: 0x000061b0
    475c:	andeq	r6, r0, r6, ror #16
    4760:	ldrdeq	r8, [r1], -r6
    4764:	andeq	r6, r0, r2, lsl #16
    4768:	strlt	r2, [r8, #-2048]	; 0xfffff800
    476c:	blmi	4fb39c <__assert_fail@plt+0x4f8ef4>
    4770:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    4774:	andsle	r4, r7, #144, 4
    4778:	addeq	lr, r0, r3, lsl #22
    477c:	stmdacs	r1!, {r6, r7, fp, sp, lr}
    4780:	stclt	8, cr13, [r8, #-36]	; 0xffffffdc
    4784:	rsccs	r4, lr, #14336	; 0x3800
    4788:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    478c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4790:			; <UNDEFINED> instruction: 0xf7fd4478
    4794:	blmi	3801c4 <__assert_fail@plt+0x37dd1c>
    4798:	stmdbmi	sp, {r4, r5, r6, r7, r9, sp}
    479c:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    47a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    47a4:	mcr	7, 4, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    47a8:	rsccs	r4, pc, #11264	; 0x2c00
    47ac:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    47b0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    47b4:			; <UNDEFINED> instruction: 0xf7fd4478
    47b8:	svclt	0x0000ee78
    47bc:	muleq	r1, ip, r8
    47c0:	andeq	r7, r0, r8, lsl #3
    47c4:	andeq	r6, r0, r6, lsl #16
    47c8:	andeq	r6, r0, r8, lsl r8
    47cc:	andeq	r7, r0, r6, ror r1
    47d0:	strdeq	r6, [r0], -r4
    47d4:	andeq	r6, r0, sl, lsr #16
    47d8:	andeq	r7, r0, r4, ror #2
    47dc:	andeq	r6, r0, r2, ror #15
    47e0:	andeq	r6, r0, r0, lsl #16
    47e4:	svcmi	0x00f0e92d
    47e8:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
    47ec:	strmi	r8, [pc], -r6, lsl #22
    47f0:	tstcs	r0, r5, asr sl
    47f4:	ldrbtmi	r4, [sl], #-2901	; 0xfffff4ab
    47f8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    47fc:	blge	53ef78 <__assert_fail@plt+0x53cad0>
    4800:	ldmdavs	fp, {r1, r2, r4, r9, sl, fp, ip, pc}
    4804:			; <UNDEFINED> instruction: 0xf04f9301
    4808:			; <UNDEFINED> instruction: 0xf7fd0300
    480c:	stmdacs	r0, {r4, r7, sl, fp, sp, lr, pc}
    4810:	addhi	pc, r8, r0
    4814:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
    4818:	blcs	1ea8c <__assert_fail@plt+0x1c5e4>
    481c:	blmi	1378920 <__assert_fail@plt+0x1376478>
    4820:			; <UNDEFINED> instruction: 0xf8df4605
    4824:	strcs	r9, [r0], #-308	; 0xfffffecc
    4828:	cfldrs	mvf4, [pc, #492]	; 4a1c <__assert_fail@plt+0x2574>
    482c:	ldrbtmi	r9, [r9], #2885	; 0xb45
    4830:	bcc	440060 <__assert_fail@plt+0x43dbb8>
    4834:	movwcs	r4, #1568	; 0x620
    4838:			; <UNDEFINED> instruction: 0xf7ff9300
    483c:	ldmdacc	sp, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4840:	stmdale	r6!, {r2, fp, sp}
    4844:			; <UNDEFINED> instruction: 0xf000e8df
    4848:	ldmdacc	r2, {r2, r3, r6, r9, sl, lr}^
    484c:	cdpcs	0, 0, cr0, cr0, cr3, {0}
    4850:	ldmib	sp, {r4, r6, ip, lr, pc}^
    4854:			; <UNDEFINED> instruction: 0xf0050112
    4858:			; <UNDEFINED> instruction: 0x4602febd
    485c:	ldrbmi	r4, [r0], -fp, lsl #12
    4860:	mcrr	6, 5, r4, r3, cr9
    4864:			; <UNDEFINED> instruction: 0xf0052b18
    4868:	mcrr	14, 11, pc, r1, cr5	; <UNPREDICTABLE>
    486c:	ldmdbmi	fp!, {r1, r2, r4, r8, r9, fp}
    4870:	cdp	6, 8, cr4, cr8, cr8, {3}
    4874:	ldrbtmi	r7, [r9], #-2822	; 0xfffff4fa
    4878:	blvc	28011c <__assert_fail@plt+0x27dc74>
    487c:	blcs	5ff9d0 <__assert_fail@plt+0x5fd528>
    4880:	mrc2	7, 6, pc, cr14, cr15, {7}
    4884:	strtmi	r9, [r1], -r0, lsl #20
    4888:			; <UNDEFINED> instruction: 0xf7fd4628
    488c:	stmdacs	r0, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    4890:	blmi	cf8d90 <__assert_fail@plt+0xcf68e8>
    4894:	ldrbtmi	r3, [fp], #-1025	; 0xfffffbff
    4898:	adcmi	r6, r3, #10158080	; 0x9b0000
    489c:	bmi	c7abcc <__assert_fail@plt+0xc78724>
    48a0:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    48a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    48a8:	subsmi	r9, sl, r1, lsl #22
    48ac:	andlt	sp, r3, r3, asr #2
    48b0:	blhi	1bfbac <__assert_fail@plt+0x1bd704>
    48b4:	svchi	0x00f0e8bd
    48b8:	stmdbmi	fp!, {r1, r2, r3, r4, r8, r9, ip, sp, pc}
    48bc:	tstcs	r2, #3620864	; 0x374000
    48c0:			; <UNDEFINED> instruction: 0x46684479
    48c4:	mrc2	7, 5, pc, cr12, cr15, {7}
    48c8:	strtmi	r9, [r1], -r0, lsl #20
    48cc:			; <UNDEFINED> instruction: 0xf7fd4628
    48d0:	ldrb	lr, [ip, r0, asr #21]
    48d4:	strtmi	r4, [r1], -r2, asr #12
    48d8:			; <UNDEFINED> instruction: 0xf7fd4628
    48dc:			; <UNDEFINED> instruction: 0xe7d6eab4
    48e0:			; <UNDEFINED> instruction: 0x4621463a
    48e4:			; <UNDEFINED> instruction: 0xf7fd4628
    48e8:	ldrb	lr, [r0, lr, lsr #21]
    48ec:			; <UNDEFINED> instruction: 0x465b4652
    48f0:	strb	r4, [r6, r9, asr #12]!
    48f4:	bcs	440164 <__assert_fail@plt+0x43dcbc>
    48f8:	strtmi	r4, [r8], -r1, lsr #12
    48fc:	b	fe8c28f8 <__assert_fail@plt+0xfe8c0450>
    4900:	bmi	6be81c <__assert_fail@plt+0x6bc374>
    4904:	strtmi	r4, [r8], -r1, lsr #12
    4908:			; <UNDEFINED> instruction: 0xf7fd447a
    490c:			; <UNDEFINED> instruction: 0xe7beea9c
    4910:	andcs	r4, r5, #376832	; 0x5c000
    4914:	ldrbtmi	r2, [r9], #-0
    4918:	bl	1342914 <__assert_fail@plt+0x134046c>
    491c:	andcs	r4, r1, r1, lsl #12
    4920:	bl	fe04291c <__assert_fail@plt+0xfe040474>
    4924:	andcs	r4, r5, #311296	; 0x4c000
    4928:			; <UNDEFINED> instruction: 0xf7fd4479
    492c:	strmi	lr, [r1], -r4, asr #22
    4930:			; <UNDEFINED> instruction: 0xf7fd2001
    4934:			; <UNDEFINED> instruction: 0xf7fdeb78
    4938:	svclt	0x0000eb52
    493c:	andhi	pc, r0, pc, lsr #7
    4940:	andeq	r0, r0, r0
    4944:	subsmi	r0, r9, r0
    4948:	muleq	r1, lr, r5
    494c:	andeq	r0, r0, r0, asr #4
    4950:	strdeq	r8, [r1], -r6
    4954:	strdeq	r6, [r0], -r8
    4958:	andeq	r6, r0, lr, ror #15
    495c:	andeq	r6, r0, lr, lsr #15
    4960:	andeq	r8, r1, r6, ror r7
    4964:	strdeq	r8, [r1], -r2
    4968:	andeq	r6, r0, ip, asr r7
    496c:	andeq	r6, r0, r8, lsl r7
    4970:	andeq	r6, r0, r6, lsl r7
    4974:	ldrdeq	r6, [r0], -r4
    4978:	andcs	r4, r5, #81920	; 0x14000
    497c:	ldrbtmi	r2, [r9], #-0
    4980:			; <UNDEFINED> instruction: 0xf7fdb508
    4984:	subcs	lr, r3, #24, 22	; 0x6000
    4988:	andcs	r4, r1, r1, lsl #12
    498c:	ldcl	7, cr15, [ip], #1012	; 0x3f4
    4990:	andeq	r6, r0, sl, asr #13
    4994:	stmdbmi	r5, {r2, r9, fp, lr}
    4998:	ldrbtmi	fp, [sl], #-1288	; 0xfffffaf8
    499c:	ldrbtmi	r4, [r9], #-1539	; 0xfffff9fd
    49a0:			; <UNDEFINED> instruction: 0xf7fd2001
    49a4:	svclt	0x0000eb40
    49a8:	strdeq	r6, [r0], -sl
    49ac:	andeq	r6, r0, r2, ror #13
    49b0:	adclt	fp, r0, r0, ror r5
    49b4:	strcs	r4, [r0, #-3630]	; 0xfffff1d2
    49b8:	strmi	r4, [r4], -lr, lsr #22
    49bc:	tstls	r3, lr, ror r4
    49c0:	eorscs	sl, ip, #16, 16	; 0x100000
    49c4:			; <UNDEFINED> instruction: 0x462958f3
    49c8:	tstls	pc, #1769472	; 0x1b0000
    49cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    49d0:			; <UNDEFINED> instruction: 0xf7fd950f
    49d4:	stccs	12, cr14, [r2], {108}	; 0x6c
    49d8:	stccs	0, cr13, [r3], {13}
    49dc:	stccs	0, cr13, [r1], {56}	; 0x38
    49e0:	stmdbmi	r5!, {r0, r3, r5, ip, lr, pc}
    49e4:	andcs	r4, r5, #40, 12	; 0x2800000
    49e8:			; <UNDEFINED> instruction: 0xf7fd4479
    49ec:	strmi	lr, [r1], -r4, ror #21
    49f0:			; <UNDEFINED> instruction: 0xf7fd2001
    49f4:	cdpge	12, 0, cr14, cr4, cr10, {6}
    49f8:	stmdage	r3, {r0, r1, r2, r3, sl, fp, sp, pc}
    49fc:			; <UNDEFINED> instruction: 0xf7fd4631
    4a00:	strtmi	lr, [r1], -r6, lsl #22
    4a04:			; <UNDEFINED> instruction: 0xf7fd4630
    4a08:	strtmi	lr, [r0], -r2, lsl #25
    4a0c:	bl	ff942a08 <__assert_fail@plt+0xff940560>
    4a10:	strtpl	r3, [r3], -r1, lsl #16
    4a14:	svclt	0x00082b0a
    4a18:	strtmi	r5, [r0], -r5, lsr #8
    4a1c:	b	ff642a18 <__assert_fail@plt+0xff640570>
    4a20:	bmi	5b11e8 <__assert_fail@plt+0x5aed40>
    4a24:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    4a28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a2c:	subsmi	r9, sl, pc, lsl fp
    4a30:	eorlt	sp, r0, fp, lsl r1
    4a34:	ldmdbmi	r2, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4a38:	subcs	sl, r0, pc, lsl #24
    4a3c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    4a40:			; <UNDEFINED> instruction: 0xf5019000
    4a44:	stmdage	r3, {r1, r2, r3, r7, r8, ip, sp, lr}
    4a48:			; <UNDEFINED> instruction: 0xf0024623
    4a4c:			; <UNDEFINED> instruction: 0xe7e4fe7b
    4a50:	stmdage	r3, {r0, r1, r2, r3, sl, fp, sp, pc}
    4a54:			; <UNDEFINED> instruction: 0x21272340
    4a58:			; <UNDEFINED> instruction: 0xf0024622
    4a5c:			; <UNDEFINED> instruction: 0xe7dcfe31
    4a60:	andcs	r4, r1, r8, lsl #18
    4a64:			; <UNDEFINED> instruction: 0xf7fd4479
    4a68:			; <UNDEFINED> instruction: 0xf7fdeade
    4a6c:	svclt	0x0000eab8
    4a70:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    4a74:	andeq	r0, r0, r0, asr #4
    4a78:			; <UNDEFINED> instruction: 0x000066b8
    4a7c:	andeq	r8, r1, lr, ror #6
    4a80:	andeq	r8, r1, lr, asr #11
    4a84:	ldrdeq	r6, [r0], -r4
    4a88:			; <UNDEFINED> instruction: 0x4604b510
    4a8c:	tstlt	r0, r0, lsl #16
    4a90:	addmi	r6, sl, #8519680	; 0x820000
    4a94:	strmi	sp, [r8], -r4
    4a98:	stcl	7, cr15, [lr], #1012	; 0x3f4
    4a9c:			; <UNDEFINED> instruction: 0xb1286020
    4aa0:	tstlt	r8, r0, lsl #16
    4aa4:	b	fe542aa0 <__assert_fail@plt+0xfe5405f8>
    4aa8:	ldfltd	f3, [r0, #-64]	; 0xffffffc0
    4aac:	ldclt	0, cr2, [r0, #-0]
    4ab0:	andcs	r4, r1, r2, lsl #18
    4ab4:			; <UNDEFINED> instruction: 0xf7fd4479
    4ab8:	svclt	0x0000eab6
    4abc:	andeq	r6, r0, r4, lsl #9
    4ac0:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    4ac4:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    4ac8:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4acc:			; <UNDEFINED> instruction: 0xf7fd4620
    4ad0:			; <UNDEFINED> instruction: 0x4607eaf0
    4ad4:			; <UNDEFINED> instruction: 0xf7fd4620
    4ad8:			; <UNDEFINED> instruction: 0x4606ea36
    4adc:			; <UNDEFINED> instruction: 0xf7fd4620
    4ae0:			; <UNDEFINED> instruction: 0x4604ec36
    4ae4:			; <UNDEFINED> instruction: 0xb128bb66
    4ae8:	bl	fe842ae4 <__assert_fail@plt+0xfe84063c>
    4aec:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    4af0:	tstle	r7, r9, lsl #22
    4af4:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    4af8:			; <UNDEFINED> instruction: 0x4620681c
    4afc:	b	ff642af8 <__assert_fail@plt+0xff640650>
    4b00:	strtmi	r4, [r0], -r6, lsl #12
    4b04:	b	7c2b00 <__assert_fail@plt+0x7c0658>
    4b08:	strtmi	r4, [r0], -r5, lsl #12
    4b0c:	ldc	7, cr15, [lr], {253}	; 0xfd
    4b10:	bllt	f56328 <__assert_fail@plt+0xf53e80>
    4b14:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    4b18:	bl	fe242b14 <__assert_fail@plt+0xfe24066c>
    4b1c:	blcs	25eb30 <__assert_fail@plt+0x25c688>
    4b20:	ldfltp	f5, [r8, #44]!	; 0x2c
    4b24:	rscle	r2, r5, r0, lsr #22
    4b28:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    4b2c:	andcs	r2, r0, r5, lsl #4
    4b30:			; <UNDEFINED> instruction: 0xf7fd4479
    4b34:			; <UNDEFINED> instruction: 0xf7fdea40
    4b38:	andcs	lr, r1, r4, lsr ip
    4b3c:	b	5c2b38 <__assert_fail@plt+0x5c0690>
    4b40:	bl	1d42b3c <__assert_fail@plt+0x1d40694>
    4b44:	stccs	8, cr6, [r0], {3}
    4b48:	blcs	839300 <__assert_fail@plt+0x836e58>
    4b4c:	andvs	fp, r4, r8, lsl pc
    4b50:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    4b54:	andcs	r2, r0, r5, lsl #4
    4b58:			; <UNDEFINED> instruction: 0xf7fd4479
    4b5c:			; <UNDEFINED> instruction: 0xf7fdea2c
    4b60:	strb	lr, [sl, lr, asr #22]!
    4b64:	mvnle	r2, r0, lsl #16
    4b68:	bl	1842b64 <__assert_fail@plt+0x18406bc>
    4b6c:	blcs	81eb80 <__assert_fail@plt+0x81c6d8>
    4b70:	andvs	fp, r4, r8, lsl pc
    4b74:	svclt	0x0000e7e1
    4b78:	andeq	r8, r1, lr, asr #5
    4b7c:	andeq	r0, r0, r0, asr r2
    4b80:	andeq	r0, r0, r4, asr #4
    4b84:	andeq	r6, r0, r8, lsl #11
    4b88:	andeq	r6, r0, r0, ror #10
    4b8c:	mvnsmi	lr, #737280	; 0xb4000
    4b90:	stmdbhi	ip, {r4, r6, r7, r8, fp, sp, lr, pc}
    4b94:	movweq	lr, #39512	; 0x9a58
    4b98:	stmdavs	r6, {r2, r6, ip, lr, pc}
    4b9c:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx5
    4ba0:	tstcs	r0, r0, asr #22
    4ba4:			; <UNDEFINED> instruction: 0xf7fd4640
    4ba8:	blx	fec3f0a0 <__assert_fail@plt+0xfec3cbf8>
    4bac:	strmi	pc, [r7], -r0, lsl #9
    4bb0:			; <UNDEFINED> instruction: 0xf1b80964
    4bb4:	svclt	0x00080f00
    4bb8:	cfstrscs	mvf2, [r0], {-0}
    4bbc:			; <UNDEFINED> instruction: 0x63a8d164
    4bc0:	blvs	febfcbcc <__assert_fail@plt+0xfebfa724>
    4bc4:	ldrtmi	r6, [r0], -lr, lsr #16
    4bc8:	andcs	r2, ip, #0, 6
    4bcc:			; <UNDEFINED> instruction: 0xf7fd4621
    4bd0:	smlawteq	r6, sl, fp, lr
    4bd4:	ldmibne	lr!, {r0, r1, r4, r5, r9, sl, lr}
    4bd8:	rscspl	r2, r8, r0, lsl #16
    4bdc:	stmdavs	r8!, {r2, r5, r8, r9, fp, ip, lr, pc}
    4be0:	andcs	r2, lr, #0, 6
    4be4:			; <UNDEFINED> instruction: 0xf7fd4621
    4be8:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    4bec:	blle	9dcdb4 <__assert_fail@plt+0x9da90c>
    4bf0:	movwcs	r6, #2088	; 0x828
    4bf4:	strtmi	r2, [r1], -pc, lsl #4
    4bf8:	bl	fed42bf4 <__assert_fail@plt+0xfed4074c>
    4bfc:	adcsvs	r2, r0, r0, lsl #16
    4c00:	stmdavs	r8!, {r1, r3, r5, r8, r9, fp, ip, lr, pc}
    4c04:	andcs	r2, fp, #0, 6
    4c08:			; <UNDEFINED> instruction: 0xf7fd4621
    4c0c:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    4c10:	blle	b5cfd8 <__assert_fail@plt+0xb5ab30>
    4c14:	movwcs	lr, #51669	; 0xc9d5
    4c18:	tstcs	r0, r1, lsl #8
    4c1c:	svclt	0x00084299
    4c20:	bicle	r4, lr, #148, 4	; 0x40000009
    4c24:	mvnshi	lr, #12386304	; 0xbd0000
    4c28:	andcs	r4, r5, #425984	; 0x68000
    4c2c:	ldrbtmi	r2, [r9], #-0
    4c30:	stmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c34:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
    4c38:	andcs	r4, r1, r1, lsl #12
    4c3c:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c40:	andcs	r4, r5, #360448	; 0x58000
    4c44:	ldrbtmi	r2, [r9], #-0
    4c48:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c4c:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
    4c50:	andcs	r4, r1, r1, lsl #12
    4c54:	stmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c58:	andcs	r4, r5, #294912	; 0x48000
    4c5c:	ldrbtmi	r2, [r9], #-0
    4c60:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c64:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
    4c68:	andcs	r4, r1, r1, lsl #12
    4c6c:	ldmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c70:	andcs	r4, r5, #229376	; 0x38000
    4c74:	ldrbtmi	r2, [r9], #-0
    4c78:	ldmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c7c:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
    4c80:	andcs	r4, r1, r1, lsl #12
    4c84:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c88:	andscs	r4, r0, #163840	; 0x28000
    4c8c:	ldrbtmi	r2, [r9], #-1
    4c90:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c94:	andeq	r6, r0, r6, lsr lr
    4c98:	andeq	r6, r0, sl, lsr lr
    4c9c:	andeq	r6, r0, lr, lsl lr
    4ca0:	andeq	r6, r0, r2, lsr lr
    4ca4:	andeq	r6, r0, r6, lsl #28
    4ca8:	andeq	r6, r0, sl, lsr #28
    4cac:	andeq	r6, r0, lr, ror #27
    4cb0:	andeq	r6, r0, r2, lsr #28
    4cb4:	andeq	r6, r0, r6, lsr r4
    4cb8:	tstcs	r0, sl, lsr #20
    4cbc:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    4cc0:	addlt	r4, fp, r9, lsr #26
    4cc4:	strmi	r4, [r4], -r9, lsr #22
    4cc8:	ldmpl	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    4ccc:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    4cd0:			; <UNDEFINED> instruction: 0xf04f9309
    4cd4:			; <UNDEFINED> instruction: 0xf7fd0300
    4cd8:	ldmdblt	r0!, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}
    4cdc:	strmi	r4, [r1], -r4, lsr #28
    4ce0:			; <UNDEFINED> instruction: 0x4630447e
    4ce4:	bl	9c2ce0 <__assert_fail@plt+0x9c0838>
    4ce8:	bge	71410 <__assert_fail@plt+0x6ef68>
    4cec:	andcs	r2, r0, r3, lsl #2
    4cf0:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4cf4:	blle	80ecfc <__assert_fail@plt+0x80c854>
    4cf8:	ldrdcs	lr, [r3, -sp]
    4cfc:	blls	14cd04 <__assert_fail@plt+0x14a85c>
    4d00:	cmnvs	r3, #553648128	; 0x21000000
    4d04:	stmib	r4, {r0, r1, r4, r6, r7, r8, r9, sl, ip}^
    4d08:	bmi	68d948 <__assert_fail@plt+0x68b4a0>
    4d0c:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    4d10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d14:	subsmi	r9, sl, r9, lsl #22
    4d18:	andlt	sp, fp, r1, lsr #2
    4d1c:	svcmi	0x0016bdf0
    4d20:	ldrbtmi	r4, [pc], #-1537	; 4d28 <__assert_fail@plt+0x2880>
    4d24:			; <UNDEFINED> instruction: 0xf7fd4638
    4d28:	stmdacs	r0, {r1, r2, r8, r9, fp, sp, lr, pc}
    4d2c:			; <UNDEFINED> instruction: 0xf104d1dd
    4d30:			; <UNDEFINED> instruction: 0x462a0134
    4d34:			; <UNDEFINED> instruction: 0xf8a6f004
    4d38:	andcs	fp, r1, r8, lsl #2
    4d3c:			; <UNDEFINED> instruction: 0xf104e7e5
    4d40:	ldrtmi	r0, [r2], -r0, asr #2
    4d44:			; <UNDEFINED> instruction: 0xf89ef004
    4d48:	mvnsle	r2, r0, lsl #16
    4d4c:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    4d50:			; <UNDEFINED> instruction: 0xf004463a
    4d54:	stmdacc	r0, {r0, r2, r3, r5, fp, ip, sp, lr, pc}
    4d58:	andcs	fp, r1, r8, lsl pc
    4d5c:			; <UNDEFINED> instruction: 0xf7fde7d5
    4d60:	svclt	0x0000e93e
    4d64:	ldrdeq	r8, [r1], -r6
    4d68:	andeq	r6, r0, r8, ror #27
    4d6c:	andeq	r0, r0, r0, asr #4
    4d70:	andeq	r6, r0, r8, ror #27
    4d74:	andeq	r8, r1, r6, lsl #1
    4d78:			; <UNDEFINED> instruction: 0x00006dbe
    4d7c:			; <UNDEFINED> instruction: 0xf6474a28
    4d80:	ldrlt	r7, [r0, #-1023]!	; 0xfffffc01
    4d84:	movwvs	r4, #13434	; 0x347a
    4d88:	blmi	9965a0 <__assert_fail@plt+0x9940f8>
    4d8c:	stmdbmi	r6!, {r0, r1, r2, r3, r7, ip, sp, pc}
    4d90:	ldmpl	r3, {r1, r2, r5, fp, lr}^
    4d94:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4d98:	movwls	r6, #55323	; 0xd81b
    4d9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4da0:	bl	ec2d9c <__assert_fail@plt+0xec08f4>
    4da4:	stmdbmi	r2!, {r3, r4, r5, r7, r8, ip, sp, pc}
    4da8:	msreq	CPSR_, #4, 2
    4dac:	eoreq	pc, ip, #4, 2
    4db0:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    4db4:	msreq	CPSR_f, #4, 2
    4db8:			; <UNDEFINED> instruction: 0xf1049200
    4dbc:	strmi	r0, [r5], -r4, lsr #4
    4dc0:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dc4:	strtmi	r4, [r8], -r3, lsl #12
    4dc8:			; <UNDEFINED> instruction: 0xf7fd461d
    4dcc:	vstrcs	s28, [r4, #-768]	; 0xfffffd00
    4dd0:	andcs	fp, r0, r8, lsl #30
    4dd4:	blge	f8e34 <__assert_fail@plt+0xf698c>
    4dd8:	tstcs	r0, r8, lsr #4
    4ddc:			; <UNDEFINED> instruction: 0xf7fd4618
    4de0:	tstcs	r0, r6, ror #20
    4de4:	strmi	r2, [r3], -r3, lsl #4
    4de8:			; <UNDEFINED> instruction: 0xf7fd4608
    4dec:	stmdacs	r0, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    4df0:	vstrls	d13, [r4, #-72]	; 0xffffffb8
    4df4:	stmdbls	r7, {sp}
    4df8:	blls	22b614 <__assert_fail@plt+0x22916c>
    4dfc:	smlabtpl	r8, r4, r9, lr
    4e00:	movwcs	lr, #43460	; 0xa9c4
    4e04:	blmi	1d7638 <__assert_fail@plt+0x1d5190>
    4e08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e0c:	blls	35ee7c <__assert_fail@plt+0x35c9d4>
    4e10:	qaddle	r4, sl, r3
    4e14:	ldclt	0, cr11, [r0, #-60]!	; 0xffffffc4
    4e18:	ldrb	r2, [r3, r1]!
    4e1c:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e20:	andeq	r8, r1, r0, lsl r0
    4e24:	andeq	r0, r0, r0, asr #4
    4e28:	andeq	r6, r0, r4, lsl #16
    4e2c:	andeq	r6, r0, r2, ror #26
    4e30:	andeq	r6, r0, lr, asr sp
    4e34:	andeq	r7, r1, ip, lsl #31
    4e38:	mvnsmi	lr, sp, lsr #18
    4e3c:	movwcs	r2, #513	; 0x201
    4e40:	movwcs	lr, #27072	; 0x69c0
    4e44:	addslt	r4, r6, sl, lsr #20
    4e48:	strmi	r4, [r4], -sl, lsr #28
    4e4c:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    4e50:	tstcs	r0, lr, ror r4
    4e54:			; <UNDEFINED> instruction: 0x463058d3
    4e58:	tstls	r5, #1769472	; 0x1b0000
    4e5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4e60:	b	1a42e5c <__assert_fail@plt+0x1a409b4>
    4e64:	svcmi	0x0025b930
    4e68:	ldrbtmi	r4, [pc], #-1537	; 4e70 <__assert_fail@plt+0x29c8>
    4e6c:			; <UNDEFINED> instruction: 0xf7fd4638
    4e70:	mvnslt	lr, r2, ror #20
    4e74:	tstcs	r3, sl, ror #12
    4e78:			; <UNDEFINED> instruction: 0xf7fd2000
    4e7c:	stmdacs	r0, {r5, r8, fp, sp, lr, pc}
    4e80:	strcs	fp, [r1, #-4024]	; 0xfffff048
    4e84:	stmdals	r2, {r1, r3, r8, r9, fp, ip, lr, pc}
    4e88:	stmdbls	r4, {r8, r9, sp}
    4e8c:	bls	16708 <__assert_fail@plt+0x14260>
    4e90:			; <UNDEFINED> instruction: 0x61216020
    4e94:	andcc	lr, r1, #196, 18	; 0x310000
    4e98:	rscvs	r6, r3, r3, ror #2
    4e9c:	blmi	597704 <__assert_fail@plt+0x59525c>
    4ea0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4ea4:	blls	55ef14 <__assert_fail@plt+0x55ca6c>
    4ea8:	tstle	lr, sl, asr r0
    4eac:	andslt	r4, r6, r8, lsr #12
    4eb0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4eb4:	ldrdhi	pc, [ip], #-143	; 0xffffff71
    4eb8:	ldrbtmi	r4, [r8], #1537	; 0x601
    4ebc:			; <UNDEFINED> instruction: 0xf7fd4640
    4ec0:			; <UNDEFINED> instruction: 0x4605ea3a
    4ec4:	bicsle	r2, r5, r0, lsl #16
    4ec8:	tsteq	r0, r4, lsl #2	; <UNPREDICTABLE>
    4ecc:			; <UNDEFINED> instruction: 0xf0034632
    4ed0:			; <UNDEFINED> instruction: 0xf104ff6f
    4ed4:	ldrtmi	r0, [sl], -r8, lsl #2
    4ed8:			; <UNDEFINED> instruction: 0xf0034628
    4edc:	strbmi	pc, [r2], -r9, ror #30	; <UNPREDICTABLE>
    4ee0:	strtmi	r4, [r8], -r1, lsr #12
    4ee4:			; <UNDEFINED> instruction: 0xff64f003
    4ee8:			; <UNDEFINED> instruction: 0xf7fde7d8
    4eec:	svclt	0x0000e878
    4ef0:	andeq	r7, r1, r6, asr #30
    4ef4:	andeq	r6, r0, ip, asr #25
    4ef8:	andeq	r0, r0, r0, asr #4
    4efc:	andeq	r6, r0, sl, asr #25
    4f00:	strdeq	r7, [r1], -r4
    4f04:	muleq	r0, r2, ip
    4f08:	svcmi	0x00f0e92d
    4f0c:	cfstr32pl	mvfx15, [r3, #-692]	; 0xfffffd4c
    4f10:	umulllt	r4, sp, r3, ip
    4f14:			; <UNDEFINED> instruction: 0xf50d4a93
    4f18:	ldrbtmi	r5, [ip], #-771	; 0xfffffcfd
    4f1c:	strmi	r3, [r5], -ip, lsr #6
    4f20:	stmiapl	r2!, {r3, r7, r9, sl, lr}
    4f24:	cmncs	r8, r1
    4f28:	andsvs	r6, sl, r2, lsl r8
    4f2c:	andeq	pc, r0, #79	; 0x4f
    4f30:	svc	0x0076f7fc
    4f34:	rsbsle	r2, r9, r0, lsl #16
    4f38:			; <UNDEFINED> instruction: 0xf8c82200
    4f3c:	strvs	r0, [r2], -r0
    4f40:	stmibmi	r9, {r1, r7, r9, sl, lr}
    4f44:	ldrbtmi	r4, [r9], #-2185	; 0xfffff777
    4f48:			; <UNDEFINED> instruction: 0xf7fd4478
    4f4c:	strmi	lr, [r4], -r6, ror #20
    4f50:			; <UNDEFINED> instruction: 0xf0002800
    4f54:	strtmi	r8, [r0], -r8, lsl #1
    4f58:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f5c:	mvnsle	r2, sl, lsl #16
    4f60:	andlt	pc, ip, #14614528	; 0xdf0000
    4f64:	stmibeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    4f68:	strtvs	pc, [sp], sp, asr #12
    4f6c:	ldrbtmi	r2, [fp], #1792	; 0x700
    4f70:	movwls	r2, #58112	; 0xe300
    4f74:	vst1.8	{d20-d22}, [pc :128], r2
    4f78:	strbmi	r5, [r8], -r0, lsl #2
    4f7c:	svc	0x00caf7fc
    4f80:	rsble	r2, r8, r0, lsl #16
    4f84:	ldrvs	lr, [r4, -sl, asr #19]
    4f88:	cmpeq	r8, #-2147483646	; 0x80000002	; <UNPREDICTABLE>
    4f8c:	ldrvs	lr, [r6, -sl, asr #19]
    4f90:	subseq	pc, r0, #-2147483646	; 0x80000002
    4f94:	ldrbmi	r9, [r9], -sp, lsl #6
    4f98:	movteq	pc, #266	; 0x10a	; <UNPREDICTABLE>
    4f9c:	movwls	r9, #45580	; 0xb20c
    4fa0:	eorseq	pc, r8, #-2147483646	; 0x80000002
    4fa4:	teqeq	r0, #-2147483646	; 0x80000002	; <UNPREDICTABLE>
    4fa8:	movwls	r9, #37386	; 0x920a
    4fac:	andseq	pc, r4, #-2147483646	; 0x80000002
    4fb0:	tsteq	r0, #-2147483646	; 0x80000002	; <UNPREDICTABLE>
    4fb4:	movwls	r9, #29192	; 0x7208
    4fb8:	andeq	pc, ip, #-2147483646	; 0x80000002
    4fbc:	movweq	pc, #33034	; 0x810a	; <UNPREDICTABLE>
    4fc0:	movwls	r9, #20998	; 0x5206
    4fc4:	eoreq	pc, r0, #-2147483646	; 0x80000002
    4fc8:	movteq	pc, #49418	; 0xc10a	; <UNPREDICTABLE>
    4fcc:	movwls	r9, #12804	; 0x3204
    4fd0:	subeq	pc, r8, #-2147483646	; 0x80000002
    4fd4:	msreq	CPSR_f, #-2147483646	; 0x80000002
    4fd8:	movwls	r9, #4610	; 0x1202
    4fdc:	andseq	pc, r8, #-2147483646	; 0x80000002
    4fe0:	andls	r4, r0, #87031808	; 0x5300000
    4fe4:			; <UNDEFINED> instruction: 0xf10a4648
    4fe8:			; <UNDEFINED> instruction: 0xf7fd0204
    4fec:	stmdacs	sp, {r6, r8, fp, sp, lr, pc}
    4ff0:	stccs	13, cr13, [r0, #-768]	; 0xfffffd00
    4ff4:			; <UNDEFINED> instruction: 0xf8dadb20
    4ff8:	adcmi	r3, fp, #0
    4ffc:	movwcs	sp, #4538	; 0x11ba
    5000:	strtmi	r9, [r0], -lr, lsl #6
    5004:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5008:			; <UNDEFINED> instruction: 0xf50d495a
    500c:	bmi	1559c20 <__assert_fail@plt+0x1557778>
    5010:	ldrbtmi	r3, [r9], #-812	; 0xfffffcd4
    5014:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    5018:	subsmi	r6, r1, sl, lsl r8
    501c:	addshi	pc, lr, r0, asr #32
    5020:			; <UNDEFINED> instruction: 0xf50d980e
    5024:	andlt	r5, sp, r3, lsl #26
    5028:	svchi	0x00f0e8bd
    502c:	rsbcs	r4, r8, #1343488	; 0x148000
    5030:	ldrbtmi	r2, [r9], #-1
    5034:	svc	0x00f6f7fc
    5038:	andcs	r2, r1, r8, ror #2
    503c:	mrc	7, 7, APSR_nzcv, cr0, cr12, {7}
    5040:	rscsle	r2, r3, r0, lsl #16
    5044:			; <UNDEFINED> instruction: 0xf8ca9b0e
    5048:	strmi	r0, [r2], r0, rrx
    504c:	movwls	r3, #58113	; 0xe301
    5050:	strvs	r2, [r3], -r0, lsl #6
    5054:	blls	3bee94 <__assert_fail@plt+0x3bc9ec>
    5058:	bicsle	r2, r2, r0, lsl #22
    505c:	ldrdeq	pc, [r0], -r8
    5060:	svc	0x0052f7fc
    5064:	bge	47efa0 <__assert_fail@plt+0x47caf8>
    5068:			; <UNDEFINED> instruction: 0xf7fd210e
    506c:	cdpne	8, 0, cr14, cr7, cr8, {1}
    5070:	b	1bfbe20 <__assert_fail@plt+0x1bf9978>
    5074:	vmulge.f16	s0, s12, s10	; <UNPREDICTABLE>
    5078:	ldmibvc	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    507c:			; <UNDEFINED> instruction: 0xf8cd46a3
    5080:			; <UNDEFINED> instruction: 0x4632803c
    5084:	strtmi	r2, [r0], -sp, lsl #2
    5088:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    508c:	blle	140f094 <__assert_fail@plt+0x140cbec>
    5090:	svclt	0x000c4285
    5094:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5098:	stmdaeq	r1, {r0, r3, ip, sp, lr, pc}
    509c:	svceq	0x0000f1b8
    50a0:	ldmdavs	r3!, {r0, r1, r2, r6, r8, ip, lr, pc}
    50a4:	adcvs	pc, sp, #80740352	; 0x4d00000
    50a8:	vstrcs	s12, [r0, #-708]	; 0xfffffd3c
    50ac:	andeq	pc, r0, sl, asr #17
    50b0:	bleq	814e4 <__assert_fail@plt+0x7f03c>
    50b4:			; <UNDEFINED> instruction: 0xf04f930e
    50b8:	stmib	sl, {r8, r9}^
    50bc:			; <UNDEFINED> instruction: 0x46082314
    50c0:	tstcs	r6, #3309568	; 0x328000
    50c4:	mvnvc	lr, pc, asr #20
    50c8:	bvs	1cabd08 <__assert_fail@plt+0x1ca9860>
    50cc:	smlabteq	ip, sl, r9, lr
    50d0:	andcc	pc, r4, sl, asr #17
    50d4:	ldmdbvs	r3!, {r4, r5, r8, r9, fp, sp, lr}^
    50d8:	eorcs	pc, r8, sl, asr #17
    50dc:	mvnvc	lr, pc, asr #20
    50e0:	stmib	sl, {r1, r4, r5, r6, sl, fp, sp, lr}^
    50e4:			; <UNDEFINED> instruction: 0xf8ca010e
    50e8:	blvs	fec11150 <__assert_fail@plt+0xfec0eca8>
    50ec:			; <UNDEFINED> instruction: 0xf8ca6c33
    50f0:	b	13cd228 <__assert_fail@plt+0x13cad80>
    50f4:	ldmvs	r2!, {r5, r6, r7, r8, ip, sp, lr}^
    50f8:	subcc	pc, r8, sl, asr #17
    50fc:	tsteq	r0, sl, asr #19
    5100:	ldmib	r6, {r0, r1, r4, r5, r7, sl, fp, sp, lr}^
    5104:			; <UNDEFINED> instruction: 0xf8ca1001
    5108:			; <UNDEFINED> instruction: 0xf8ca802c
    510c:			; <UNDEFINED> instruction: 0xf8ca8024
    5110:	stmib	sl, {r5, ip, sp}^
    5114:	stmib	sl, {r1, ip}^
    5118:	ble	70d930 <__assert_fail@plt+0x70b488>
    511c:	andcs	r2, r1, r8, ror #2
    5120:	mrc	7, 3, APSR_nzcv, cr14, cr12, {7}
    5124:	addle	r2, r1, r0, lsl #16
    5128:	rsbeq	pc, r0, sl, asr #17
    512c:			; <UNDEFINED> instruction: 0xf8c04682
    5130:	strcc	r8, [r1], #-96	; 0xffffffa0
    5134:	ble	fe915bd8 <__assert_fail@plt+0xfe913730>
    5138:			; <UNDEFINED> instruction: 0xf8dd465b
    513c:			; <UNDEFINED> instruction: 0xf8cd803c
    5140:	blcs	31228 <__assert_fail@plt+0x2ed80>
    5144:	svcge	0x0060f47f
    5148:	ldrdeq	pc, [r0], -r8
    514c:	movwls	r2, #58112	; 0xe300
    5150:	mrc	7, 6, APSR_nzcv, cr10, cr12, {7}
    5154:			; <UNDEFINED> instruction: 0xf8cde758
    5158:	smmlar	r5, r8, r0, fp
    515c:	svc	0x003ef7fc
    5160:	andeq	r7, r1, sl, ror lr
    5164:	andeq	r0, r0, r0, asr #4
    5168:	andeq	r6, r0, r2, asr r6
    516c:	andeq	r6, r0, ip, lsl ip
    5170:	andeq	r6, r0, sl, lsl #24
    5174:	andeq	r7, r1, r2, lsl #27
    5178:	muleq	r0, r2, r0
    517c:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
    5180:	strtmi	r4, [r0], -r4, lsl #12
    5184:			; <UNDEFINED> instruction: 0xf7fc6e24
    5188:	stccs	14, cr14, [r0], {192}	; 0xc0
    518c:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    5190:	svclt	0x00004770
    5194:	blmi	1c97b60 <__assert_fail@plt+0x1c956b8>
    5198:	push	{r1, r3, r4, r5, r6, sl, lr}
    519c:			; <UNDEFINED> instruction: 0x46064ff0
    51a0:	ldrdlt	r5, [r7], r3	; <UNPREDICTABLE>
    51a4:	andcs	r4, r1, pc, lsl #12
    51a8:	ldmdavs	fp, {r6, r8, sp}
    51ac:			; <UNDEFINED> instruction: 0xf04f9325
    51b0:			; <UNDEFINED> instruction: 0xf7fc0300
    51b4:	stmdacs	r0, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
    51b8:	movwcs	sp, #90	; 0x5a
    51bc:	bicvs	r6, r3, #56	; 0x38
    51c0:	stmdbmi	r8!, {r2, r9, sl, lr}^
    51c4:	ldrbtmi	r4, [r9], #-2152	; 0xfffff798
    51c8:			; <UNDEFINED> instruction: 0xf7fd4478
    51cc:	strmi	lr, [r5], -r6, lsr #18
    51d0:	rsble	r2, r6, r0, lsl #16
    51d4:			; <UNDEFINED> instruction: 0xf7fd4628
    51d8:	stmdacs	sl, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
    51dc:			; <UNDEFINED> instruction: 0xf8dfd1fa
    51e0:			; <UNDEFINED> instruction: 0xf04fa18c
    51e4:	ldrbtmi	r0, [sl], #2048	; 0x800
    51e8:			; <UNDEFINED> instruction: 0xf7fc4628
    51ec:	strmi	lr, [r1], sl, ror #31
    51f0:	cmple	pc, r0, lsl #16
    51f4:	msreq	CPSR_, #4, 2
    51f8:	eoreq	pc, r8, #4, 2
    51fc:	ldrbmi	r9, [r1], -r7, lsl #6
    5200:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
    5204:	movwls	r9, #20998	; 0x5206
    5208:	andseq	pc, r0, #4, 2
    520c:	movweq	pc, #49412	; 0xc104	; <UNPREDICTABLE>
    5210:	movwls	r9, #12804	; 0x3204
    5214:	andeq	pc, r8, #4, 2
    5218:	teqeq	r0, #4, 2	; <UNPREDICTABLE>
    521c:	movwls	r9, #4610	; 0x1202
    5220:	andseq	pc, r8, #4, 2
    5224:	andls	r4, r0, #36700160	; 0x2300000
    5228:	stcne	6, cr4, [r2, #-160]!	; 0xffffff60
    522c:	mcr	7, 2, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    5230:	bicsle	r2, r9, sl, lsl #16
    5234:	blle	590a3c <__assert_fail@plt+0x58e594>
    5238:	adcsmi	r6, r3, #2293760	; 0x230000
    523c:			; <UNDEFINED> instruction: 0x4620d1d4
    5240:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5244:	stc2	7, cr15, [r2], #1020	; 0x3fc
    5248:			; <UNDEFINED> instruction: 0xf7fd4628
    524c:	bmi	123f454 <__assert_fail@plt+0x123cfac>
    5250:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
    5254:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5258:	subsmi	r9, sl, r5, lsr #22
    525c:			; <UNDEFINED> instruction: 0x4640d17b
    5260:	pop	{r0, r1, r2, r5, ip, sp, pc}
    5264:	strdcs	r8, [r0, #-240]	; 0xffffff10
    5268:			; <UNDEFINED> instruction: 0xf7fc2001
    526c:	stmdblt	r8!, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    5270:	subcs	r4, r0, #64, 18	; 0x100000
    5274:	ldrbtmi	r2, [r9], #-1
    5278:	mrc	7, 6, APSR_nzcv, cr4, cr12, {7}
    527c:	strmi	r6, [r4], -r0, ror #7
    5280:	eorsls	pc, ip, r0, asr #17
    5284:			; <UNDEFINED> instruction: 0xf7fc4628
    5288:			; <UNDEFINED> instruction: 0xf108ef9c
    528c:	strmi	r0, [r1], r1, lsl #16
    5290:	adcle	r2, pc, r0, lsl #16
    5294:	svceq	0x0000f1b8
    5298:	ldmdavs	r8!, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
    529c:	mrc	7, 1, APSR_nzcv, cr4, cr12, {7}
    52a0:	blge	2ff1f0 <__assert_fail@plt+0x2fcd48>
    52a4:			; <UNDEFINED> instruction: 0x46012213
    52a8:	ldmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    52ac:	bleq	41974 <__assert_fail@plt+0x3f4cc>
    52b0:	b	1bfbfcc <__assert_fail@plt+0x1bf9b24>
    52b4:	strtmi	r0, [r8], r6, lsl #20
    52b8:	bicsvc	lr, sl, #323584	; 0x4f000
    52bc:	beq	15416f8 <__assert_fail@plt+0x153f250>
    52c0:	ldrbmi	r9, [r3], -r9, lsl #6
    52c4:	tstcs	r0, r2, lsl r2
    52c8:			; <UNDEFINED> instruction: 0xf7fd4628
    52cc:	stmdacs	r0, {r2, r3, r6, fp, sp, lr, pc}
    52d0:	blls	27bf94 <__assert_fail@plt+0x279aec>
    52d4:	svclt	0x000c4286
    52d8:			; <UNDEFINED> instruction: 0xf0032300
    52dc:	ldrmi	r0, [r9], r1, lsl #6
    52e0:	ldmdbls	lr, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, pc}
    52e4:	bls	550aec <__assert_fail@plt+0x54e644>
    52e8:	cmnvs	r3, #32
    52ec:	blls	696b14 <__assert_fail@plt+0x69466c>
    52f0:	mvnvc	lr, pc, asr #20
    52f4:	smlabteq	sl, r4, r9, lr
    52f8:	rsbvs	r9, r2, r0, lsr #16
    52fc:	b	13dd990 <__assert_fail@plt+0x13db4e8>
    5300:	bls	8a1a88 <__assert_fail@plt+0x89f5e0>
    5304:	stmib	r4, {r1, r2, r4, r8, r9, fp, ip, pc}^
    5308:	ldmib	sp, {r3, r8}^
    530c:			; <UNDEFINED> instruction: 0x63221017
    5310:	smlabtcc	r2, r4, r9, lr
    5314:	andeq	lr, r4, r4, asr #19
    5318:	cmpcs	r0, r7, lsl sl
    531c:			; <UNDEFINED> instruction: 0xf7fc2001
    5320:	stmdacs	r0, {r7, r8, sl, fp, sp, lr, pc}
    5324:			; <UNDEFINED> instruction: 0xf108d0a4
    5328:	mvnvs	r0, #131072	; 0x20000
    532c:			; <UNDEFINED> instruction: 0xf8c04604
    5330:	strcc	r9, [r1, #-60]	; 0xffffffc4
    5334:	ble	ff1169e8 <__assert_fail@plt+0xff114540>
    5338:	svceq	0x0000f1b8
    533c:	ldmdavs	r8!, {r0, r1, r2, r7, r8, ip, lr, pc}
    5340:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5344:	stcl	7, cr15, [r0, #1008]!	; 0x3f0
    5348:	strtmi	lr, [r0], -r1, lsl #15
    534c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    5350:	ldc2	7, cr15, [ip], {255}	; 0xff
    5354:			; <UNDEFINED> instruction: 0xf7fce77b
    5358:	svclt	0x0000ee42
    535c:	strdeq	r7, [r1], -ip
    5360:	andeq	r0, r0, r0, asr #4
    5364:	ldrdeq	r6, [r0], -r2
    5368:	strdeq	r6, [r0], -r4
    536c:	andeq	r6, r0, sl, ror #19
    5370:	andeq	r7, r1, r2, asr #22
    5374:	andeq	r5, r0, lr, asr #28
    5378:	ldrlt	fp, [r8, #-352]!	; 0xfffffea0
    537c:	strtmi	r4, [r5], -r4, lsl #12
    5380:	blvs	fea20318 <__assert_fail@plt+0xfea1de70>
    5384:	stcl	7, cr15, [r0, #1008]	; 0x3f0
    5388:			; <UNDEFINED> instruction: 0xf7fc4628
    538c:	stccs	13, cr14, [r0], {190}	; 0xbe
    5390:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    5394:	svclt	0x00004770
    5398:	blmi	fe117dac <__assert_fail@plt+0xfe115904>
    539c:	push	{r1, r3, r4, r5, r6, sl, lr}
    53a0:			; <UNDEFINED> instruction: 0x46064ff0
    53a4:	ldrsbtlt	r5, [sp], r3
    53a8:	andcs	r4, r1, pc, lsl #12
    53ac:	ldmdavs	fp, {r5, r6, r8, sp}
    53b0:			; <UNDEFINED> instruction: 0xf04f933b
    53b4:			; <UNDEFINED> instruction: 0xf7fc0300
    53b8:	stmdacs	r0, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    53bc:	movwcs	sp, #113	; 0x71
    53c0:	strvs	r6, [r3, #56]	; 0x38
    53c4:	ldmdbmi	sl!, {r2, r9, sl, lr}^
    53c8:	ldrbtmi	r4, [r9], #-2170	; 0xfffff786
    53cc:			; <UNDEFINED> instruction: 0xf7fd4478
    53d0:	strmi	lr, [r5], -r4, lsr #16
    53d4:	rsbsle	r2, sp, r0, lsl #16
    53d8:			; <UNDEFINED> instruction: 0xf7fc4628
    53dc:	stmdacs	sl, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    53e0:			; <UNDEFINED> instruction: 0xf8dfd1fa
    53e4:			; <UNDEFINED> instruction: 0xf04fa1d4
    53e8:	ldrbtmi	r0, [sl], #2048	; 0x800
    53ec:			; <UNDEFINED> instruction: 0xf7fc4628
    53f0:	strmi	lr, [r1], r8, ror #29
    53f4:	cmnle	r6, r0, lsl #16
    53f8:	teqeq	r0, #4, 2	; <UNPREDICTABLE>
    53fc:	eoreq	pc, r8, #4, 2
    5400:	ldrbmi	r9, [r1], -fp, lsl #6
    5404:	msreq	CPSR_, #4, 2
    5408:	movwls	r9, #37386	; 0x920a
    540c:	andseq	pc, r4, #4, 2
    5410:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    5414:	movwls	r9, #29192	; 0x7208
    5418:	andeq	pc, ip, #4, 2
    541c:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    5420:	movwls	r9, #20998	; 0x5206
    5424:	subseq	pc, r4, #4, 2
    5428:	cmpeq	r0, #4, 2	; <UNPREDICTABLE>
    542c:	movwls	r9, #12804	; 0x3204
    5430:	subeq	pc, r0, #4, 2
    5434:	teqeq	r8, #4, 2	; <UNPREDICTABLE>
    5438:	movwls	r9, #4610	; 0x1202
    543c:	andseq	pc, r8, #4, 2
    5440:	andls	r4, r0, #36700160	; 0x2300000
    5444:	stcne	6, cr4, [r2, #-160]!	; 0xffffff60
    5448:	ldc	7, cr15, [r2, #-1008]!	; 0xfffffc10
    544c:	bicle	r2, sp, lr, lsl #16
    5450:	blle	850c58 <__assert_fail@plt+0x84e7b0>
    5454:	adcsmi	r6, r3, #2293760	; 0x230000
    5458:	bge	979b80 <__assert_fail@plt+0x9776d8>
    545c:	tstcs	r2, r0, lsr r6
    5460:	stcl	7, cr15, [r2, #1008]	; 0x3f0
    5464:	svclt	0x00083001
    5468:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    546c:	blls	db9484 <__assert_fail@plt+0xdb6fdc>
    5470:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5474:	ldmdbcc	r2, {r2, r6, r7, r8, fp, sp, lr, pc}
    5478:			; <UNDEFINED> instruction: 0xf7fc4628
    547c:	bmi	1401224 <__assert_fail@plt+0x13fed7c>
    5480:	ldrbtmi	r4, [sl], #-2890	; 0xfffff4b6
    5484:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5488:	subsmi	r9, sl, fp, lsr fp
    548c:	addhi	pc, r9, r0, asr #32
    5490:	eorslt	r4, sp, r0, asr #12
    5494:	svchi	0x00f0e8bd
    5498:	andcs	r2, r1, r0, ror #2
    549c:	stcl	7, cr15, [r0], {252}	; 0xfc
    54a0:	stmdbmi	r7, {r3, r5, r8, fp, ip, sp, pc}^
    54a4:	andcs	r2, r1, r0, ror #4
    54a8:			; <UNDEFINED> instruction: 0xf7fc4479
    54ac:	strvs	lr, [r0, #3516]!	; 0xdbc
    54b0:			; <UNDEFINED> instruction: 0xf8c04604
    54b4:			; <UNDEFINED> instruction: 0x46289058
    54b8:	mcr	7, 4, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    54bc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    54c0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    54c4:			; <UNDEFINED> instruction: 0xf1b8d098
    54c8:	bicsle	r0, r5, r0, lsl #30
    54cc:			; <UNDEFINED> instruction: 0xf7fc6838
    54d0:	bfi	lr, ip, (invalid: 26:17)
    54d4:	tstcs	ip, pc, lsl #20
    54d8:	stc	7, cr15, [r6, #1008]	; 0x3f0
    54dc:	bleq	41ba4 <__assert_fail@plt+0x3f6fc>
    54e0:	b	1bfc24c <__assert_fail@plt+0x1bf9da4>
    54e4:	strtmi	r0, [r8], r6, lsl #20
    54e8:	bicsvc	lr, sl, #323584	; 0x4f000
    54ec:	beq	fe541928 <__assert_fail@plt+0xfe53f480>
    54f0:	ldrbmi	r9, [r2], -sp, lsl #6
    54f4:	strtmi	r2, [r8], -fp, lsl #2
    54f8:	ldcl	7, cr15, [r6, #-1008]!	; 0xfffffc10
    54fc:	blle	10cf504 <__assert_fail@plt+0x10cd05c>
    5500:	addmi	r9, r6, #13312	; 0x3400
    5504:	movwcs	fp, #3852	; 0xf0c
    5508:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    550c:	blcs	16f78 <__assert_fail@plt+0x14ad0>
    5510:	blls	979a00 <__assert_fail@plt+0x977558>
    5514:	stmdbls	lr!, {r9, sl, fp, sp}
    5518:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    551c:	rsbvs	r6, r3, r0, lsr #32
    5520:	blls	d16d48 <__assert_fail@plt+0xd148a0>
    5524:	mvnvc	lr, pc, asr #20
    5528:	smlabteq	r8, r4, r9, lr
    552c:	bls	aab5f4 <__assert_fail@plt+0xaa914c>
    5530:	b	13de3c4 <__assert_fail@plt+0x13dbf1c>
    5534:	blls	de1cbc <__assert_fail@plt+0xddf814>
    5538:	smlabteq	sl, r4, r9, lr
    553c:			; <UNDEFINED> instruction: 0x61a29832
    5540:	bls	d5e9d4 <__assert_fail@plt+0xd5c52c>
    5544:	mvnvc	lr, pc, asr #20
    5548:	stmib	r4, {r3, r5, r8, r9, fp, ip, pc}^
    554c:	ldmib	sp, {r2, r3, r8}^
    5550:	strtvs	r1, [r2], #-38	; 0xffffffda
    5554:	adcvs	r9, r1, r8, lsr sl
    5558:	movweq	lr, #14788	; 0x39c4
    555c:	blls	a6ba3c <__assert_fail@plt+0xa69594>
    5560:	eorsls	pc, ip, r4, asr #17
    5564:	subls	pc, r4, r4, asr #17
    5568:	subls	pc, ip, r4, asr #17
    556c:	cmnvs	r3, r2, ror #10
    5570:	ble	fe11e7fc <__assert_fail@plt+0xfe11c354>
    5574:	andcs	r2, r1, r0, ror #2
    5578:	mrrc	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    557c:	addsle	r2, r0, r0, lsl #16
    5580:	strmi	r6, [r4], -r0, lsr #11
    5584:	subsls	pc, r8, r0, asr #17
    5588:	strmi	r3, [fp, #1281]!	; 0x501
    558c:			; <UNDEFINED> instruction: 0xf1b8dab1
    5590:			; <UNDEFINED> instruction: 0xf47f0f00
    5594:	ldmdavs	r8!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    5598:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    559c:	ldc	7, cr15, [r4], #1008	; 0x3f0
    55a0:			; <UNDEFINED> instruction: 0xf7fce76d
    55a4:	svclt	0x0000ed1c
    55a8:	strdeq	r7, [r1], -r8
    55ac:	andeq	r0, r0, r0, asr #4
    55b0:	andeq	r6, r0, lr, asr #3
    55b4:	andeq	r6, r0, ip, lsr #16
    55b8:	andeq	r6, r0, r2, lsr #16
    55bc:	andeq	r7, r1, r2, lsl r9
    55c0:	andeq	r5, r0, ip, lsl ip
    55c4:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
    55c8:	strtmi	r4, [r0], -r4, lsl #12
    55cc:			; <UNDEFINED> instruction: 0xf7fc6da4
    55d0:	stccs	12, cr14, [r0], {156}	; 0x9c
    55d4:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    55d8:	svclt	0x00004770
    55dc:	addlt	fp, r2, r0, ror r5
    55e0:	strmi	r6, [ip], -lr, lsl #19
    55e4:	tstcs	r1, r3, lsr sl
    55e8:	vmlal.u8	q11, d6, d19
    55ec:	ldrbtmi	r0, [sl], #-1544	; 0xfffff9f8
    55f0:	strmi	r9, [r5], -r0, lsl #12
    55f4:	mrc	7, 4, APSR_nzcv, cr8, cr12, {7}
    55f8:			; <UNDEFINED> instruction: 0xf7fc6920
    55fc:	cmplt	r0, #72, 24	; 0x4800
    5600:	tstcs	r1, sp, lsr #20
    5604:	strtmi	r6, [r8], -r3, lsl #16
    5608:			; <UNDEFINED> instruction: 0xf7fc447a
    560c:	stmdbvs	r0!, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}^
    5610:	svc	0x0032f7fc
    5614:	bmi	a7237c <__assert_fail@plt+0xa6fed4>
    5618:	stmdavs	r3, {r0, r8, sp}
    561c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    5620:	mcr	7, 4, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5624:			; <UNDEFINED> instruction: 0xf7fc68a0
    5628:	cmnlt	r0, #12800	; 0x3200
    562c:	tstcs	r1, r4, lsr #20
    5630:	strtmi	r6, [r8], -r3, lsl #16
    5634:			; <UNDEFINED> instruction: 0xf7fc447a
    5638:	stmiavs	r0!, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    563c:	svc	0x001cf7fc
    5640:	bmi	8323e8 <__assert_fail@plt+0x82ff40>
    5644:	stmdavs	r3, {r0, r8, sp}
    5648:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    564c:	pop	{r1, ip, sp, pc}
    5650:			; <UNDEFINED> instruction: 0xf7fc4070
    5654:	bmi	734ff8 <__assert_fail@plt+0x732b50>
    5658:	stmdbvs	r3!, {r0, r8, sp}
    565c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    5660:	mcr	7, 3, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5664:			; <UNDEFINED> instruction: 0xf7fc6960
    5668:	stmdacs	r0, {r3, r8, r9, sl, fp, sp, lr, pc}
    566c:	bmi	5f9dc0 <__assert_fail@plt+0x5f7918>
    5670:	stmdbvs	r3!, {r0, r8, sp}^
    5674:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    5678:	mrc	7, 2, APSR_nzcv, cr6, cr12, {7}
    567c:			; <UNDEFINED> instruction: 0xf7fc68a0
    5680:	stmdacs	r0, {r1, r2, sl, fp, sp, lr, pc}
    5684:	bmi	4b9dd4 <__assert_fail@plt+0x4b792c>
    5688:	stmiavs	r3!, {r0, r8, sp}
    568c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    5690:	mcr	7, 2, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5694:			; <UNDEFINED> instruction: 0xf7fc68e0
    5698:	stmdacs	r0, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    569c:	bmi	379de8 <__assert_fail@plt+0x377940>
    56a0:	stmiavs	r3!, {r3, r5, r9, sl, lr}^
    56a4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    56a8:	pop	{r1, ip, sp, pc}
    56ac:			; <UNDEFINED> instruction: 0xf7fc4070
    56b0:	svclt	0x0000be39
    56b4:	andeq	r6, r0, r6, asr r6
    56b8:	andeq	r6, r0, r8, asr #12
    56bc:	andeq	r6, r0, r2, lsr r6
    56c0:	andeq	r6, r0, ip, lsl r6
    56c4:	andeq	r6, r0, r6, lsl r6
    56c8:	strdeq	r6, [r0], -sl
    56cc:	andeq	r6, r0, r2, ror #11
    56d0:	andeq	r6, r0, sl, asr #11
    56d4:	andeq	r6, r0, r2, asr #11
    56d8:	mvnsmi	lr, sp, lsr #18
    56dc:	bmi	1396f3c <__assert_fail@plt+0x1394a94>
    56e0:	blmi	1396f64 <__assert_fail@plt+0x1394abc>
    56e4:	ldrbtmi	fp, [sl], #-140	; 0xffffff74
    56e8:			; <UNDEFINED> instruction: 0xf8dd4604
    56ec:	ldmpl	r3, {r3, r6, pc}^
    56f0:	movwls	r6, #47131	; 0xb81b
    56f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    56f8:	subsle	r2, fp, r0, lsl #18
    56fc:	strmi	r4, [sp], -r8, lsl #12
    5700:	stcl	7, cr15, [sl, #-1008]!	; 0xfffffc10
    5704:			; <UNDEFINED> instruction: 0xf9104428
    5708:	blcs	f54714 <__assert_fail@plt+0xf5226c>
    570c:	stccs	0, cr13, [r1], {76}	; 0x4c
    5710:	stccs	0, cr13, [r2], {101}	; 0x65
    5714:	stmdbmi	r2, {r0, r1, r2, r3, r5, r6, ip, lr, pc}^
    5718:	andcs	r4, r1, sl, lsr #12
    571c:			; <UNDEFINED> instruction: 0xf7fc4479
    5720:	stccs	13, cr14, [r2], {222}	; 0xde
    5724:	stccs	13, cr13, [r3], {45}	; 0x2d
    5728:	blls	4f9cfc <__assert_fail@plt+0x4f7854>
    572c:	tstcs	r1, r3, lsl #26
    5730:	strtmi	r2, [r8], -r0, lsr #4
    5734:	blmi	eea33c <__assert_fail@plt+0xee7e94>
    5738:			; <UNDEFINED> instruction: 0xf7fc447b
    573c:	ldrtmi	lr, [r2], -sl, lsl #27
    5740:	andcs	r4, r0, fp, lsr r6
    5744:			; <UNDEFINED> instruction: 0xff54f000
    5748:	strmi	r4, [r4], -r9, lsr #12
    574c:	andcs	r4, r1, r2, lsl #12
    5750:	stcl	7, cr15, [r4, #1008]	; 0x3f0
    5754:			; <UNDEFINED> instruction: 0xf7fc4620
    5758:			; <UNDEFINED> instruction: 0xf1b8ebd8
    575c:	andle	r0, r5, r0, lsl #30
    5760:			; <UNDEFINED> instruction: 0x46424931
    5764:	ldrbtmi	r2, [r9], #-1
    5768:	ldc	7, cr15, [r8, #1008]!	; 0x3f0
    576c:	blmi	ad8030 <__assert_fail@plt+0xad5b88>
    5770:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5774:	blls	2df7e4 <__assert_fail@plt+0x2dd33c>
    5778:	qdaddle	r4, sl, r8
    577c:	pop	{r2, r3, ip, sp, pc}
    5780:	stfcsd	f0, [r1], {240}	; 0xf0
    5784:	blls	4fb8a0 <__assert_fail@plt+0x4f93f8>
    5788:	eorcs	sl, r0, #768	; 0x300
    578c:	strtmi	r2, [r0], -r1, lsl #2
    5790:	blmi	9ea398 <__assert_fail@plt+0x9e7ef0>
    5794:			; <UNDEFINED> instruction: 0xf7fc447b
    5798:			; <UNDEFINED> instruction: 0x4632ed5c
    579c:			; <UNDEFINED> instruction: 0x4621463b
    57a0:			; <UNDEFINED> instruction: 0xf7fc2001
    57a4:	bfi	lr, ip, (invalid: 27:24)
    57a8:	strtmi	r4, [sl], -r2, lsr #18
    57ac:	ldrbtmi	r2, [r9], #-1
    57b0:	ldc	7, cr15, [r4, #1008]	; 0x3f0
    57b4:			; <UNDEFINED> instruction: 0xd1b42c02
    57b8:			; <UNDEFINED> instruction: 0xac039b13
    57bc:	tstcs	r1, r0, lsr #4
    57c0:	movwls	r4, #1568	; 0x620
    57c4:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    57c8:	stcl	7, cr15, [r2, #-1008]	; 0xfffffc10
    57cc:	b	108829c <__assert_fail@plt+0x1085df4>
    57d0:	beq	feeda1f4 <__assert_fail@plt+0xfeed7d4c>
    57d4:	andcs	r4, r1, r1, lsr #12
    57d8:	stc	7, cr15, [r0, #1008]	; 0x3f0
    57dc:	ldmdbmi	r7, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    57e0:	andcs	r2, r0, r5, lsl #4
    57e4:			; <UNDEFINED> instruction: 0xf7fc4479
    57e8:	strtmi	lr, [sl], -r6, ror #23
    57ec:	strtmi	r4, [r0], -r1, lsl #12
    57f0:	ldcl	7, cr15, [r4, #-1008]!	; 0xfffffc10
    57f4:	ldmdbmi	r2, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    57f8:	andcs	r2, r0, r5, lsl #4
    57fc:			; <UNDEFINED> instruction: 0xf7fc4479
    5800:			; <UNDEFINED> instruction: 0x462aebda
    5804:	andcs	r4, r1, r1, lsl #12
    5808:	stcl	7, cr15, [r8, #-1008]!	; 0xfffffc10
    580c:			; <UNDEFINED> instruction: 0xf7fce7d4
    5810:			; <UNDEFINED> instruction: 0xf7fcebe6
    5814:	svclt	0x0000ee20
    5818:	andeq	r7, r1, lr, lsr #13
    581c:	andeq	r0, r0, r0, asr #4
    5820:	andeq	r6, r0, r4, ror r5
    5824:	andeq	r6, r0, r8, ror #10
    5828:	andeq	r5, r0, sl, lsr #16
    582c:	andeq	r7, r1, r4, lsr #12
    5830:	andeq	r6, r0, r4, lsl #10
    5834:	andeq	r5, r0, r2, ror #15
    5838:	ldrdeq	r6, [r0], -r2
    583c:	andeq	r6, r0, ip, lsl #9
    5840:	andeq	r6, r0, r4, lsl #9
    5844:	andeq	r0, r0, r0
    5848:	andvs	r2, fp, r0, lsl #6
    584c:			; <UNDEFINED> instruction: 0xb328b410
    5850:	mulmi	r0, r0, r9
    5854:	tstle	ip, pc, lsr #24
    5858:	mulcc	r1, r0, r9
    585c:	andcc	r4, r1, r4, lsl #12
    5860:	rscsle	r2, r9, pc, lsr #22
    5864:	andvs	r2, fp, r1, lsl #6
    5868:	mulcc	r1, r4, r9
    586c:	svclt	0x00182b2f
    5870:	andle	r2, sl, r0, lsl #22
    5874:			; <UNDEFINED> instruction: 0xf1c04603
    5878:	ldmdane	sl, {r1}
    587c:			; <UNDEFINED> instruction: 0xf913600a
    5880:	bcs	1148c <__assert_fail@plt+0xefe4>
    5884:	bcs	bf54ec <__assert_fail@plt+0xbf3044>
    5888:			; <UNDEFINED> instruction: 0x4620d1f7
    588c:	blmi	143a08 <__assert_fail@plt+0x141560>
    5890:	stccs	7, cr4, [r0], {112}	; 0x70
    5894:			; <UNDEFINED> instruction: 0x4604d0f9
    5898:	strb	r3, [r3, r1]!
    589c:	ldrb	r4, [r4, r4, lsl #12]!
    58a0:			; <UNDEFINED> instruction: 0x460eb570
    58a4:	mulne	r0, r0, r9
    58a8:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    58ac:	cmplt	r1, r8, lsl #12
    58b0:			; <UNDEFINED> instruction: 0x4630295c
    58b4:			; <UNDEFINED> instruction: 0xf7fcd008
    58b8:	ldmdblt	r8!, {r1, r2, r4, r7, sl, fp, sp, lr, pc}^
    58bc:	strpl	r3, [r9, -r1, lsl #8]!
    58c0:	stmdbcs	r0, {r5, r9, sl, lr}
    58c4:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    58c8:			; <UNDEFINED> instruction: 0xf993192b
    58cc:			; <UNDEFINED> instruction: 0xb12b3001
    58d0:	strpl	r3, [r9, -r2, lsl #8]!
    58d4:	stmdbcs	r0, {r5, r9, sl, lr}
    58d8:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    58dc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    58e0:	mvnsmi	lr, sp, lsr #18
    58e4:	bmi	8d7144 <__assert_fail@plt+0x8d4c9c>
    58e8:	blmi	8f1af8 <__assert_fail@plt+0x8ef650>
    58ec:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    58f0:	strmi	r4, [r8], r4, lsl #12
    58f4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    58f8:			; <UNDEFINED> instruction: 0xf04f9301
    58fc:	strls	r0, [r0, -r0, lsl #6]
    5900:	ldc	7, cr15, [r4], {252}	; 0xfc
    5904:	tstlt	r4, r7
    5908:	mulcc	r0, r4, r9
    590c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    5910:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    5914:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    5918:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    591c:	ldc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    5920:	ldrtmi	r4, [fp], -r5, lsl #12
    5924:			; <UNDEFINED> instruction: 0x46694632
    5928:			; <UNDEFINED> instruction: 0xf7fc4620
    592c:	stmdavs	fp!, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
    5930:	blls	33f84 <__assert_fail@plt+0x31adc>
    5934:	rscle	r4, sl, r3, lsr #5
    5938:			; <UNDEFINED> instruction: 0xf993b11b
    593c:	blcs	11944 <__assert_fail@plt+0xf49c>
    5940:	bmi	43a0dc <__assert_fail@plt+0x437c34>
    5944:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    5948:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    594c:	subsmi	r9, sl, r1, lsl #22
    5950:	andlt	sp, r2, sp, lsl #2
    5954:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5958:	blcs	89818c <__assert_fail@plt+0x895ce4>
    595c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    5960:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    5964:	strbmi	r4, [r2], -r3, lsr #12
    5968:			; <UNDEFINED> instruction: 0xf7fc4479
    596c:			; <UNDEFINED> instruction: 0xf7fceb5c
    5970:	svclt	0x0000eb36
    5974:	andeq	r7, r1, r6, lsr #9
    5978:	andeq	r0, r0, r0, asr #4
    597c:	andeq	r7, r1, lr, ror #13
    5980:	muleq	r0, r0, r3
    5984:	andeq	r7, r1, lr, asr #8
    5988:	andeq	r7, r1, r8, lsr #13
    598c:	andeq	r6, r0, r0, asr #6
    5990:	addlt	fp, r3, r0, lsl #10
    5994:	tstls	r0, r7, lsl #24
    5998:			; <UNDEFINED> instruction: 0xf7fc9001
    599c:	ldrbtmi	lr, [ip], #-3144	; 0xfffff3b8
    59a0:	ldmib	sp, {r1, r5, r8, sp}^
    59a4:	andvs	r2, r1, r0, lsl #6
    59a8:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    59ac:			; <UNDEFINED> instruction: 0xf7fc4479
    59b0:	svclt	0x0000eb3a
    59b4:	andeq	r7, r1, r6, ror #12
    59b8:	strdeq	r6, [r0], -ip
    59bc:			; <UNDEFINED> instruction: 0x4604b538
    59c0:			; <UNDEFINED> instruction: 0xf7ff460d
    59c4:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    59c8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    59cc:	lfmlt	f5, 1, [r8, #-0]
    59d0:	strtmi	r4, [r0], -r9, lsr #12
    59d4:			; <UNDEFINED> instruction: 0xffdcf7ff
    59d8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    59dc:			; <UNDEFINED> instruction: 0x47706018
    59e0:	andeq	r7, r1, sl, lsr #12
    59e4:	svcmi	0x00f0e92d
    59e8:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    59ec:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    59f0:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    59f4:			; <UNDEFINED> instruction: 0xf8df2500
    59f8:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    59fc:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    5a00:	movwls	r6, #55323	; 0xd81b
    5a04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5a08:	strmi	lr, [r0, #-2505]	; 0xfffff637
    5a0c:	strmi	r9, [r5], -r2, lsl #4
    5a10:	stc	7, cr15, [ip], {252}	; 0xfc
    5a14:	stccs	6, cr4, [r0, #-16]
    5a18:	adchi	pc, r9, r0
    5a1c:	mulvs	r0, r5, r9
    5a20:			; <UNDEFINED> instruction: 0xf0002e00
    5a24:			; <UNDEFINED> instruction: 0xf7fc80a4
    5a28:			; <UNDEFINED> instruction: 0x462aebb4
    5a2c:	strmi	r6, [r2], r1, lsl #16
    5a30:			; <UNDEFINED> instruction: 0xf912e001
    5a34:	rscslt	r6, r3, #1, 30
    5a38:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    5a3c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    5a40:	mcrcs	1, 1, sp, cr13, cr7, {7}
    5a44:	addshi	pc, r3, r0
    5a48:	bleq	c41e84 <__assert_fail@plt+0xc3f9dc>
    5a4c:	ldrmi	r4, [sl], -r8, lsr #12
    5a50:	ldrbmi	r6, [r9], -r3, lsr #32
    5a54:			; <UNDEFINED> instruction: 0xf7fc930c
    5a58:	vmlals.f32	s28, s25, s5
    5a5c:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    5a60:	smlabteq	r0, sp, r9, lr
    5a64:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    5a68:			; <UNDEFINED> instruction: 0xf0402d00
    5a6c:	mcrcs	0, 0, r8, cr0, cr3, {4}
    5a70:	tsthi	r6, r0	; <UNPREDICTABLE>
    5a74:	mulpl	r0, r6, r9
    5a78:			; <UNDEFINED> instruction: 0xf0002d00
    5a7c:	andcs	r8, r0, #12, 2
    5a80:	cdp	3, 0, cr2, cr8, cr0, {0}
    5a84:			; <UNDEFINED> instruction: 0x4657ba10
    5a88:	andsls	pc, r8, sp, asr #17
    5a8c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5a90:			; <UNDEFINED> instruction: 0x469246b1
    5a94:			; <UNDEFINED> instruction: 0xf999469b
    5a98:	bcs	1a4daa4 <__assert_fail@plt+0x1a4b5fc>
    5a9c:	addhi	pc, sp, r0
    5aa0:	msreq	CPSR_, r2, lsr #32
    5aa4:			; <UNDEFINED> instruction: 0xf0402942
    5aa8:			; <UNDEFINED> instruction: 0xf99980e9
    5aac:	bcs	dabc <__assert_fail@plt+0xb614>
    5ab0:	bicshi	pc, r3, r0
    5ab4:	stc	7, cr15, [r6], {252}	; 0xfc
    5ab8:	subsle	r2, r8, r0, lsl #16
    5abc:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    5ac0:			; <UNDEFINED> instruction: 0x4630d055
    5ac4:	bl	fe243abc <__assert_fail@plt+0xfe241614>
    5ac8:	movweq	lr, #47706	; 0xba5a
    5acc:	cmple	lr, r5, lsl #12
    5ad0:	mulne	r0, r9, r9
    5ad4:	suble	r2, sl, r0, lsl #18
    5ad8:			; <UNDEFINED> instruction: 0x462a4630
    5adc:			; <UNDEFINED> instruction: 0xf7fc4649
    5ae0:	stmdacs	r0, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
    5ae4:			; <UNDEFINED> instruction: 0xf919d143
    5ae8:	strbmi	ip, [sp], #-5
    5aec:	svceq	0x0030f1bc
    5af0:			; <UNDEFINED> instruction: 0xf108d10a
    5af4:	bl	fea07b00 <__assert_fail@plt+0xfea05658>
    5af8:	bl	146714 <__assert_fail@plt+0x14426c>
    5afc:			; <UNDEFINED> instruction: 0xf9150803
    5b00:			; <UNDEFINED> instruction: 0xf1bccf01
    5b04:	rscsle	r0, r8, r0, lsr pc
    5b08:			; <UNDEFINED> instruction: 0xf833683b
    5b0c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    5b10:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    5b14:	ldrle	r4, [lr, #1705]!	; 0x6a9
    5b18:	strtmi	r2, [r8], -r0, lsl #6
    5b1c:	bne	441384 <__assert_fail@plt+0x43eedc>
    5b20:	eorvs	r4, r3, sl, lsl r6
    5b24:			; <UNDEFINED> instruction: 0xf7fc930c
    5b28:			; <UNDEFINED> instruction: 0xf8ddea3a
    5b2c:	strmi	r9, [r9, #48]!	; 0x30
    5b30:	strmi	r6, [r2], r5, lsr #16
    5b34:			; <UNDEFINED> instruction: 0xf000468b
    5b38:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    5b3c:	adchi	pc, r6, r0
    5b40:	mvnscc	pc, #16, 2
    5b44:			; <UNDEFINED> instruction: 0xf1419304
    5b48:	movwls	r3, #21503	; 0x53ff
    5b4c:	ldrdeq	lr, [r4, -sp]
    5b50:	mvnscc	pc, #79	; 0x4f
    5b54:	andeq	pc, r2, #111	; 0x6f
    5b58:	svclt	0x0008428b
    5b5c:			; <UNDEFINED> instruction: 0xd3274282
    5b60:	svceq	0x0000f1b9
    5b64:			; <UNDEFINED> instruction: 0xf999d003
    5b68:	bcs	db70 <__assert_fail@plt+0xb6c8>
    5b6c:	tstcs	r6, #-1073741788	; 0xc0000024
    5b70:	ldreq	pc, [r5, #-111]	; 0xffffff91
    5b74:	bmi	ff49dc08 <__assert_fail@plt+0xff49b760>
    5b78:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    5b7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5b80:	subsmi	r9, sl, sp, lsl #22
    5b84:	orrshi	pc, r6, r0, asr #32
    5b88:	andlt	r4, pc, r8, lsr #12
    5b8c:	blhi	c0e88 <__assert_fail@plt+0xbe9e0>
    5b90:	svchi	0x00f0e8bd
    5b94:			; <UNDEFINED> instruction: 0xf1109b01
    5b98:			; <UNDEFINED> instruction: 0xf04f37ff
    5b9c:			; <UNDEFINED> instruction: 0xf06f31ff
    5ba0:			; <UNDEFINED> instruction: 0xf1430002
    5ba4:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    5ba8:	adcsmi	fp, r8, #8, 30
    5bac:	svcge	0x005ff4bf
    5bb0:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    5bb4:	rsbmi	sp, fp, #913408	; 0xdf000
    5bb8:			; <UNDEFINED> instruction: 0xf999e7dc
    5bbc:			; <UNDEFINED> instruction: 0xf0222002
    5bc0:	bcs	1086448 <__assert_fail@plt+0x1083fa0>
    5bc4:	svcge	0x0076f47f
    5bc8:	mulcs	r3, r9, r9
    5bcc:			; <UNDEFINED> instruction: 0xf47f2a00
    5bd0:			; <UNDEFINED> instruction: 0x464eaf71
    5bd4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    5bd8:			; <UNDEFINED> instruction: 0x9018f8dd
    5bdc:	blge	140318 <__assert_fail@plt+0x13de70>
    5be0:	ldcmi	3, cr9, [r8, #24]!
    5be4:	mulne	r0, r6, r9
    5be8:			; <UNDEFINED> instruction: 0x4628447d
    5bec:			; <UNDEFINED> instruction: 0xf7fc9109
    5bf0:	stmdbls	r9, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    5bf4:			; <UNDEFINED> instruction: 0xf0002800
    5bf8:	blne	10e60e4 <__assert_fail@plt+0x10e3c3c>
    5bfc:			; <UNDEFINED> instruction: 0xf1039309
    5c00:			; <UNDEFINED> instruction: 0xf1be0e01
    5c04:			; <UNDEFINED> instruction: 0xf0000f00
    5c08:	blls	1a6138 <__assert_fail@plt+0x1a3c90>
    5c0c:	mrscs	r2, (UNDEF: 0)
    5c10:	blvc	ff900554 <__assert_fail@plt+0xff8fe0ac>
    5c14:	blls	57684 <__assert_fail@plt+0x551dc>
    5c18:			; <UNDEFINED> instruction: 0xf0402b00
    5c1c:	b	14260e4 <__assert_fail@plt+0x1423c3c>
    5c20:	cmple	r7, r1, lsl #6
    5c24:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    5c28:	rdfnee	f0, f5, f0
    5c2c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    5c30:	and	r4, r4, ip, lsr #13
    5c34:	movweq	lr, #23124	; 0x5a54
    5c38:	ldfccp	f7, [pc], #48	; 5c70 <__assert_fail@plt+0x37c8>
    5c3c:	blx	3a11e <__assert_fail@plt+0x37c76>
    5c40:			; <UNDEFINED> instruction: 0xf1bcf20b
    5c44:	blx	295c4a <__assert_fail@plt+0x2937a2>
    5c48:	blx	fe80e456 <__assert_fail@plt+0xfe80bfae>
    5c4c:	strmi	r0, [sl], #-266	; 0xfffffef6
    5c50:			; <UNDEFINED> instruction: 0xf0004611
    5c54:	strcs	r8, [r0], #-252	; 0xffffff04
    5c58:	bcs	f060 <__assert_fail@plt+0xcbb8>
    5c5c:	blx	fe83a00e <__assert_fail@plt+0xfe837b66>
    5c60:			; <UNDEFINED> instruction: 0xf04f670a
    5c64:	blx	fea8946e <__assert_fail@plt+0xfea86fc6>
    5c68:	ldrtmi	r2, [lr], -r2, lsl #6
    5c6c:	bl	10cc2cc <__assert_fail@plt+0x10c9e24>
    5c70:	blcs	68b0 <__assert_fail@plt+0x4408>
    5c74:	strcs	sp, [r1], #-222	; 0xffffff22
    5c78:	ldrb	r2, [fp, r0, lsl #10]
    5c7c:			; <UNDEFINED> instruction: 0xf47f2a00
    5c80:			; <UNDEFINED> instruction: 0xe7a6af19
    5c84:			; <UNDEFINED> instruction: 0xf43f2d00
    5c88:			; <UNDEFINED> instruction: 0xe791af72
    5c8c:	movweq	lr, #47706	; 0xba5a
    5c90:	svcge	0x0066f47f
    5c94:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    5c98:	stmib	r9, {sl, ip, sp}^
    5c9c:	strb	r3, [sl, -r0, lsl #8]!
    5ca0:	strcc	lr, [r0], #-2525	; 0xfffff623
    5ca4:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    5ca8:	strb	r3, [r4, -r0, lsl #8]!
    5cac:			; <UNDEFINED> instruction: 0x4e0ae9dd
    5cb0:	smlabteq	r0, sp, r9, lr
    5cb4:	streq	pc, [r1, #-111]!	; 0xffffff91
    5cb8:	tstlt	r3, r2, lsl #22
    5cbc:			; <UNDEFINED> instruction: 0xf8c39b02
    5cc0:	ldmib	sp, {sp, lr, pc}^
    5cc4:	strmi	r1, [fp], -r4, lsl #4
    5cc8:	svclt	0x00144313
    5ccc:	movwcs	r2, #769	; 0x301
    5cd0:	svceq	0x0000f1be
    5cd4:	movwcs	fp, #3848	; 0xf08
    5cd8:			; <UNDEFINED> instruction: 0xf0002b00
    5cdc:	blls	265fb0 <__assert_fail@plt+0x263b08>
    5ce0:			; <UNDEFINED> instruction: 0xf8cd2001
    5ce4:	tstcs	r0, r4, lsr #32
    5ce8:	ldfccp	f7, [pc], #12	; 5cfc <__assert_fail@plt+0x3854>
    5cec:	strtmi	r9, [r8], r6, lsl #22
    5cf0:	b	13ead00 <__assert_fail@plt+0x13e8858>
    5cf4:	ldrmi	r7, [sl], r3, ror #23
    5cf8:	b	153dd10 <__assert_fail@plt+0x153b868>
    5cfc:			; <UNDEFINED> instruction: 0xf10c0305
    5d00:			; <UNDEFINED> instruction: 0xd11d3cff
    5d04:	vqdmulh.s<illegal width 8>	d15, d11, d0
    5d08:	svccc	0x00fff1bc
    5d0c:	andcs	pc, r1, #10240	; 0x2800
    5d10:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    5d14:	ldrmi	r4, [r1], -sl, lsl #8
    5d18:	strcs	sp, [r0], #-18	; 0xffffffee
    5d1c:	bcs	f124 <__assert_fail@plt+0xcc7c>
    5d20:	blx	fe83a0d6 <__assert_fail@plt+0xfe837c2e>
    5d24:			; <UNDEFINED> instruction: 0xf04f670a
    5d28:	blx	fea89532 <__assert_fail@plt+0xfea8708a>
    5d2c:	ldrtmi	r2, [lr], -r2, lsl #6
    5d30:	bl	10cc390 <__assert_fail@plt+0x10c9ee8>
    5d34:	blcs	6974 <__assert_fail@plt+0x44cc>
    5d38:	strcs	sp, [r1], #-223	; 0xffffff21
    5d3c:	ldrb	r2, [ip, r0, lsl #10]
    5d40:	smlabteq	r6, sp, r9, lr
    5d44:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    5d48:			; <UNDEFINED> instruction: 0xf04f0104
    5d4c:			; <UNDEFINED> instruction: 0x9c020a0a
    5d50:	bleq	41e94 <__assert_fail@plt+0x3f9ec>
    5d54:			; <UNDEFINED> instruction: 0xf8dd2900
    5d58:	svclt	0x00088024
    5d5c:	tstle	r1, #720896	; 0xb0000
    5d60:	movweq	lr, #43802	; 0xab1a
    5d64:	andeq	lr, fp, #76800	; 0x12c00
    5d68:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    5d6c:	movweq	lr, #43795	; 0xab13
    5d70:	andeq	lr, fp, #67584	; 0x10800
    5d74:	beq	1009c8 <__assert_fail@plt+0xfe520>
    5d78:	bleq	c0a88 <__assert_fail@plt+0xbe5e0>
    5d7c:	svclt	0x0008458b
    5d80:	mvnle	r4, #545259520	; 0x20800000
    5d84:	svceq	0x0000f1b8
    5d88:	tstcs	r0, r2, lsl r0
    5d8c:	movweq	lr, #43802	; 0xab1a
    5d90:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    5d94:	andeq	lr, fp, #76800	; 0x12c00
    5d98:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    5d9c:	movweq	lr, #43795	; 0xab13
    5da0:	andeq	lr, fp, #67584	; 0x10800
    5da4:	beq	1009f8 <__assert_fail@plt+0xfe550>
    5da8:	bleq	c0ab8 <__assert_fail@plt+0xbe610>
    5dac:	mvnle	r4, r8, lsl #11
    5db0:	strcs	r2, [r0, -r1, lsl #12]
    5db4:	strmi	lr, [r9, #-2509]	; 0xfffff633
    5db8:	strmi	lr, [r4, #-2525]	; 0xfffff623
    5dbc:	andsls	pc, r0, sp, asr #17
    5dc0:	strtmi	r4, [r9], -r0, lsr #12
    5dc4:	movwcs	r2, #522	; 0x20a
    5dc8:	stc2	0, cr15, [sl], {4}
    5dcc:	strtmi	r4, [r9], -r0, lsr #12
    5dd0:	strmi	lr, [r2, #-2509]	; 0xfffff633
    5dd4:			; <UNDEFINED> instruction: 0x46994690
    5dd8:	movwcs	r2, #522	; 0x20a
    5ddc:	stc2	0, cr15, [r0], {4}
    5de0:	bl	11cc4b4 <__assert_fail@plt+0x11ca00c>
    5de4:	ldmne	fp, {r0, r1, r2, sl, fp}^
    5de8:			; <UNDEFINED> instruction: 0x0c0ceb4c
    5dec:	bl	130c460 <__assert_fail@plt+0x1309fb8>
    5df0:	ldrtmi	r0, [r2], -r7, lsl #24
    5df4:			; <UNDEFINED> instruction: 0x463b18de
    5df8:	streq	lr, [ip, -ip, asr #22]
    5dfc:	strmi	r4, [sp], -r4, lsl #12
    5e00:	svceq	0x0000f1b8
    5e04:			; <UNDEFINED> instruction: 0x4650d014
    5e08:			; <UNDEFINED> instruction: 0xf0044659
    5e0c:	strbmi	pc, [r2], -r9, ror #24	; <UNPREDICTABLE>
    5e10:			; <UNDEFINED> instruction: 0xf004464b
    5e14:	strmi	pc, [fp], -r5, ror #24
    5e18:	ldmib	sp, {r1, r9, sl, lr}^
    5e1c:			; <UNDEFINED> instruction: 0xf0040106
    5e20:	blls	44fa4 <__assert_fail@plt+0x42afc>
    5e24:	movwls	r1, #2075	; 0x81b
    5e28:	bl	106ca34 <__assert_fail@plt+0x106a58c>
    5e2c:	movwls	r0, #4867	; 0x1303
    5e30:	movwcs	lr, #10717	; 0x29dd
    5e34:	svclt	0x00082b00
    5e38:	sbcle	r2, r1, #40960	; 0xa000
    5e3c:	strmi	lr, [r9, #-2525]	; 0xfffff623
    5e40:			; <UNDEFINED> instruction: 0x9010f8dd
    5e44:	movwcs	lr, #2525	; 0x9dd
    5e48:	movwcs	lr, #2505	; 0x9c9
    5e4c:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    5e50:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    5e54:	smlabteq	r0, sp, r9, lr
    5e58:	strbmi	lr, [lr], -lr, lsr #14
    5e5c:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5e60:			; <UNDEFINED> instruction: 0x9018f8dd
    5e64:	blge	1405a0 <__assert_fail@plt+0x13e0f8>
    5e68:	ldrt	r9, [sl], r6, lsl #6
    5e6c:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    5e70:			; <UNDEFINED> instruction: 0xf7fc4628
    5e74:	stmdacs	r0, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
    5e78:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    5e7c:	blls	3f860 <__assert_fail@plt+0x3d3b8>
    5e80:	stcls	7, cr2, [r6, #-0]
    5e84:	blx	fe8976f6 <__assert_fail@plt+0xfe89524e>
    5e88:	ldrmi	r2, [lr], -r5, lsl #6
    5e8c:	blx	ff8eca9a <__assert_fail@plt+0xff8ea5f2>
    5e90:	svccs	0x00006705
    5e94:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    5e98:	tstcs	r0, r1
    5e9c:	blls	bf9a0 <__assert_fail@plt+0xbd4f8>
    5ea0:	blcs	1787c <__assert_fail@plt+0x153d4>
    5ea4:	svcge	0x000af47f
    5ea8:	strcc	lr, [r0], #-2525	; 0xfffff623
    5eac:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    5eb0:	strbt	r3, [r0], -r0, lsl #8
    5eb4:	ldm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5eb8:	muleq	r1, sl, r3
    5ebc:	andeq	r0, r0, r0, asr #4
    5ec0:	andeq	r7, r1, sl, lsl r2
    5ec4:	andeq	r6, r0, ip, asr #1
    5ec8:	andeq	r5, r0, r2, asr lr
    5ecc:			; <UNDEFINED> instruction: 0xf7ff2200
    5ed0:	svclt	0x0000bd89
    5ed4:	mvnsmi	lr, sp, lsr #18
    5ed8:	strmi	r4, [r7], -r8, lsl #13
    5edc:			; <UNDEFINED> instruction: 0x4605b1d8
    5ee0:			; <UNDEFINED> instruction: 0xf7fce007
    5ee4:	rsclt	lr, r4, #1409024	; 0x158000
    5ee8:			; <UNDEFINED> instruction: 0xf8336803
    5eec:	ldreq	r3, [fp, #-20]	; 0xffffffec
    5ef0:	strtmi	sp, [lr], -r4, lsl #10
    5ef4:	blmi	84350 <__assert_fail@plt+0x81ea8>
    5ef8:	mvnsle	r2, r0, lsl #24
    5efc:	svceq	0x0000f1b8
    5f00:			; <UNDEFINED> instruction: 0xf8c8d001
    5f04:	adcsmi	r6, lr, #0
    5f08:			; <UNDEFINED> instruction: 0xf996d908
    5f0c:	andcs	r3, r1, r0
    5f10:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    5f14:	strdlt	r8, [r9, -r0]
    5f18:	andeq	pc, r0, r8, asr #17
    5f1c:	ldmfd	sp!, {sp}
    5f20:	svclt	0x000081f0
    5f24:	mvnsmi	lr, sp, lsr #18
    5f28:	strmi	r4, [r7], -r8, lsl #13
    5f2c:			; <UNDEFINED> instruction: 0x4605b1d8
    5f30:			; <UNDEFINED> instruction: 0xf7fce007
    5f34:	rsclt	lr, r4, #753664	; 0xb8000
    5f38:			; <UNDEFINED> instruction: 0xf8336803
    5f3c:	ldrbeq	r3, [fp], #20
    5f40:	strtmi	sp, [lr], -r4, lsl #10
    5f44:	blmi	843a0 <__assert_fail@plt+0x81ef8>
    5f48:	mvnsle	r2, r0, lsl #24
    5f4c:	svceq	0x0000f1b8
    5f50:			; <UNDEFINED> instruction: 0xf8c8d001
    5f54:	adcsmi	r6, lr, #0
    5f58:			; <UNDEFINED> instruction: 0xf996d908
    5f5c:	andcs	r3, r1, r0
    5f60:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    5f64:	strdlt	r8, [r9, -r0]
    5f68:	andeq	pc, r0, r8, asr #17
    5f6c:	ldmfd	sp!, {sp}
    5f70:	svclt	0x000081f0
    5f74:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    5f78:	strdlt	fp, [r2], r0
    5f7c:	bmi	770ba0 <__assert_fail@plt+0x76e6f8>
    5f80:	cfstrsge	mvf4, [sl], {121}	; 0x79
    5f84:	blvc	1440d8 <__assert_fail@plt+0x141c30>
    5f88:	stmpl	sl, {r1, r2, r9, sl, lr}
    5f8c:	andls	r6, r1, #1179648	; 0x120000
    5f90:	andeq	pc, r0, #79	; 0x4f
    5f94:	and	r9, r5, r0, lsl #6
    5f98:	ldrtmi	r4, [r0], -r9, lsr #12
    5f9c:	svc	0x005ef7fb
    5fa0:	cmnlt	r0, r8, lsl #8
    5fa4:	stcne	8, cr15, [r8], {84}	; 0x54
    5fa8:			; <UNDEFINED> instruction: 0xf854b1b1
    5fac:	strls	r5, [r0], #-3076	; 0xfffff3fc
    5fb0:			; <UNDEFINED> instruction: 0x4630b195
    5fb4:	svc	0x0052f7fb
    5fb8:	mvnle	r2, r0, lsl #16
    5fbc:	bmi	38dfc8 <__assert_fail@plt+0x38bb20>
    5fc0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    5fc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5fc8:	subsmi	r9, sl, r1, lsl #22
    5fcc:	andlt	sp, r2, sp, lsl #2
    5fd0:	ldrhtmi	lr, [r0], #141	; 0x8d
    5fd4:	ldrbmi	fp, [r0, -r3]!
    5fd8:	ldrtmi	r4, [r3], -r8, lsl #16
    5fdc:	ldrtmi	r4, [sl], -r8, lsl #18
    5fe0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    5fe4:			; <UNDEFINED> instruction: 0xf7fc6800
    5fe8:			; <UNDEFINED> instruction: 0xf7fbe9d0
    5fec:	svclt	0x0000eff8
    5ff0:	andeq	r6, r1, r4, lsl lr
    5ff4:	andeq	r0, r0, r0, asr #4
    5ff8:	ldrdeq	r6, [r1], -r2
    5ffc:	andeq	r7, r1, r4, lsr #32
    6000:	andeq	r5, r0, r6, asr #25
    6004:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    6008:	subslt	r4, r4, #16777216	; 0x1000000
    600c:	and	r4, r3, r3, lsl #12
    6010:	mulle	r8, r4, r2
    6014:	andle	r4, r5, fp, lsl #5
    6018:	mulcs	r0, r3, r9
    601c:	movwcc	r4, #5656	; 0x1618
    6020:	mvnsle	r2, r0, lsl #20
    6024:			; <UNDEFINED> instruction: 0xf85d2000
    6028:	ldrbmi	r4, [r0, -r4, lsl #22]!
    602c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    6030:	andcs	fp, sl, #56, 10	; 0xe000000
    6034:	strmi	r4, [sp], -r4, lsl #12
    6038:	stc2l	7, cr15, [r0], {255}	; 0xff
    603c:	svccc	0x0080f5b0
    6040:	addlt	sp, r0, #268435456	; 0x10000000
    6044:			; <UNDEFINED> instruction: 0x4629bd38
    6048:			; <UNDEFINED> instruction: 0xf7ff4620
    604c:	svclt	0x0000fca1
    6050:	andscs	fp, r0, #56, 10	; 0xe000000
    6054:	strmi	r4, [sp], -r4, lsl #12
    6058:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    605c:	svccc	0x0080f5b0
    6060:	addlt	sp, r0, #268435456	; 0x10000000
    6064:			; <UNDEFINED> instruction: 0x4629bd38
    6068:			; <UNDEFINED> instruction: 0xf7ff4620
    606c:	svclt	0x0000fc91
    6070:	strt	r2, [r3], #522	; 0x20a
    6074:	strt	r2, [r1], #528	; 0x210
    6078:	blmi	8d8908 <__assert_fail@plt+0x8d6460>
    607c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6080:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    6084:	strmi	r2, [r4], -r0, lsl #12
    6088:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    608c:			; <UNDEFINED> instruction: 0xf04f9301
    6090:	strls	r0, [r0], -r0, lsl #6
    6094:	stmia	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6098:	tstlt	r4, r6
    609c:	mulcc	r0, r4, r9
    60a0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    60a4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    60a8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    60ac:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    60b0:	stmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    60b4:	ldrtmi	r4, [r3], -r5, lsl #12
    60b8:	strbtmi	r2, [r9], -sl, lsl #4
    60bc:			; <UNDEFINED> instruction: 0xf7fc4620
    60c0:	stmdavs	fp!, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    60c4:	blls	346f8 <__assert_fail@plt+0x32250>
    60c8:	rscle	r4, sl, r3, lsr #5
    60cc:			; <UNDEFINED> instruction: 0xf993b11b
    60d0:	blcs	120d8 <__assert_fail@plt+0xfc30>
    60d4:	bmi	3fa870 <__assert_fail@plt+0x3f83c8>
    60d8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    60dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    60e0:	subsmi	r9, sl, r1, lsl #22
    60e4:	andlt	sp, r3, ip, lsl #2
    60e8:	bmi	2f58b0 <__assert_fail@plt+0x2f3408>
    60ec:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    60f0:	bicsle	r6, r6, r0, lsl r8
    60f4:	strtmi	r4, [r3], -r9, lsl #18
    60f8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    60fc:	svc	0x0092f7fb
    6100:	svc	0x006cf7fb
    6104:	andeq	r6, r1, r8, lsl sp
    6108:	andeq	r0, r0, r0, asr #4
    610c:	andeq	r6, r1, sl, asr pc
    6110:	strdeq	r5, [r0], -ip
    6114:			; <UNDEFINED> instruction: 0x00016cba
    6118:	andeq	r6, r1, r6, lsl pc
    611c:	andeq	r5, r0, lr, lsr #23
    6120:			; <UNDEFINED> instruction: 0x4606b5f8
    6124:			; <UNDEFINED> instruction: 0xf7ff460f
    6128:			; <UNDEFINED> instruction: 0xf110ffa7
    612c:			; <UNDEFINED> instruction: 0xf1414400
    6130:	cfstr32cs	mvfx0, [r1, #-0]
    6134:	stccs	15, cr11, [r0], {8}
    6138:	lfmlt	f5, 3, [r8]
    613c:	ldmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6140:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    6144:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    6148:	andvs	r4, r4, sl, lsr r6
    614c:	stmdbmi	r3, {r3, fp, sp, lr}
    6150:			; <UNDEFINED> instruction: 0xf7fb4479
    6154:	svclt	0x0000ef68
    6158:			; <UNDEFINED> instruction: 0x00016ebe
    615c:	andeq	r5, r0, r8, asr fp
    6160:			; <UNDEFINED> instruction: 0x4605b538
    6164:			; <UNDEFINED> instruction: 0xf7ff460c
    6168:			; <UNDEFINED> instruction: 0xf500ffdb
    616c:			; <UNDEFINED> instruction: 0xf5b34300
    6170:	andle	r3, r1, #128, 30	; 0x200
    6174:	lfmlt	f3, 1, [r8, #-0]
    6178:	ldmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    617c:	strtmi	r4, [r2], -r5, lsl #18
    6180:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    6184:	andvs	r4, r4, fp, lsr #12
    6188:	stmdbmi	r3, {r3, fp, sp, lr}
    618c:			; <UNDEFINED> instruction: 0xf7fb4479
    6190:	svclt	0x0000ef4a
    6194:	andeq	r6, r1, r2, lsl #29
    6198:	andeq	r5, r0, ip, lsl fp
    619c:			; <UNDEFINED> instruction: 0xf7ff220a
    61a0:	svclt	0x0000bb9f
    61a4:			; <UNDEFINED> instruction: 0xf7ff2210
    61a8:	svclt	0x0000bb9b
    61ac:	blmi	898a38 <__assert_fail@plt+0x896590>
    61b0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    61b4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    61b8:	strmi	r2, [r4], -r0, lsl #12
    61bc:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    61c0:			; <UNDEFINED> instruction: 0xf04f9301
    61c4:	strls	r0, [r0], -r0, lsl #6
    61c8:	ldmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61cc:	tstlt	r4, r6
    61d0:	mulcc	r0, r4, r9
    61d4:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    61d8:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    61dc:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    61e0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    61e4:	ldm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    61e8:	strbtmi	r4, [r9], -r5, lsl #12
    61ec:			; <UNDEFINED> instruction: 0xf7fc4620
    61f0:	stmdavs	fp!, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
    61f4:	blls	34828 <__assert_fail@plt+0x32380>
    61f8:	rscle	r4, ip, r3, lsr #5
    61fc:			; <UNDEFINED> instruction: 0xf993b11b
    6200:	blcs	12208 <__assert_fail@plt+0xfd60>
    6204:	bmi	3fa9a8 <__assert_fail@plt+0x3f8500>
    6208:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    620c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6210:	subsmi	r9, sl, r1, lsl #22
    6214:	andlt	sp, r3, ip, lsl #2
    6218:	bmi	2f59e0 <__assert_fail@plt+0x2f3538>
    621c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    6220:	bicsle	r6, r8, r0, lsl r8
    6224:	strtmi	r4, [r3], -r9, lsl #18
    6228:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    622c:	mrc	7, 7, APSR_nzcv, cr10, cr11, {7}
    6230:	mrc	7, 6, APSR_nzcv, cr4, cr11, {7}
    6234:	andeq	r6, r1, r4, ror #23
    6238:	andeq	r0, r0, r0, asr #4
    623c:	andeq	r6, r1, r6, lsr #28
    6240:	andeq	r5, r0, r8, asr #21
    6244:	andeq	r6, r1, sl, lsl #23
    6248:	andeq	r6, r1, r6, ror #27
    624c:	andeq	r5, r0, lr, ror sl
    6250:	blmi	8d8ae0 <__assert_fail@plt+0x8d6638>
    6254:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6258:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    625c:	strmi	r2, [r4], -r0, lsl #12
    6260:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    6264:			; <UNDEFINED> instruction: 0xf04f9301
    6268:	strls	r0, [r0], -r0, lsl #6
    626c:	svc	0x00def7fb
    6270:	tstlt	r4, r6
    6274:	mulcc	r0, r4, r9
    6278:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    627c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    6280:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    6284:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    6288:	ldmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    628c:	andcs	r4, sl, #5242880	; 0x500000
    6290:	strtmi	r4, [r0], -r9, ror #12
    6294:	ldcl	7, cr15, [r4, #1004]!	; 0x3ec
    6298:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    629c:	adcmi	r9, r3, #0, 22
    62a0:	tstlt	fp, fp, ror #1
    62a4:	mulcc	r0, r3, r9
    62a8:	mvnle	r2, r0, lsl #22
    62ac:	blmi	318af0 <__assert_fail@plt+0x316648>
    62b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    62b4:	blls	60324 <__assert_fail@plt+0x5de7c>
    62b8:	qaddle	r4, sl, ip
    62bc:	ldcllt	0, cr11, [r0, #12]!
    62c0:	blcs	898af4 <__assert_fail@plt+0x89664c>
    62c4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    62c8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    62cc:	ldrtmi	r4, [sl], -r3, lsr #12
    62d0:			; <UNDEFINED> instruction: 0xf7fb4479
    62d4:			; <UNDEFINED> instruction: 0xf7fbeea8
    62d8:	svclt	0x0000ee82
    62dc:	andeq	r6, r1, r0, asr #22
    62e0:	andeq	r0, r0, r0, asr #4
    62e4:	andeq	r6, r1, r2, lsl #27
    62e8:	andeq	r5, r0, r4, lsr #20
    62ec:	andeq	r6, r1, r4, ror #21
    62f0:	andeq	r6, r1, r0, asr #26
    62f4:	ldrdeq	r5, [r0], -r8
    62f8:	blmi	8d8b88 <__assert_fail@plt+0x8d66e0>
    62fc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6300:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    6304:	strmi	r2, [r4], -r0, lsl #12
    6308:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    630c:			; <UNDEFINED> instruction: 0xf04f9301
    6310:	strls	r0, [r0], -r0, lsl #6
    6314:	svc	0x008af7fb
    6318:	tstlt	r4, r6
    631c:	mulcc	r0, r4, r9
    6320:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    6324:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    6328:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    632c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    6330:	stmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6334:	andcs	r4, sl, #5242880	; 0x500000
    6338:	strtmi	r4, [r0], -r9, ror #12
    633c:	svc	0x0046f7fb
    6340:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    6344:	adcmi	r9, r3, #0, 22
    6348:	tstlt	fp, fp, ror #1
    634c:	mulcc	r0, r3, r9
    6350:	mvnle	r2, r0, lsl #22
    6354:	blmi	318b98 <__assert_fail@plt+0x3166f0>
    6358:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    635c:	blls	603cc <__assert_fail@plt+0x5df24>
    6360:	qaddle	r4, sl, ip
    6364:	ldcllt	0, cr11, [r0, #12]!
    6368:	blcs	898b9c <__assert_fail@plt+0x8966f4>
    636c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    6370:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    6374:	ldrtmi	r4, [sl], -r3, lsr #12
    6378:			; <UNDEFINED> instruction: 0xf7fb4479
    637c:			; <UNDEFINED> instruction: 0xf7fbee54
    6380:	svclt	0x0000ee2e
    6384:	muleq	r1, r8, sl
    6388:	andeq	r0, r0, r0, asr #4
    638c:	ldrdeq	r6, [r1], -sl
    6390:	andeq	r5, r0, ip, ror r9
    6394:	andeq	r6, r1, ip, lsr sl
    6398:	muleq	r1, r8, ip
    639c:	andeq	r5, r0, r0, lsr r9
    63a0:	blmi	658c08 <__assert_fail@plt+0x656760>
    63a4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    63a8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    63ac:	strbtmi	r4, [r9], -ip, lsl #12
    63b0:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    63b4:			; <UNDEFINED> instruction: 0xf04f9303
    63b8:			; <UNDEFINED> instruction: 0xf7ff0300
    63bc:	orrslt	pc, r0, r7, lsl #27
    63c0:	svc	0x0034f7fb
    63c4:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    63c8:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    63cc:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    63d0:	strtmi	r4, [r2], -fp, lsr #12
    63d4:			; <UNDEFINED> instruction: 0xf7fb4479
    63d8:	stmdbmi	lr, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
    63dc:	strtmi	r4, [r2], -fp, lsr #12
    63e0:			; <UNDEFINED> instruction: 0xf7fb4479
    63e4:	bmi	342334 <__assert_fail@plt+0x33fe8c>
    63e8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    63ec:	ldrdeq	lr, [r0, -sp]
    63f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    63f4:	subsmi	r9, sl, r3, lsl #22
    63f8:	andlt	sp, r5, r1, lsl #2
    63fc:			; <UNDEFINED> instruction: 0xf7fbbd30
    6400:	svclt	0x0000edee
    6404:	strdeq	r6, [r1], -r0
    6408:	andeq	r0, r0, r0, asr #4
    640c:	andeq	r6, r1, lr, lsr ip
    6410:	ldrdeq	r5, [r0], -r4
    6414:	andeq	r5, r0, r8, asr #17
    6418:	andeq	r6, r1, sl, lsr #19
    641c:			; <UNDEFINED> instruction: 0x460cb510
    6420:			; <UNDEFINED> instruction: 0xf7ff4611
    6424:	ldc	14, cr15, [pc, #780]	; 6738 <__assert_fail@plt+0x4290>
    6428:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    642c:	vcvt.f64.s32	d7, s0
    6430:	vstr	d21, [r4, #924]	; 0x39c
    6434:	vadd.f32	s14, s0, s0
    6438:	vnmul.f64	d0, d0, d5
    643c:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    6440:	vstr	d0, [r4, #768]	; 0x300
    6444:	vldrlt	s0, [r0, #-4]
    6448:	andeq	r0, r0, r0
    644c:	smlawbmi	lr, r0, r4, r8
    6450:	rsbsmi	pc, r0, #0, 8
    6454:			; <UNDEFINED> instruction: 0xf5b24603
    6458:			; <UNDEFINED> instruction: 0xf1014f80
    645c:	push	{r2, sl, fp}
    6460:	svclt	0x00044ff0
    6464:			; <UNDEFINED> instruction: 0xf04f460a
    6468:			; <UNDEFINED> instruction: 0xf1010a64
    646c:			; <UNDEFINED> instruction: 0xf1010901
    6470:			; <UNDEFINED> instruction: 0xf1010802
    6474:			; <UNDEFINED> instruction: 0xf1010e03
    6478:			; <UNDEFINED> instruction: 0xf1010705
    647c:			; <UNDEFINED> instruction: 0xf1010606
    6480:			; <UNDEFINED> instruction: 0xf1010507
    6484:			; <UNDEFINED> instruction: 0xf1010408
    6488:	svclt	0x00080009
    648c:	blge	2c449c <__assert_fail@plt+0x2c1ff4>
    6490:			; <UNDEFINED> instruction: 0xf5b2d03f
    6494:	svclt	0x00024f20
    6498:			; <UNDEFINED> instruction: 0xf04f460a
    649c:			; <UNDEFINED> instruction: 0xf8020a6c
    64a0:	eorsle	sl, r6, sl, lsl #22
    64a4:	svcpl	0x0000f5b2
    64a8:	strmi	fp, [sl], -r2, lsl #30
    64ac:	beq	19025f0 <__assert_fail@plt+0x1900148>
    64b0:	blge	2c44c0 <__assert_fail@plt+0x2c2018>
    64b4:			; <UNDEFINED> instruction: 0xf5b2d02d
    64b8:	svclt	0x00024fc0
    64bc:			; <UNDEFINED> instruction: 0xf04f460a
    64c0:			; <UNDEFINED> instruction: 0xf8020a62
    64c4:	eorle	sl, r4, sl, lsl #22
    64c8:	svcmi	0x0040f5b2
    64cc:	strmi	fp, [sl], -r2, lsl #30
    64d0:	beq	1d02614 <__assert_fail@plt+0x1d0016c>
    64d4:	blge	2c44e4 <__assert_fail@plt+0x2c203c>
    64d8:			; <UNDEFINED> instruction: 0xf5b2d01b
    64dc:	svclt	0x00025f80
    64e0:			; <UNDEFINED> instruction: 0xf04f460a
    64e4:			; <UNDEFINED> instruction: 0xf8020a70
    64e8:	andsle	sl, r2, sl, lsl #22
    64ec:	svcmi	0x0000f5b2
    64f0:	strmi	fp, [sl], -r2, lsl #30
    64f4:	beq	b82638 <__assert_fail@plt+0xb80190>
    64f8:	blge	2c4508 <__assert_fail@plt+0x2c2060>
    64fc:	strmi	sp, [r2], -r9
    6500:	strtmi	r4, [ip], -r0, lsr #12
    6504:			; <UNDEFINED> instruction: 0x463e4635
    6508:	ldrbtmi	r4, [r4], r7, ror #12
    650c:	strbmi	r4, [r8], r6, asr #13
    6510:			; <UNDEFINED> instruction: 0xf4134689
    6514:			; <UNDEFINED> instruction: 0xf0037f80
    6518:	svclt	0x00140a40
    651c:	bleq	1cc2660 <__assert_fail@plt+0x1cc01b8>
    6520:	bleq	b82664 <__assert_fail@plt+0xb801bc>
    6524:	svceq	0x0080f013
    6528:	andlt	pc, r0, r9, lsl #17
    652c:			; <UNDEFINED> instruction: 0xf04fbf14
    6530:			; <UNDEFINED> instruction: 0xf04f0977
    6534:			; <UNDEFINED> instruction: 0xf413092d
    6538:			; <UNDEFINED> instruction: 0xf8886f00
    653c:	eorsle	r9, pc, r0
    6540:	svceq	0x0000f1ba
    6544:			; <UNDEFINED> instruction: 0xf04fbf14
    6548:			; <UNDEFINED> instruction: 0xf04f0873
    654c:			; <UNDEFINED> instruction: 0xf0130853
    6550:			; <UNDEFINED> instruction: 0xf88e0f20
    6554:	svclt	0x00148000
    6558:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    655c:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    6560:	svceq	0x0010f013
    6564:	and	pc, r0, ip, lsl #17
    6568:	stceq	0, cr15, [r8], {3}
    656c:			; <UNDEFINED> instruction: 0xf04fbf14
    6570:			; <UNDEFINED> instruction: 0xf04f0e77
    6574:			; <UNDEFINED> instruction: 0xf4130e2d
    6578:			; <UNDEFINED> instruction: 0xf8876f80
    657c:	eorsle	lr, r1, r0
    6580:	svceq	0x0000f1bc
    6584:			; <UNDEFINED> instruction: 0x2773bf14
    6588:			; <UNDEFINED> instruction: 0xf0132753
    658c:	eorsvc	r0, r7, r4, lsl #30
    6590:	uhadd16cs	fp, r2, r4
    6594:			; <UNDEFINED> instruction: 0xf013262d
    6598:	eorvc	r0, lr, r2, lsl #30
    659c:	streq	pc, [r1, #-3]
    65a0:	uhadd16cs	fp, r7, r4
    65a4:	eorvc	r2, r6, sp, lsr #12
    65a8:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    65ac:	svclt	0x00142d00
    65b0:	cmpcs	r4, #116, 6	; 0xd0000001
    65b4:	movwcs	r7, #3
    65b8:	andsvc	r4, r3, r8, lsl #12
    65bc:	svchi	0x00f0e8bd
    65c0:	svceq	0x0000f1ba
    65c4:			; <UNDEFINED> instruction: 0xf04fbf14
    65c8:			; <UNDEFINED> instruction: 0xf04f0878
    65cc:	ldr	r0, [lr, sp, lsr #16]!
    65d0:	svclt	0x00142d00
    65d4:			; <UNDEFINED> instruction: 0x232d2378
    65d8:	movwcs	r7, #3
    65dc:	andsvc	r4, r3, r8, lsl #12
    65e0:	svchi	0x00f0e8bd
    65e4:	svceq	0x0000f1bc
    65e8:			; <UNDEFINED> instruction: 0x2778bf14
    65ec:	strb	r2, [ip, sp, lsr #14]
    65f0:	svcmi	0x00f0e92d
    65f4:			; <UNDEFINED> instruction: 0xf04fb097
    65f8:	stmib	sp, {r0, sl, fp}^
    65fc:	bmi	1f8f224 <__assert_fail@plt+0x1f8cd7c>
    6600:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    6604:			; <UNDEFINED> instruction: 0x078258d3
    6608:			; <UNDEFINED> instruction: 0xf10dbf54
    660c:			; <UNDEFINED> instruction: 0xf10d082c
    6610:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    6614:			; <UNDEFINED> instruction: 0xf04f9315
    6618:	svclt	0x00450300
    661c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    6620:	strbmi	r2, [r6], r0, lsr #6
    6624:	eorcc	pc, ip, sp, lsl #17
    6628:			; <UNDEFINED> instruction: 0xf1a3230a
    662c:			; <UNDEFINED> instruction: 0xf1c30120
    6630:	blx	b06eb8 <__assert_fail@plt+0xb04a10>
    6634:	blx	342e44 <__assert_fail@plt+0x34099c>
    6638:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    663c:	andne	lr, r8, #3620864	; 0x374000
    6640:	vst1.8	{d15-d16}, [r3], ip
    6644:	svclt	0x000842aa
    6648:			; <UNDEFINED> instruction: 0xf0c042a1
    664c:	movwcc	r8, #41099	; 0xa08b
    6650:	mvnle	r2, r6, asr #22
    6654:			; <UNDEFINED> instruction: 0xf64c223c
    6658:			; <UNDEFINED> instruction: 0xf6cc45cd
    665c:			; <UNDEFINED> instruction: 0xf04f45cc
    6660:			; <UNDEFINED> instruction: 0xf1a231ff
    6664:	blx	fe948aee <__assert_fail@plt+0xfe946646>
    6668:	blx	5fa78 <__assert_fail@plt+0x5d5d0>
    666c:	blx	8567c <__assert_fail@plt+0x831d4>
    6670:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    6674:			; <UNDEFINED> instruction: 0x0c09ea4c
    6678:			; <UNDEFINED> instruction: 0xf1c24c61
    667c:	svcls	0x00090920
    6680:			; <UNDEFINED> instruction: 0xf909fa21
    6684:	b	131787c <__assert_fail@plt+0x13153d4>
    6688:	stmiaeq	sp!, {r0, r3, sl, fp}^
    668c:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    6690:	blx	1968dc <__assert_fail@plt+0x194434>
    6694:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    6698:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    669c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    66a0:	streq	lr, [r1], #-2598	; 0xfffff5da
    66a4:			; <UNDEFINED> instruction: 0xf1ba40d6
    66a8:	svclt	0x000c0f42
    66ac:			; <UNDEFINED> instruction: 0xf0002100
    66b0:	bcc	806abc <__assert_fail@plt+0x804614>
    66b4:	streq	lr, [r9], -r6, asr #20
    66b8:	vpmax.s8	d15, d2, d23
    66bc:	andge	pc, r0, lr, lsl #17
    66c0:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    66c4:	addhi	pc, r4, r0
    66c8:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    66cc:			; <UNDEFINED> instruction: 0xf88e2269
    66d0:	subcs	r2, r2, #1
    66d4:	andcs	pc, r2, lr, lsl #17
    66d8:	andvc	r2, sl, r0, lsl #4
    66dc:	andeq	lr, r5, #84, 20	; 0x54000
    66e0:			; <UNDEFINED> instruction: 0xf1a3d04a
    66e4:			; <UNDEFINED> instruction: 0xf1c30114
    66e8:	blx	9083c0 <__assert_fail@plt+0x905f18>
    66ec:	blx	182ef8 <__assert_fail@plt+0x180a50>
    66f0:	blcc	d44314 <__assert_fail@plt+0xd41e6c>
    66f4:	blx	9573e4 <__assert_fail@plt+0x954f3c>
    66f8:	blx	98330c <__assert_fail@plt+0x980e64>
    66fc:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    6700:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    6704:			; <UNDEFINED> instruction: 0xf04f1d50
    6708:			; <UNDEFINED> instruction: 0xf1410300
    670c:	andcs	r0, sl, #0, 2
    6710:			; <UNDEFINED> instruction: 0xffe6f003
    6714:	movwcs	r2, #522	; 0x20a
    6718:	strmi	r4, [fp], r2, lsl #13
    671c:			; <UNDEFINED> instruction: 0xffe0f003
    6720:	subsle	r4, r8, r3, lsl r3
    6724:	movweq	lr, #47706	; 0xba5a
    6728:			; <UNDEFINED> instruction: 0xf7fbd026
    672c:	stmdacs	r0, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
    6730:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    6734:	subsle	r2, r7, r0, lsl #20
    6738:	mulcc	r0, r2, r9
    673c:	bmi	c74b70 <__assert_fail@plt+0xc726c8>
    6740:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    6744:			; <UNDEFINED> instruction: 0x23204d30
    6748:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    674c:	ldrmi	r4, [r9], -r0, lsr #12
    6750:			; <UNDEFINED> instruction: 0xf8cd2201
    6754:	stmib	sp, {r3, r4, pc}^
    6758:	strls	sl, [r1], -r4, lsl #22
    675c:			; <UNDEFINED> instruction: 0xf7fb9500
    6760:	muls	r5, r2, lr
    6764:	andeq	pc, sl, #-1073741780	; 0xc000002c
    6768:	svcge	0x0075f47f
    676c:	movtcs	r9, #11784	; 0x2e08
    6770:	andcs	pc, r1, lr, lsl #17
    6774:	andcc	pc, r0, lr, lsl #17
    6778:			; <UNDEFINED> instruction: 0xac0d4a24
    677c:	stmib	sp, {r5, r8, r9, sp}^
    6780:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    6784:	andls	r4, r0, #32, 12	; 0x2000000
    6788:	andcs	r4, r1, #26214400	; 0x1900000
    678c:	mrc	7, 3, APSR_nzcv, cr10, cr11, {7}
    6790:			; <UNDEFINED> instruction: 0xf7fb4620
    6794:	bmi	7c1814 <__assert_fail@plt+0x7bf36c>
    6798:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    679c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    67a0:	subsmi	r9, sl, r5, lsl fp
    67a4:	andslt	sp, r7, r6, lsr #2
    67a8:	svchi	0x00f0e8bd
    67ac:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    67b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    67b4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    67b8:			; <UNDEFINED> instruction: 0xf0032264
    67bc:	stmdbcs	r0, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    67c0:	svclt	0x00084682
    67c4:	strmi	r2, [fp], sl, lsl #16
    67c8:	strcc	fp, [r1], -r8, lsl #30
    67cc:	ldrb	sp, [r3, sl, lsr #3]
    67d0:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    67d4:	ldrbmi	lr, [r0], -r0, lsl #15
    67d8:	andcs	r4, sl, #93323264	; 0x5900000
    67dc:			; <UNDEFINED> instruction: 0xf0032300
    67e0:			; <UNDEFINED> instruction: 0x4682ff7f
    67e4:	ldr	r4, [sp, fp, lsl #13]
    67e8:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    67ec:	bmi	2c0698 <__assert_fail@plt+0x2be1f0>
    67f0:			; <UNDEFINED> instruction: 0xe7a6447a
    67f4:	bl	ffcc47e8 <__assert_fail@plt+0xffcc2340>
    67f8:	muleq	r1, r2, r7
    67fc:	andeq	r0, r0, r0, asr #4
    6800:	andeq	r5, r0, r8, asr #12
    6804:	andeq	r5, r0, r4, lsl #14
    6808:	andeq	r5, r0, sl, lsl #11
    680c:	andeq	r5, r0, lr, asr r5
    6810:	strdeq	r6, [r1], -sl
    6814:	andeq	r5, r0, sl, asr r6
    6818:	andeq	r5, r0, r4, asr r6
    681c:	suble	r2, r5, r0, lsl #16
    6820:	mvnsmi	lr, #737280	; 0xb4000
    6824:			; <UNDEFINED> instruction: 0xf9904698
    6828:	orrlt	r3, r3, #0
    682c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    6830:	ldrmi	r4, [r7], -r9, lsl #13
    6834:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    6838:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    683c:	svceq	0x0000f1b8
    6840:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    6844:			; <UNDEFINED> instruction: 0x4605bb1c
    6848:	strtmi	r2, [lr], -ip, lsr #22
    684c:	svccs	0x0001f915
    6850:	bllt	ba8b8 <__assert_fail@plt+0xb8410>
    6854:	adcsmi	r4, r0, #48234496	; 0x2e00000
    6858:	bne	c7b0c4 <__assert_fail@plt+0xc78c1c>
    685c:	mcrrne	7, 12, r4, r3, cr0
    6860:			; <UNDEFINED> instruction: 0xf849d015
    6864:	strcc	r0, [r1], #-36	; 0xffffffdc
    6868:	mulcc	r0, r6, r9
    686c:			; <UNDEFINED> instruction: 0xf995b1bb
    6870:			; <UNDEFINED> instruction: 0xb1a33000
    6874:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    6878:	strtmi	r2, [r8], -ip, lsr #22
    687c:			; <UNDEFINED> instruction: 0xf915462e
    6880:	mvnle	r2, r1, lsl #30
    6884:	svclt	0x00082a00
    6888:	adcsmi	r4, r0, #48234496	; 0x2e00000
    688c:			; <UNDEFINED> instruction: 0xf04fd3e5
    6890:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    6894:	adcmi	r8, r7, #248, 6	; 0xe0000003
    6898:	ldrmi	sp, [r3], -r4, lsl #18
    689c:			; <UNDEFINED> instruction: 0x4620e7d4
    68a0:	mvnshi	lr, #12386304	; 0xbd0000
    68a4:	andeq	pc, r1, pc, rrx
    68a8:	mvnshi	lr, #12386304	; 0xbd0000
    68ac:	rscscc	pc, pc, pc, asr #32
    68b0:	svclt	0x00004770
    68b4:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    68b8:			; <UNDEFINED> instruction: 0xf990461c
    68bc:	blx	fed5a8c4 <__assert_fail@plt+0xfed5841c>
    68c0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    68c4:	svclt	0x00082c00
    68c8:	ldmiblt	r3, {r0, r8, r9, sp}
    68cc:	addsmi	r6, r6, #2490368	; 0x260000
    68d0:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    68d4:	eorvs	fp, r3, r1, lsl pc
    68d8:	bl	528e4 <__assert_fail@plt+0x5043c>
    68dc:	blne	fe486efc <__assert_fail@plt+0xfe484a54>
    68e0:			; <UNDEFINED> instruction: 0xf7ff9b04
    68e4:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    68e8:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    68ec:	eorvs	r4, r3, r3, lsl #8
    68f0:			; <UNDEFINED> instruction: 0xf04fbd70
    68f4:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    68f8:	rscscc	pc, pc, pc, asr #32
    68fc:	svclt	0x00004770
    6900:	mvnsmi	lr, #737280	; 0xb4000
    6904:			; <UNDEFINED> instruction: 0xf381fab1
    6908:	bcs	8e7c <__assert_fail@plt+0x69d4>
    690c:	movwcs	fp, #7944	; 0x1f08
    6910:	svclt	0x00082800
    6914:	blcs	f520 <__assert_fail@plt+0xd078>
    6918:			; <UNDEFINED> instruction: 0xf990d13d
    691c:	strmi	r3, [r0], r0
    6920:	pkhbtmi	r4, r9, r6, lsl #12
    6924:	strcs	r4, [r1, -r4, lsl #12]
    6928:			; <UNDEFINED> instruction: 0x4625b31b
    692c:			; <UNDEFINED> instruction: 0xf1042b2c
    6930:	strbmi	r0, [r0], -r1, lsl #8
    6934:	mulcs	r0, r4, r9
    6938:	eorle	r4, r1, r0, lsr #13
    693c:	strtmi	fp, [r5], -r2, ror #19
    6940:	bl	fe9573e8 <__assert_fail@plt+0xfe954f40>
    6944:	eorle	r0, r2, #0, 2
    6948:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    694c:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    6950:	rsceq	lr, r0, #323584	; 0x4f000
    6954:	vpmax.u8	d15, d3, d7
    6958:			; <UNDEFINED> instruction: 0xf819db0c
    695c:	movwmi	r1, #45058	; 0xb002
    6960:	andcc	pc, r2, r9, lsl #16
    6964:	mulcc	r0, r5, r9
    6968:			; <UNDEFINED> instruction: 0xf994b11b
    696c:	blcs	12974 <__assert_fail@plt+0x104cc>
    6970:	ldrdcs	sp, [r0], -fp
    6974:	mvnshi	lr, #12386304	; 0xbd0000
    6978:	ldrmi	r1, [r3], -ip, ror #24
    697c:	ldrb	r4, [r4, r0, lsl #13]
    6980:	svclt	0x00082a00
    6984:	adcmi	r4, r8, #38797312	; 0x2500000
    6988:	smlatbeq	r0, r5, fp, lr
    698c:			; <UNDEFINED> instruction: 0xf04fd3dc
    6990:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    6994:			; <UNDEFINED> instruction: 0xf06f83f8
    6998:			; <UNDEFINED> instruction: 0xe7eb0015
    699c:			; <UNDEFINED> instruction: 0xf381fab1
    69a0:	bcs	8f14 <__assert_fail@plt+0x6a6c>
    69a4:	movwcs	fp, #7944	; 0x1f08
    69a8:	svclt	0x00082800
    69ac:	bllt	ff0cf5b8 <__assert_fail@plt+0xff0cd110>
    69b0:	mvnsmi	lr, sp, lsr #18
    69b4:			; <UNDEFINED> instruction: 0xf9904606
    69b8:	ldrmi	r3, [r7], -r0
    69bc:	strmi	r4, [r4], -r8, lsl #13
    69c0:	strtmi	fp, [r5], -fp, ror #3
    69c4:			; <UNDEFINED> instruction: 0xf1042b2c
    69c8:	ldrtmi	r0, [r0], -r1, lsl #8
    69cc:	mulcs	r0, r4, r9
    69d0:	andsle	r4, fp, r6, lsr #12
    69d4:			; <UNDEFINED> instruction: 0x4625b9b2
    69d8:	bl	fe957480 <__assert_fail@plt+0xfe954fd8>
    69dc:	andsle	r0, ip, #0, 2
    69e0:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    69e4:			; <UNDEFINED> instruction: 0xf8d8db0c
    69e8:	tstmi	r8, #0
    69ec:	andeq	pc, r0, r8, asr #17
    69f0:	mulcc	r0, r5, r9
    69f4:			; <UNDEFINED> instruction: 0xf994b11b
    69f8:	blcs	12a00 <__assert_fail@plt+0x10558>
    69fc:	andcs	sp, r0, r1, ror #3
    6a00:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6a04:	ldrmi	r1, [r3], -ip, ror #24
    6a08:	ldrb	r4, [sl, r6, lsl #12]
    6a0c:	svclt	0x00082a00
    6a10:	adcmi	r4, r8, #38797312	; 0x2500000
    6a14:	smlatbeq	r0, r5, fp, lr
    6a18:			; <UNDEFINED> instruction: 0xf04fd3e2
    6a1c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    6a20:			; <UNDEFINED> instruction: 0xf06f81f0
    6a24:			; <UNDEFINED> instruction: 0x47700015
    6a28:	mvnsmi	lr, #737280	; 0xb4000
    6a2c:	bmi	f58288 <__assert_fail@plt+0xf55de0>
    6a30:	blmi	f582b0 <__assert_fail@plt+0xf55e08>
    6a34:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    6a38:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6a3c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6a40:			; <UNDEFINED> instruction: 0xf04f9303
    6a44:			; <UNDEFINED> instruction: 0xf8cd0300
    6a48:	tstlt	r8, #8
    6a4c:	strmi	r6, [r4], -lr
    6a50:	strmi	r6, [r8], lr, lsr #32
    6a54:	bl	ffac4a48 <__assert_fail@plt+0xffac25a0>
    6a58:	andls	pc, r0, r0, asr #17
    6a5c:			; <UNDEFINED> instruction: 0xf9944607
    6a60:	blcs	e92a68 <__assert_fail@plt+0xe905c0>
    6a64:	stmdbge	r2, {r1, r5, ip, lr, pc}
    6a68:	strtmi	r2, [r0], -sl, lsl #4
    6a6c:			; <UNDEFINED> instruction: 0xf7fb9101
    6a70:			; <UNDEFINED> instruction: 0xf8c8ea08
    6a74:	eorvs	r0, r8, r0
    6a78:	bllt	1a20b60 <__assert_fail@plt+0x1a1e6b8>
    6a7c:	blcs	2d68c <__assert_fail@plt+0x2b1e4>
    6a80:	adcmi	fp, r3, #24, 30	; 0x60
    6a84:			; <UNDEFINED> instruction: 0xf993d028
    6a88:	stmdbls	r1, {sp}
    6a8c:	eorle	r2, r6, sl, lsr sl
    6a90:	eorle	r2, r9, sp, lsr #20
    6a94:	bmi	94ea9c <__assert_fail@plt+0x94c5f4>
    6a98:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    6a9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6aa0:	subsmi	r9, sl, r3, lsl #22
    6aa4:	andlt	sp, r5, fp, lsr r1
    6aa8:	mvnshi	lr, #12386304	; 0xbd0000
    6aac:	stmdbge	r2, {r0, sl, ip, sp}
    6ab0:	strtmi	r2, [r0], -sl, lsl #4
    6ab4:	stmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ab8:	ldmdavs	fp!, {r3, r5, sp, lr}
    6abc:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    6ac0:			; <UNDEFINED> instruction: 0xf990b150
    6ac4:	blne	12acc <__assert_fail@plt+0x10624>
    6ac8:			; <UNDEFINED> instruction: 0xf080fab0
    6acc:	blcs	8fd4 <__assert_fail@plt+0x6b2c>
    6ad0:	andcs	fp, r1, r8, lsl pc
    6ad4:	sbcsle	r2, sp, r0, lsl #16
    6ad8:	rscscc	pc, pc, pc, asr #32
    6adc:			; <UNDEFINED> instruction: 0xf993e7db
    6ae0:	stmdblt	sl, {r0, sp}
    6ae4:	ldrb	r6, [r6, lr, lsr #32]
    6ae8:	andcs	r1, sl, #92, 24	; 0x5c00
    6aec:	eorsvs	r2, fp, r0, lsl #6
    6af0:	movwls	r4, #9760	; 0x2620
    6af4:	stmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6af8:	ldmdavs	fp!, {r3, r5, sp, lr}
    6afc:	mvnle	r2, r0, lsl #22
    6b00:	blcs	2d710 <__assert_fail@plt+0x2b268>
    6b04:			; <UNDEFINED> instruction: 0xf993d0e8
    6b08:	blne	6ceb10 <__assert_fail@plt+0x6cc668>
    6b0c:			; <UNDEFINED> instruction: 0xf383fab3
    6b10:	bcs	9084 <__assert_fail@plt+0x6bdc>
    6b14:	movwcs	fp, #7960	; 0x1f18
    6b18:	adcsle	r2, fp, r0, lsl #22
    6b1c:			; <UNDEFINED> instruction: 0xf7fbe7dc
    6b20:	svclt	0x0000ea5e
    6b24:	andeq	r6, r1, lr, asr r3
    6b28:	andeq	r0, r0, r0, asr #4
    6b2c:	strdeq	r6, [r1], -sl
    6b30:	mvnsmi	lr, #737280	; 0xb4000
    6b34:	stcmi	14, cr1, [sl], #-12
    6b38:	bmi	ab2d54 <__assert_fail@plt+0xab08ac>
    6b3c:	movwcs	fp, #7960	; 0x1f18
    6b40:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    6b44:	movwcs	fp, #3848	; 0xf08
    6b48:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    6b4c:			; <UNDEFINED> instruction: 0xf04f9203
    6b50:	blcs	7358 <__assert_fail@plt+0x4eb0>
    6b54:	svcge	0x0001d03f
    6b58:	strmi	sl, [sp], -r2, lsl #28
    6b5c:	blx	fed7ebb0 <__assert_fail@plt+0xfed7c708>
    6b60:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    6b64:	svclt	0x00082c00
    6b68:	strbmi	r2, [r1, #769]	; 0x301
    6b6c:			; <UNDEFINED> instruction: 0xf043bf18
    6b70:	bllt	8c777c <__assert_fail@plt+0x8c52d4>
    6b74:	strtmi	r4, [r9], -sl, asr #12
    6b78:			; <UNDEFINED> instruction: 0xf7fb4620
    6b7c:	ldmiblt	r0!, {r1, r2, r5, r6, sl, fp, sp, lr, pc}^
    6b80:	andeq	lr, r9, r4, lsl #22
    6b84:	ldrtmi	r4, [r9], -r5, asr #8
    6b88:	mrc2	7, 2, pc, cr14, cr14, {7}
    6b8c:			; <UNDEFINED> instruction: 0x46044631
    6b90:			; <UNDEFINED> instruction: 0xf7fe4628
    6b94:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    6b98:	bl	66cba4 <__assert_fail@plt+0x66a6fc>
    6b9c:	strmi	r0, [r5], -r8, lsl #6
    6ba0:	blcs	7abd4 <__assert_fail@plt+0x7872c>
    6ba4:			; <UNDEFINED> instruction: 0xb11cd1db
    6ba8:	mulcc	r0, r4, r9
    6bac:	andle	r2, r4, pc, lsr #22
    6bb0:			; <UNDEFINED> instruction: 0xf995b12d
    6bb4:	blcs	bd2bbc <__assert_fail@plt+0xbd0714>
    6bb8:	ldrdcs	sp, [r1], -r1
    6bbc:	andcs	lr, r0, r0
    6bc0:	blmi	2193ec <__assert_fail@plt+0x216f44>
    6bc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6bc8:	blls	e0c38 <__assert_fail@plt+0xde790>
    6bcc:	qaddle	r4, sl, r4
    6bd0:	pop	{r0, r2, ip, sp, pc}
    6bd4:			; <UNDEFINED> instruction: 0x461883f0
    6bd8:			; <UNDEFINED> instruction: 0xf7fbe7f2
    6bdc:	svclt	0x0000ea00
    6be0:	andeq	r6, r1, r4, asr r2
    6be4:	andeq	r0, r0, r0, asr #4
    6be8:	ldrdeq	r6, [r1], -r0
    6bec:	mvnsmi	lr, #737280	; 0xb4000
    6bf0:	movweq	lr, #6736	; 0x1a50
    6bf4:	strmi	sp, [ip], -r5, lsr #32
    6bf8:			; <UNDEFINED> instruction: 0x46054616
    6bfc:	cmnlt	r1, #56, 6	; 0xe0000000
    6c00:	b	ffac4bf4 <__assert_fail@plt+0xffac274c>
    6c04:	addsmi	r4, lr, #201326595	; 0xc000003
    6c08:	svclt	0x00884607
    6c0c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6c10:	bl	1bcc68 <__assert_fail@plt+0x1ba7c0>
    6c14:			; <UNDEFINED> instruction: 0xf1090900
    6c18:			; <UNDEFINED> instruction: 0xf7fb0001
    6c1c:			; <UNDEFINED> instruction: 0x4680ea74
    6c20:	strtmi	fp, [r9], -r0, ror #2
    6c24:			; <UNDEFINED> instruction: 0xf7fb463a
    6c28:	bl	241300 <__assert_fail@plt+0x23ee58>
    6c2c:	ldrtmi	r0, [r2], -r7
    6c30:			; <UNDEFINED> instruction: 0xf7fb4621
    6c34:	movwcs	lr, #2478	; 0x9ae
    6c38:	andcc	pc, r9, r8, lsl #16
    6c3c:	pop	{r6, r9, sl, lr}
    6c40:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    6c44:	mvnsmi	lr, #12386304	; 0xbd0000
    6c48:			; <UNDEFINED> instruction: 0xf7fb4478
    6c4c:			; <UNDEFINED> instruction: 0x4620b9bf
    6c50:	pop	{r0, r4, r9, sl, lr}
    6c54:			; <UNDEFINED> instruction: 0xf7fb43f8
    6c58:	pop	{r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}
    6c5c:			; <UNDEFINED> instruction: 0xf7fb43f8
    6c60:	svclt	0x0000b9b5
    6c64:	andeq	r5, r0, ip, ror #6
    6c68:			; <UNDEFINED> instruction: 0x460ab538
    6c6c:	strmi	r4, [ip], -r5, lsl #12
    6c70:			; <UNDEFINED> instruction: 0x4608b119
    6c74:	b	fec44c68 <__assert_fail@plt+0xfec427c0>
    6c78:	strtmi	r4, [r1], -r2, lsl #12
    6c7c:	pop	{r3, r5, r9, sl, lr}
    6c80:			; <UNDEFINED> instruction: 0xf7ff4038
    6c84:	svclt	0x0000bfb3
    6c88:	tstcs	r1, lr, lsl #8
    6c8c:	addlt	fp, r5, r0, lsl r5
    6c90:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6c94:			; <UNDEFINED> instruction: 0xf8dfab07
    6c98:	strmi	ip, [r4], -r0, rrx
    6c9c:			; <UNDEFINED> instruction: 0xf85344fe
    6ca0:	stmdage	r2, {r2, r8, r9, fp, sp}
    6ca4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    6ca8:	ldrdgt	pc, [r0], -ip
    6cac:	andgt	pc, ip, sp, asr #17
    6cb0:	stceq	0, cr15, [r0], {79}	; 0x4f
    6cb4:			; <UNDEFINED> instruction: 0xf7fb9301
    6cb8:	vmlsne.f32	s28, s5, s1
    6cbc:	strcs	fp, [r0], #-4024	; 0xfffff048
    6cc0:	strtmi	sp, [r0], -r7, lsl #22
    6cc4:			; <UNDEFINED> instruction: 0xf7ff9902
    6cc8:			; <UNDEFINED> instruction: 0x4604ff91
    6ccc:			; <UNDEFINED> instruction: 0xf7fb9802
    6cd0:	bmi	2c1148 <__assert_fail@plt+0x2beca0>
    6cd4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    6cd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6cdc:	subsmi	r9, sl, r3, lsl #22
    6ce0:	strtmi	sp, [r0], -r5, lsl #2
    6ce4:	pop	{r0, r2, ip, sp, pc}
    6ce8:	andlt	r4, r3, r0, lsl r0
    6cec:			; <UNDEFINED> instruction: 0xf7fb4770
    6cf0:	svclt	0x0000e976
    6cf4:	strdeq	r6, [r1], -r8
    6cf8:	andeq	r0, r0, r0, asr #4
    6cfc:	strheq	r6, [r1], -lr
    6d00:	mvnsmi	lr, #737280	; 0xb4000
    6d04:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    6d08:	bmi	d58774 <__assert_fail@plt+0xd562cc>
    6d0c:	blmi	d72f20 <__assert_fail@plt+0xd70a78>
    6d10:			; <UNDEFINED> instruction: 0xf996447a
    6d14:	ldmpl	r3, {lr}^
    6d18:	movwls	r6, #6171	; 0x181b
    6d1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6d20:	eorsle	r2, r4, r0, lsl #24
    6d24:	strmi	r4, [r8], r5, lsl #12
    6d28:			; <UNDEFINED> instruction: 0x46394630
    6d2c:	bl	fedc4d20 <__assert_fail@plt+0xfedc2878>
    6d30:			; <UNDEFINED> instruction: 0x56361834
    6d34:	suble	r2, ip, r0, lsl #28
    6d38:	svceq	0x0000f1b9
    6d3c:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    6d40:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    6d44:	b	13c4d38 <__assert_fail@plt+0x13c2890>
    6d48:	eorsle	r2, r5, r0, lsl #16
    6d4c:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    6d50:	movwcs	r4, #1641	; 0x669
    6d54:	andvs	pc, r0, sp, lsl #17
    6d58:			; <UNDEFINED> instruction: 0xf88d4648
    6d5c:			; <UNDEFINED> instruction: 0xf7fe3001
    6d60:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    6d64:	andeq	pc, r0, r8, asr #17
    6d68:	mulcc	r1, r3, r9
    6d6c:	svclt	0x00181af6
    6d70:	blcs	1057c <__assert_fail@plt+0xe0d4>
    6d74:	strcs	fp, [r1], -r8, lsl #30
    6d78:	andcc	fp, r2, lr, asr fp
    6d7c:	strtpl	r1, [r1], -r6, lsr #16
    6d80:			; <UNDEFINED> instruction: 0x4638b119
    6d84:	b	bc4d78 <__assert_fail@plt+0xbc28d0>
    6d88:			; <UNDEFINED> instruction: 0x464cb318
    6d8c:	bmi	5dee4c <__assert_fail@plt+0x5dc9a4>
    6d90:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    6d94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6d98:	subsmi	r9, sl, r1, lsl #22
    6d9c:			; <UNDEFINED> instruction: 0x4620d11e
    6da0:	pop	{r0, r1, ip, sp, pc}
    6da4:			; <UNDEFINED> instruction: 0x463983f0
    6da8:			; <UNDEFINED> instruction: 0xf7fb4620
    6dac:			; <UNDEFINED> instruction: 0xf8c8e876
    6db0:	strtmi	r0, [r0], #-0
    6db4:	strb	r6, [sl, r8, lsr #32]!
    6db8:			; <UNDEFINED> instruction: 0x46204639
    6dbc:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    6dc0:	andeq	pc, r0, r8, asr #17
    6dc4:	strtpl	r1, [r1], -r6, lsr #16
    6dc8:			; <UNDEFINED> instruction: 0x4638b131
    6dcc:	b	2c4dc0 <__assert_fail@plt+0x2c2918>
    6dd0:	eorvs	fp, ip, r0, lsl r9
    6dd4:	ldrb	r2, [sl, r0, lsl #8]
    6dd8:	ldrb	r6, [r8, lr, lsr #32]
    6ddc:	ldm	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6de0:	andeq	r6, r1, r4, lsl #1
    6de4:	andeq	r0, r0, r0, asr #4
    6de8:	andeq	r4, r0, r6, lsr #31
    6dec:	andeq	r6, r1, r2
    6df0:			; <UNDEFINED> instruction: 0x4604b510
    6df4:	stmdacs	sl, {r0, sp, lr, pc}
    6df8:	strtmi	sp, [r0], -r6
    6dfc:	b	1a44df0 <__assert_fail@plt+0x1a42948>
    6e00:	mvnsle	r1, r3, asr #24
    6e04:	ldclt	0, cr2, [r0, #-4]
    6e08:	ldclt	0, cr2, [r0, #-0]
    6e0c:	svcmi	0x00f0e92d
    6e10:	blhi	c22cc <__assert_fail@plt+0xbfe24>
    6e14:	blmi	1c197d8 <__assert_fail@plt+0x1c17330>
    6e18:	addlt	r4, r9, sl, ror r4
    6e1c:	ldmpl	r3, {r0, r2, r8, ip, pc}^
    6e20:	movwls	r6, #30747	; 0x781b
    6e24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6e28:			; <UNDEFINED> instruction: 0xf0002800
    6e2c:	blmi	1ae7154 <__assert_fail@plt+0x1ae4cac>
    6e30:	strcs	r4, [r0, -r6, lsl #12]
    6e34:	strvc	lr, [r3, -sp, asr #19]
    6e38:	mcr	4, 0, r4, cr8, cr11, {3}
    6e3c:	blmi	1a15684 <__assert_fail@plt+0x1a131dc>
    6e40:	mcr	4, 0, r4, cr8, cr11, {3}
    6e44:	vmov	r3, s17
    6e48:			; <UNDEFINED> instruction: 0x46301a10
    6e4c:	bl	9c4e40 <__assert_fail@plt+0x9c2998>
    6e50:			; <UNDEFINED> instruction: 0x56301835
    6e54:			; <UNDEFINED> instruction: 0xf0002800
    6e58:			; <UNDEFINED> instruction: 0xf7fb80aa
    6e5c:			; <UNDEFINED> instruction: 0xf10de9e8
    6e60:	smladcs	r0, r8, r8, r0
    6e64:	strbmi	r2, [r1], -sl, lsl #4
    6e68:	andvs	r4, r7, r4, lsl #12
    6e6c:			; <UNDEFINED> instruction: 0xf7fb4628
    6e70:	stmdavs	r3!, {r1, r8, fp, sp, lr, pc}
    6e74:	stmib	sp, {r0, r1, r3, r4, r5, r7, r9, lr}^
    6e78:	vrhadd.u8	d0, d0, d0
    6e7c:	ldmib	sp, {r0, r1, r4, r7, pc}^
    6e80:	bcs	fa88 <__assert_fail@plt+0xd5e0>
    6e84:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    6e88:	addhi	pc, lr, r0, asr #5
    6e8c:			; <UNDEFINED> instruction: 0xf9969e06
    6e90:	blcs	b92e98 <__assert_fail@plt+0xb909f0>
    6e94:	adcsmi	sp, r5, #111	; 0x6f
    6e98:	strcs	sp, [r0], #-94	; 0xffffffa2
    6e9c:	cfmul32	mvfx2, mvfx8, mvfx0
    6ea0:			; <UNDEFINED> instruction: 0x46301a90
    6ea4:	b	ffec4e98 <__assert_fail@plt+0xffec29f0>
    6ea8:	teqlt	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    6eac:	teqge	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    6eb0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6eb4:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    6eb8:			; <UNDEFINED> instruction: 0xf10a465b
    6ebc:	ssatmi	r0, #28, r0, lsl #20
    6ec0:	bl	198744 <__assert_fail@plt+0x19629c>
    6ec4:			; <UNDEFINED> instruction: 0xf8cd0900
    6ec8:	svccs	0x00009018
    6ecc:			; <UNDEFINED> instruction: 0x4638d03a
    6ed0:	stmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ed4:			; <UNDEFINED> instruction: 0xb3a84606
    6ed8:	ldrtmi	r4, [r9], -r2, lsl #12
    6edc:			; <UNDEFINED> instruction: 0xf7fb4648
    6ee0:	bllt	1e419b8 <__assert_fail@plt+0x1e3f510>
    6ee4:	ldrbmi	r4, [pc], -r1, asr #22
    6ee8:	bl	d80dc <__assert_fail@plt+0xd5c34>
    6eec:	ldmib	r8, {r3, fp, ip}^
    6ef0:	blx	129702 <__assert_fail@plt+0x12725a>
    6ef4:	blx	243b26 <__assert_fail@plt+0x24167e>
    6ef8:	blx	fe913b16 <__assert_fail@plt+0xfe91166e>
    6efc:	ldrmi	r4, [sp], #-1288	; 0xfffffaf8
    6f00:	strtmi	fp, [r0], -pc, asr #2
    6f04:	andcs	r4, sl, #42991616	; 0x2900000
    6f08:			; <UNDEFINED> instruction: 0xf0032300
    6f0c:	svccc	0x0001fbe9
    6f10:	strmi	r4, [sp], -r4, lsl #12
    6f14:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    6f18:	strbmi	r1, [lr], #-512	; 0xfffffe00
    6f1c:	blx	50b2a <__assert_fail@plt+0x4e682>
    6f20:	blx	245752 <__assert_fail@plt+0x2432aa>
    6f24:	blx	fe871736 <__assert_fail@plt+0xfe86f28e>
    6f28:	stmdbls	r3, {r3, r8, fp, pc}
    6f2c:	movweq	lr, #19224	; 0x4b18
    6f30:	bl	125827c <__assert_fail@plt+0x1255dd4>
    6f34:	stmiane	fp, {r0, r2, r9}^
    6f38:	blls	12bb4c <__assert_fail@plt+0x1296a4>
    6f3c:	movweq	lr, #15170	; 0x3b42
    6f40:	str	r9, [r0, r4, lsl #6]
    6f44:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    6f48:	beq	443378 <__assert_fail@plt+0x440ed0>
    6f4c:	svceq	0x001cf1b8
    6f50:			; <UNDEFINED> instruction: 0xf85ad002
    6f54:			; <UNDEFINED> instruction: 0xe7b87c10
    6f58:	andseq	pc, r5, pc, rrx
    6f5c:	blmi	7997f4 <__assert_fail@plt+0x79734c>
    6f60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6f64:	blls	1e0fd4 <__assert_fail@plt+0x1deb2c>
    6f68:	teqle	r1, sl, asr r0
    6f6c:	ldc	0, cr11, [sp], #36	; 0x24
    6f70:	pop	{r1, r8, r9, fp, pc}
    6f74:			; <UNDEFINED> instruction: 0xf1068ff0
    6f78:	eorvs	r0, r7, r1, lsl #20
    6f7c:	andcs	r4, sl, #68157440	; 0x4100000
    6f80:			; <UNDEFINED> instruction: 0xf7fb4650
    6f84:	stmdavs	r3!, {r3, r4, r5, r6, fp, sp, lr, pc}
    6f88:	strmi	r2, [r4], -r0, lsl #22
    6f8c:	stcle	6, cr4, [r9], {13}
    6f90:			; <UNDEFINED> instruction: 0xf1712800
    6f94:	blle	1c7b9c <__assert_fail@plt+0x1c56f4>
    6f98:	ldrmi	r9, [r2, #3590]!	; 0xe06
    6f9c:	bl	fe9bb314 <__assert_fail@plt+0xfe9b8e6c>
    6fa0:	ldrb	r0, [ip, -sl, lsl #14]!
    6fa4:			; <UNDEFINED> instruction: 0xe7d94258
    6fa8:	eoreq	pc, r1, pc, rrx
    6fac:	svccs	0x0000e7d6
    6fb0:	blls	17b300 <__assert_fail@plt+0x178e58>
    6fb4:	bls	12d3c8 <__assert_fail@plt+0x12af20>
    6fb8:	subsvs	r6, sl, r9, lsl r0
    6fbc:	blmi	380efc <__assert_fail@plt+0x37ea54>
    6fc0:	stmdbmi	sp, {r0, r2, r3, r6, r9, sp}
    6fc4:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    6fc8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6fcc:	b	1b44fc0 <__assert_fail@plt+0x1b42b18>
    6fd0:	stmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6fd4:	andeq	r5, r1, ip, ror pc
    6fd8:	andeq	r0, r0, r0, asr #4
    6fdc:	andeq	r4, r0, ip, asr #29
    6fe0:	andeq	r4, r0, r4, asr #29
    6fe4:	andeq	r4, r0, r8, lsr lr
    6fe8:	andeq	r5, r1, r6, lsr #23
    6fec:	andeq	r5, r1, r4, ror fp
    6ff0:	andeq	r5, r1, r4, lsr lr
    6ff4:	andeq	r4, r0, sl, ror pc
    6ff8:	andeq	r4, r0, ip, lsr #26
    6ffc:	strdeq	r4, [r0], -lr
    7000:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    7004:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    7008:	push	{r1, r3, r4, r5, r6, sl, lr}
    700c:			; <UNDEFINED> instruction: 0xb09e47f0
    7010:	andcs	r5, r0, #13828096	; 0xd30000
    7014:	tstls	sp, #1769472	; 0x1b0000
    7018:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    701c:	stmib	sp, {r8, r9, sp}^
    7020:	stmib	sp, {r1, r8, r9, sp}^
    7024:	stmdacs	r0, {r2, r8, r9, sp}
    7028:	mvnhi	pc, r0
    702c:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    7030:	bicshi	pc, r7, r0
    7034:	andcs	r4, r0, r4, lsl #12
    7038:	svc	0x00b6f7fa
    703c:	ldrtmi	sl, [r1], -r7, lsl #28
    7040:	stmdage	r1, {r0, r1, r9, sl, lr}
    7044:			; <UNDEFINED> instruction: 0xf7fa9301
    7048:	ldmibmi	r4!, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    704c:			; <UNDEFINED> instruction: 0xf04f4620
    7050:	movwls	r3, #62463	; 0xf3ff
    7054:			; <UNDEFINED> instruction: 0xf7fa4479
    7058:	stmdacs	r0, {r1, r8, r9, sl, fp, sp, lr, pc}
    705c:	orrhi	pc, r5, r0
    7060:	strtmi	r4, [r0], -pc, ror #19
    7064:			; <UNDEFINED> instruction: 0xf7fa4479
    7068:			; <UNDEFINED> instruction: 0x4603eefa
    706c:			; <UNDEFINED> instruction: 0xf0002800
    7070:	stmibmi	ip!, {r0, r4, r5, r8, pc}^
    7074:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7078:	mrc	7, 7, APSR_nzcv, cr0, cr10, {7}
    707c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    7080:	orrhi	pc, sp, r0
    7084:	strtmi	r4, [r0], -r8, ror #19
    7088:			; <UNDEFINED> instruction: 0xf7fa4479
    708c:	strmi	lr, [r3], -r8, ror #29
    7090:			; <UNDEFINED> instruction: 0xf0002800
    7094:			; <UNDEFINED> instruction: 0xf9948170
    7098:	blcs	ad30a0 <__assert_fail@plt+0xad0bf8>
    709c:	orrhi	pc, r5, r0
    70a0:			; <UNDEFINED> instruction: 0xf0002b2d
    70a4:	strtmi	r8, [r0], -r9, lsl #3
    70a8:	ldm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70ac:	vadd.i8	d18, d0, d3
    70b0:	stmdacc	r4, {r1, r3, r7, r8, pc}
    70b4:	stcpl	8, cr1, [r3], #-136	; 0xffffff78
    70b8:			; <UNDEFINED> instruction: 0xf0002b20
    70bc:			; <UNDEFINED> instruction: 0xf8df8138
    70c0:			; <UNDEFINED> instruction: 0xf04f836c
    70c4:	ldrbtmi	r0, [r8], #2304	; 0x900
    70c8:	msrge	SPSR_s, #14614528	; 0xdf0000
    70cc:			; <UNDEFINED> instruction: 0xf50a44fa
    70d0:			; <UNDEFINED> instruction: 0xf1b87ae0
    70d4:			; <UNDEFINED> instruction: 0xf0000f00
    70d8:			; <UNDEFINED> instruction: 0x4640815a
    70dc:	ldmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70e0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    70e4:	cmphi	r3, r0	; <UNPREDICTABLE>
    70e8:	strbmi	r4, [r1], -r2, lsl #12
    70ec:			; <UNDEFINED> instruction: 0xf7fb4620
    70f0:	stmdacs	r0, {r2, r5, r7, fp, sp, lr, pc}
    70f4:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    70f8:	blcs	81d08c <__assert_fail@plt+0x81abe4>
    70fc:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    7100:	strcc	r4, [r1, -ip, asr #23]
    7104:	ldrbtmi	r4, [fp], #-1084	; 0xfffffbc4
    7108:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}^
    710c:	ldrdhi	pc, [r4, #137]	; 0x89
    7110:			; <UNDEFINED> instruction: 0xf10d46b4
    7114:	ldm	ip!, {r3, r6, r8, fp}
    7118:	strbmi	r0, [pc], -pc
    711c:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    7120:	strgt	r0, [pc, -pc]
    7124:	muleq	r7, ip, r8
    7128:	andeq	lr, r7, r7, lsl #17
    712c:	stmibmi	r2, {r1, r4, r5, r9, sl, lr}^
    7130:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7134:	svc	0x005ef7fa
    7138:			; <UNDEFINED> instruction: 0xf990b120
    713c:	blcs	13144 <__assert_fail@plt+0x10c9c>
    7140:	adcshi	pc, sl, r0
    7144:	ldrtmi	r4, [r7], -ip, asr #13
    7148:			; <UNDEFINED> instruction: 0x000fe8bc
    714c:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    7150:	strgt	r0, [pc, -pc]
    7154:	muleq	r7, ip, r8
    7158:	andeq	lr, r7, r7, lsl #17
    715c:	ldmibmi	r7!, {r1, r4, r5, r9, sl, lr}
    7160:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7164:	svc	0x0046f7fa
    7168:			; <UNDEFINED> instruction: 0xf990b120
    716c:	blcs	13174 <__assert_fail@plt+0x10ccc>
    7170:	adchi	pc, r2, r0
    7174:	ldrtmi	r4, [r7], -ip, asr #13
    7178:			; <UNDEFINED> instruction: 0x000fe8bc
    717c:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    7180:	strgt	r0, [pc, -pc]
    7184:	muleq	r7, ip, r8
    7188:	andeq	lr, r7, r7, lsl #17
    718c:	stmibmi	ip!, {r1, r4, r5, r9, sl, lr}
    7190:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7194:	svc	0x002ef7fa
    7198:			; <UNDEFINED> instruction: 0xf990b120
    719c:	blcs	131a4 <__assert_fail@plt+0x10cfc>
    71a0:	addhi	pc, r8, r0
    71a4:	ldrtmi	r4, [r7], -ip, asr #13
    71a8:			; <UNDEFINED> instruction: 0x000fe8bc
    71ac:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    71b0:	strgt	r0, [pc, -pc]
    71b4:	muleq	r7, ip, r8
    71b8:	andeq	lr, r7, r7, lsl #17
    71bc:	stmibmi	r1!, {r1, r4, r5, r9, sl, lr}
    71c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    71c4:	svc	0x0016f7fa
    71c8:			; <UNDEFINED> instruction: 0xf990b118
    71cc:	blcs	131d4 <__assert_fail@plt+0x10d2c>
    71d0:	uxtab16mi	sp, ip, r0
    71d4:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    71d8:	strgt	r0, [pc, -pc]
    71dc:			; <UNDEFINED> instruction: 0x000fe8bc
    71e0:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    71e4:	stm	r7, {r0, r1, r2}
    71e8:	ldrtmi	r0, [r2], -r7
    71ec:			; <UNDEFINED> instruction: 0x46204996
    71f0:			; <UNDEFINED> instruction: 0xf7fa4479
    71f4:			; <UNDEFINED> instruction: 0xb120ef00
    71f8:	mulcc	r0, r0, r9
    71fc:			; <UNDEFINED> instruction: 0xf0002b00
    7200:	strbmi	r8, [ip], fp, ror #1
    7204:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    7208:	strgt	r0, [pc, -pc]
    720c:			; <UNDEFINED> instruction: 0x000fe8bc
    7210:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    7214:	stm	r7, {r0, r1, r2}
    7218:	ldrtmi	r0, [r2], -r7
    721c:	strtmi	r4, [r0], -fp, lsl #19
    7220:			; <UNDEFINED> instruction: 0xf7fa4479
    7224:			; <UNDEFINED> instruction: 0xb120eee8
    7228:	mulcc	r0, r0, r9
    722c:			; <UNDEFINED> instruction: 0xf0002b00
    7230:			; <UNDEFINED> instruction: 0x46cc80d3
    7234:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    7238:	strgt	r0, [pc, -pc]
    723c:			; <UNDEFINED> instruction: 0x000fe8bc
    7240:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    7244:	stm	r7, {r0, r1, r2}
    7248:	ldrtmi	r0, [r2], -r7
    724c:	strtmi	r4, [r0], -r0, lsl #19
    7250:			; <UNDEFINED> instruction: 0xf7fa4479
    7254:			; <UNDEFINED> instruction: 0xb110eed0
    7258:	mulcc	r0, r0, r9
    725c:	strbmi	fp, [ip], r3, ror #6
    7260:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    7264:	strgt	r0, [pc, -pc]
    7268:			; <UNDEFINED> instruction: 0x000fe8bc
    726c:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    7270:	stm	r7, {r0, r1, r2}
    7274:	ldrtmi	r0, [r2], -r7
    7278:			; <UNDEFINED> instruction: 0x46204976
    727c:			; <UNDEFINED> instruction: 0xf7fa4479
    7280:			; <UNDEFINED> instruction: 0xb110eeba
    7284:	mulcc	r0, r0, r9
    7288:	ldm	r9!, {r0, r1, r5, r7, r8, ip, sp, pc}
    728c:	ldrtmi	r0, [r7], -pc
    7290:	ldm	r9!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    7294:	strgt	r0, [pc, -pc]
    7298:	muleq	r7, r9, r8
    729c:	andeq	lr, r7, r7, lsl #17
    72a0:	stmdbmi	sp!, {r5, r9, sl, lr}^
    72a4:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    72a8:	mcr	7, 5, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    72ac:			; <UNDEFINED> instruction: 0xf990b178
    72b0:	stmdblt	r3!, {ip, sp}^
    72b4:	movwls	r2, #29440	; 0x7300
    72b8:			; <UNDEFINED> instruction: 0xf7fa4630
    72bc:	mcrrne	14, 1, lr, r3, cr2
    72c0:			; <UNDEFINED> instruction: 0xf1b8d005
    72c4:	blle	34aecc <__assert_fail@plt+0x348a24>
    72c8:	strbmi	r9, [r3, #-2829]	; 0xfffff4f3
    72cc:			; <UNDEFINED> instruction: 0xf06fd00a
    72d0:	eor	r0, r0, r5, lsl r4
    72d4:	stmib	sp, {r4, r5, r9, sl, lr}^
    72d8:	movwls	r3, #29448	; 0x7308
    72dc:	mcr	7, 0, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    72e0:	rscsle	r1, r4, r1, asr #24
    72e4:	movwcs	lr, #10717	; 0x29dd
    72e8:	cmpcs	r0, r4, asr #4	; <UNPREDICTABLE>
    72ec:	smlabteq	pc, r0, r2, pc	; <UNPREDICTABLE>
    72f0:			; <UNDEFINED> instruction: 0x6704e9dd
    72f4:			; <UNDEFINED> instruction: 0x4613461c
    72f8:	strcc	pc, [r0], #-3009	; 0xfffff43f
    72fc:	svclt	0x000842a7
    7300:	svclt	0x0024429e
    7304:	ldrmi	r2, [r3], -r0, lsl #4
    7308:	blne	fe6bbb18 <__assert_fail@plt+0xfe6b9670>
    730c:	movweq	lr, #31588	; 0x7b64
    7310:	eorvs	r2, sl, r0, lsl #8
    7314:	bmi	145f4c8 <__assert_fail@plt+0x145d020>
    7318:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
    731c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7320:	subsmi	r9, sl, sp, lsl fp
    7324:			; <UNDEFINED> instruction: 0x4620d171
    7328:	pop	{r1, r2, r3, r4, ip, sp, pc}
    732c:			; <UNDEFINED> instruction: 0xf81287f0
    7330:	blcs	1856f3c <__assert_fail@plt+0x1854a94>
    7334:	mcrge	4, 6, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    7338:	svccc	0x0001f812
    733c:			; <UNDEFINED> instruction: 0xf47f2b67
    7340:	ldmdavc	r3, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}^
    7344:			; <UNDEFINED> instruction: 0xf47f2b6f
    7348:			; <UNDEFINED> instruction: 0x4601aeba
    734c:			; <UNDEFINED> instruction: 0xf7fa4620
    7350:	strmi	lr, [r7], -r2, lsl #28
    7354:	subsle	r2, sl, r0, lsl #16
    7358:			; <UNDEFINED> instruction: 0xf7ffa904
    735c:			; <UNDEFINED> instruction: 0x4604fd57
    7360:			; <UNDEFINED> instruction: 0xf7fa4638
    7364:	stccs	13, cr14, [r0], {210}	; 0xd2
    7368:			; <UNDEFINED> instruction: 0x4630dbd5
    736c:	ldc	7, cr15, [r8, #1000]!	; 0x3e8
    7370:			; <UNDEFINED> instruction: 0xd1b71c44
    7374:	bls	2c1228 <__assert_fail@plt+0x2bed80>
    7378:	stmib	sp, {r4, r5, r9, sl, lr}^
    737c:	andcc	r3, r1, #8, 6	; 0x20000000
    7380:	movwls	r9, #29194	; 0x720a
    7384:	stc	7, cr15, [ip, #1000]!	; 0x3e8
    7388:			; <UNDEFINED> instruction: 0xd1ab1c42
    738c:			; <UNDEFINED> instruction: 0xf109e79f
    7390:			; <UNDEFINED> instruction: 0xf1b90901
    7394:	andsle	r0, ip, lr, lsl #30
    7398:	eorshi	pc, r9, sl, asr r8	; <UNPREDICTABLE>
    739c:	bls	2c0e08 <__assert_fail@plt+0x2be960>
    73a0:	stmib	sp, {r4, r5, r9, sl, lr}^
    73a4:	bcc	53fcc <__assert_fail@plt+0x51b24>
    73a8:	stclne	7, cr14, [r0], #-936	; 0xfffffc58
    73ac:			; <UNDEFINED> instruction: 0xf7ffa902
    73b0:	cdpne	13, 0, cr15, cr4, cr13, {1}
    73b4:	sbfx	sp, r9, #21, #15
    73b8:	stmdbge	r4, {r5, r6, sl, fp, ip}
    73bc:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
    73c0:	ble	ff48ebd8 <__assert_fail@plt+0xff48c730>
    73c4:			; <UNDEFINED> instruction: 0xf8dfe7a7
    73c8:			; <UNDEFINED> instruction: 0xf04f8098
    73cc:	ldrbtmi	r0, [r8], #2304	; 0x900
    73d0:			; <UNDEFINED> instruction: 0xf04fe67a
    73d4:			; <UNDEFINED> instruction: 0xe69b38ff
    73d8:	stmib	sp, {r8, r9, sp}^
    73dc:	movwls	r3, #29448	; 0x7308
    73e0:	blmi	841190 <__assert_fail@plt+0x83ece8>
    73e4:	stmdbmi	r0!, {r2, r6, r7, r9, sp}
    73e8:	ldrbtmi	r4, [fp], #-2080	; 0xfffff7e0
    73ec:	movwcc	r4, #50297	; 0xc479
    73f0:			; <UNDEFINED> instruction: 0xf7fb4478
    73f4:	blmi	7c1564 <__assert_fail@plt+0x7bf0bc>
    73f8:	ldmdbmi	lr, {r0, r1, r6, r7, r9, sp}
    73fc:	ldrbtmi	r4, [fp], #-2078	; 0xfffff7e2
    7400:	movwcc	r4, #50297	; 0xc479
    7404:			; <UNDEFINED> instruction: 0xf7fb4478
    7408:			; <UNDEFINED> instruction: 0xf7fae850
    740c:			; <UNDEFINED> instruction: 0xf06fede8
    7410:	str	r0, [r0, fp, lsl #8]
    7414:	andeq	r5, r1, ip, lsl #27
    7418:	andeq	r0, r0, r0, asr #4
    741c:	andeq	r4, r0, r8, asr #25
    7420:			; <UNDEFINED> instruction: 0x00004cbc
    7424:			; <UNDEFINED> instruction: 0x00004cb2
    7428:	andeq	r4, r0, ip, lsr #25
    742c:	andeq	r4, r0, r6, asr #24
    7430:	muleq	r1, r0, r9
    7434:	andeq	r5, r1, r6, asr r9
    7438:	andeq	r4, r0, r6, lsl ip
    743c:	strdeq	r4, [r0], -sl
    7440:	ldrdeq	r4, [r0], -lr
    7444:			; <UNDEFINED> instruction: 0x00004bbe
    7448:	andeq	r4, r0, r0, lsr #23
    744c:	andeq	r4, r0, ip, ror fp
    7450:	andeq	r4, r0, r8, asr fp
    7454:	andeq	r4, r0, r8, lsr fp
    7458:	andeq	r4, r0, r6, lsl fp
    745c:	andeq	r5, r1, sl, ror sl
    7460:	andeq	r4, r0, lr, lsr r9
    7464:	andeq	r4, r0, r6, asr fp
    7468:	andeq	r4, r0, r8, lsl #18
    746c:	andeq	r4, r0, r4, lsr #18
    7470:	andeq	r4, r0, r2, asr #22
    7474:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    7478:	andeq	r4, r0, r4, asr #9
    747c:	blcs	21c90 <__assert_fail@plt+0x1f7e8>
    7480:	bvs	1037338 <__assert_fail@plt+0x1034e90>
    7484:	ldrbmi	r2, [r0, -r0]!
    7488:	mvnsmi	lr, sp, lsr #18
    748c:	addlt	r4, r4, sp, lsl r6
    7490:			; <UNDEFINED> instruction: 0x460707d3
    7494:	cfmadd32ls	mvax4, mvfx4, mvfx10, mvfx8
    7498:			; <UNDEFINED> instruction: 0xf1004614
    749c:			; <UNDEFINED> instruction: 0xf0048094
    74a0:	blcs	c80b4 <__assert_fail@plt+0xc5c0c>
    74a4:	sbfxeq	sp, lr, #0, #1
    74a8:	streq	sp, [r1, -r9, ror #8]!
    74ac:	addhi	pc, r7, r0, lsl #2
    74b0:	strle	r0, [r5], #-1762	; 0xfffff91e
    74b4:	ldrle	r0, [sp], #-1891	; 0xfffff89d
    74b8:	andlt	r2, r4, r0
    74bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    74c0:	ldrdgt	pc, [r8, #-143]	; 0xffffff71
    74c4:			; <UNDEFINED> instruction: 0xf04f44fc
    74c8:	andcs	r3, r1, #-67108861	; 0xfc000003
    74cc:			; <UNDEFINED> instruction: 0x46284631
    74d0:	andhi	pc, r4, sp, asr #17
    74d4:	andgt	pc, r0, sp, asr #17
    74d8:	svc	0x00d4f7fa
    74dc:	svclt	0x009442b0
    74e0:	movwcs	r2, #4864	; 0x1300
    74e4:	bicsvc	lr, r0, #339968	; 0x53000
    74e8:			; <UNDEFINED> instruction: 0x0763d131
    74ec:	streq	lr, [r0], -r6, lsr #23
    74f0:	strble	r4, [r1, #1029]!	; 0x405
    74f4:			; <UNDEFINED> instruction: 0x273c4638
    74f8:			; <UNDEFINED> instruction: 0xffc0f7ff
    74fc:	orreq	pc, r9, #72, 12	; 0x4800000
    7500:	orreq	pc, r8, #200, 12	; 0xc800000
    7504:	strtmi	r4, [r8], -r4, lsl #12
    7508:	andne	pc, r4, #134144	; 0x20c00
    750c:	stclmi	7, cr1, [r0, #-900]	; 0xfffffc7c
    7510:	ldrbtmi	r4, [sp], #-1044	; 0xfffffbec
    7514:	bl	ff06c91c <__assert_fail@plt+0xff06a474>
    7518:	blx	fe0cc6b2 <__assert_fail@plt+0xfe0ca20a>
    751c:	strbne	r3, [r1, r4, lsl #4]!
    7520:	mvnscc	pc, #79	; 0x4f
    7524:	bl	ff0585b4 <__assert_fail@plt+0xff05610c>
    7528:	ldrtmi	r1, [r1], -r2, ror #4
    752c:	blx	1ebd3a <__assert_fail@plt+0x1e9892>
    7530:	andcs	r4, r1, #301989888	; 0x12000000
    7534:	svclt	0x00b82c00
    7538:	strls	r4, [r2], #-612	; 0xfffffd9c
    753c:	svc	0x00a2f7fa
    7540:	svclt	0x009442b0
    7544:	strcs	r2, [r1], -r0, lsl #12
    7548:	bicsvc	lr, r0, #352256	; 0x56000
    754c:	ldmdbmi	r1!, {r2, r4, r5, r7, ip, lr, pc}
    7550:	andcs	r2, r0, r5, lsl #4
    7554:			; <UNDEFINED> instruction: 0xf7fa4479
    7558:			; <UNDEFINED> instruction: 0xf7faed2e
    755c:			; <UNDEFINED> instruction: 0xf04fee50
    7560:			; <UNDEFINED> instruction: 0xe7aa30ff
    7564:	rscsle	r2, r2, r0, lsl #28
    7568:	svceq	0x0020f014
    756c:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    7570:	cmpcs	r4, #20, 30	; 0x50
    7574:	streq	r2, [r0, r0, lsr #6]!
    7578:	blcc	85594 <__assert_fail@plt+0x830ec>
    757c:	ldmvs	r8!, {r0, r2, r4, r7, r8, sl, ip, lr, pc}
    7580:	mvnscc	pc, #79	; 0x4f
    7584:	andcs	r6, r1, #3735552	; 0x390000
    7588:	ldrd	pc, [r4], -r7
    758c:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    7590:	strtmi	r9, [r8], -r1
    7594:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    7598:			; <UNDEFINED> instruction: 0xf8cde102
    759c:	ldrtmi	ip, [r1], -r0
    75a0:	svc	0x0070f7fa
    75a4:	svclt	0x009442b0
    75a8:	movwcs	r2, #4864	; 0x1300
    75ac:	bicsvc	lr, r0, #339968	; 0x53000
    75b0:	streq	sp, [r1, -sp, asr #3]!
    75b4:	streq	lr, [r0], -r6, lsr #23
    75b8:			; <UNDEFINED> instruction: 0xf57f4405
    75bc:			; <UNDEFINED> instruction: 0xf8dfaf79
    75c0:	ldrbtmi	ip, [ip], #92	; 0x5c
    75c4:	stmiavs	r1, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    75c8:	mvnscc	pc, #79	; 0x4f
    75cc:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    75d0:	stmdbvs	r0, {r0, r9, sp}
    75d4:	strdls	r4, [r3, -ip]
    75d8:	andgt	pc, r0, sp, asr #17
    75dc:			; <UNDEFINED> instruction: 0xf8d74410
    75e0:			; <UNDEFINED> instruction: 0x4631c014
    75e4:	strtmi	r9, [r8], -r2
    75e8:	sfmvc	f7, 3, [ip], #-48	; 0xffffffd0
    75ec:	andgt	pc, r4, sp, asr #17
    75f0:	svc	0x0048f7fa
    75f4:	svclt	0x009442b0
    75f8:	movwcs	r2, #4864	; 0x1300
    75fc:	bicsvc	lr, r0, #339968	; 0x53000
    7600:	bne	db7218 <__assert_fail@plt+0xdb4d70>
    7604:			; <UNDEFINED> instruction: 0xf43f182d
    7608:	str	sl, [r0, sl, asr #30]!
    760c:	andeq	r4, r0, r4, asr r9
    7610:	andeq	r4, r0, lr, lsl #18
    7614:	andeq	r4, r0, r8, lsl #17
    7618:	andeq	r4, r0, ip, ror #16
    761c:	andeq	r4, r0, lr, asr #16
    7620:	strdeq	r4, [r0], -r8
    7624:	mvnsmi	lr, sp, lsr #18
    7628:	bmi	6d8e88 <__assert_fail@plt+0x6d69e0>
    762c:	blmi	6d8eb0 <__assert_fail@plt+0x6d6a08>
    7630:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    7634:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    7638:	svceq	0x0040f011
    763c:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    7640:	strbmi	r4, [r1], -r5, lsl #12
    7644:	movwls	r6, #55323	; 0xd81b
    7648:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    764c:			; <UNDEFINED> instruction: 0xf7fad014
    7650:	strdlt	lr, [r0, r4]!
    7654:	ldrtmi	r9, [r3], -r0, lsl #14
    7658:	strtmi	r6, [r2], -r9, ror #16
    765c:			; <UNDEFINED> instruction: 0xf7ff4640
    7660:	bmi	4072b4 <__assert_fail@plt+0x404e0c>
    7664:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    7668:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    766c:	subsmi	r9, sl, sp, lsl #22
    7670:	andlt	sp, lr, r0, lsl r1
    7674:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7678:	stcl	7, cr15, [r8], {250}	; 0xfa
    767c:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7680:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7684:	ldc	7, cr15, [r6], {250}	; 0xfa
    7688:			; <UNDEFINED> instruction: 0xf7fa6829
    768c:			; <UNDEFINED> instruction: 0xf04fedb8
    7690:			; <UNDEFINED> instruction: 0xe7e630ff
    7694:	stc	7, cr15, [r2], #1000	; 0x3e8
    7698:	andeq	r5, r1, r2, ror #14
    769c:	andeq	r0, r0, r0, asr #4
    76a0:	andeq	r5, r1, lr, lsr #14
    76a4:	andeq	r4, r0, sl, lsr #15
    76a8:	addlt	fp, r2, r0, lsl r5
    76ac:			; <UNDEFINED> instruction: 0x460a4614
    76b0:	mrscs	r9, LR_irq
    76b4:			; <UNDEFINED> instruction: 0xf7ff4623
    76b8:	andlt	pc, r2, r7, ror #29
    76bc:	svclt	0x0000bd10
    76c0:	mvnsmi	lr, sp, lsr #18
    76c4:	bmi	6d8f20 <__assert_fail@plt+0x6d6a78>
    76c8:	blmi	6d8f48 <__assert_fail@plt+0x6d6aa0>
    76cc:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    76d0:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    76d4:	svceq	0x0040f011
    76d8:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    76dc:	strbmi	r4, [r1], -r7, lsl #12
    76e0:	movwls	r6, #55323	; 0xd81b
    76e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    76e8:			; <UNDEFINED> instruction: 0xf7fad014
    76ec:	lsrlt	lr, r6, #23
    76f0:	strtmi	r4, [r2], -fp, lsr #12
    76f4:	tstcs	r0, r0, asr #12
    76f8:			; <UNDEFINED> instruction: 0xf7ff9600
    76fc:	bmi	407218 <__assert_fail@plt+0x404d70>
    7700:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    7704:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7708:	subsmi	r9, sl, sp, lsl #22
    770c:	andlt	sp, lr, r0, lsl r1
    7710:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7714:	ldcl	7, cr15, [sl], #-1000	; 0xfffffc18
    7718:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    771c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7720:	mcrr	7, 15, pc, r8, cr10	; <UNPREDICTABLE>
    7724:			; <UNDEFINED> instruction: 0xf7fa4639
    7728:			; <UNDEFINED> instruction: 0xf04fed6a
    772c:			; <UNDEFINED> instruction: 0xe7e630ff
    7730:	mrrc	7, 15, pc, r4, cr10	; <UNPREDICTABLE>
    7734:	andeq	r5, r1, r6, asr #13
    7738:	andeq	r0, r0, r0, asr #4
    773c:	muleq	r1, r2, r6
    7740:	andeq	r4, r0, lr, lsl #14
    7744:			; <UNDEFINED> instruction: 0x4616b5f0
    7748:			; <UNDEFINED> instruction: 0x461f4a32
    774c:			; <UNDEFINED> instruction: 0x460c4b32
    7750:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    7754:			; <UNDEFINED> instruction: 0x4605b09f
    7758:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    775c:			; <UNDEFINED> instruction: 0xf04f931d
    7760:	stmdbcs	r0, {r8, r9}
    7764:	blge	1fb834 <__assert_fail@plt+0x1f938c>
    7768:	movwls	r4, #22056	; 0x5628
    776c:			; <UNDEFINED> instruction: 0xf7fa4619
    7770:	ldmdbge	r2, {r1, r2, r3, r6, sl, fp, sp, lr, pc}
    7774:			; <UNDEFINED> instruction: 0xf7fa4620
    7778:	ldmdbls	r9, {r1, r3, r6, sl, fp, sp, lr, pc}
    777c:	blls	16d7bc <__assert_fail@plt+0x16b314>
    7780:	bls	5d81a8 <__assert_fail@plt+0x5d5d00>
    7784:	andsle	r9, r8, ip, lsl #18
    7788:			; <UNDEFINED> instruction: 0xd1184291
    778c:			; <UNDEFINED> instruction: 0x463807b2
    7790:	bmi	8bcc18 <__assert_fail@plt+0x8ba770>
    7794:	ldrbtmi	r9, [sl], #-2340	; 0xfffff6dc
    7798:	stcl	7, cr15, [lr], {250}	; 0xfa
    779c:			; <UNDEFINED> instruction: 0xf04f2800
    77a0:	svclt	0x00c830ff
    77a4:	bmi	78f7ac <__assert_fail@plt+0x78d304>
    77a8:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    77ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    77b0:	subsmi	r9, sl, sp, lsl fp
    77b4:	andslt	sp, pc, fp, lsr #2
    77b8:	addsmi	fp, r1, #240, 26	; 0x3c00
    77bc:	bmi	67b804 <__assert_fail@plt+0x67935c>
    77c0:	stmdbls	r4!, {r3, r4, r5, r9, sl, lr}
    77c4:			; <UNDEFINED> instruction: 0xf7fa447a
    77c8:			; <UNDEFINED> instruction: 0xe7e7ecb8
    77cc:			; <UNDEFINED> instruction: 0xf7fa4620
    77d0:	strb	lr, [r8, r4, ror #24]
    77d4:	stmdbls	r4!, {r2, r4, r9, fp, lr}
    77d8:			; <UNDEFINED> instruction: 0xf7fa447a
    77dc:	ldrb	lr, [sp, lr, lsr #25]
    77e0:			; <UNDEFINED> instruction: 0xf04f9908
    77e4:	stcls	3, cr3, [r9, #-1020]	; 0xfffffc04
    77e8:	ldcmi	6, cr4, [r0], {56}	; 0x38
    77ec:	tstls	r2, r1, lsl #4
    77f0:	stmdbls	r4!, {r2, r3, r4, r5, r6, sl, lr}
    77f4:	strmi	lr, [r0, #-2509]	; 0xfffff633
    77f8:	mcr	7, 2, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    77fc:	addsmi	r9, r8, #36, 22	; 0x9000
    7800:	movwcs	fp, #3988	; 0xf94
    7804:	b	10d0410 <__assert_fail@plt+0x10cdf68>
    7808:	submi	r7, r0, #208	; 0xd0
    780c:			; <UNDEFINED> instruction: 0xf7fae7cb
    7810:	svclt	0x0000ebe6
    7814:	andeq	r5, r1, r4, asr #12
    7818:	andeq	r0, r0, r0, asr #4
    781c:			; <UNDEFINED> instruction: 0x000046be
    7820:	andeq	r5, r1, sl, ror #11
    7824:	andeq	r4, r0, r4, lsr #13
    7828:	andeq	r4, r0, r8, lsl #13
    782c:	andeq	r4, r0, r8, asr r6
    7830:	bmi	734870 <__assert_fail@plt+0x7323c8>
    7834:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    7838:	addlt	fp, r3, r0, ror r5
    783c:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    7840:	movwls	r6, #6171	; 0x181b
    7844:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7848:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    784c:	blmi	633cd4 <__assert_fail@plt+0x63182c>
    7850:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7854:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    7858:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    785c:	strtmi	sl, [sl], -r8, lsl #22
    7860:	stmdavs	r0!, {r0, r8, sp}
    7864:			; <UNDEFINED> instruction: 0xf7fa9300
    7868:	stmdavs	r1!, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
    786c:			; <UNDEFINED> instruction: 0xf7fa200a
    7870:	bmi	482f08 <__assert_fail@plt+0x480a60>
    7874:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    7878:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    787c:	subsmi	r9, sl, r1, lsl #22
    7880:	andlt	sp, r3, lr, lsl #2
    7884:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7888:	ldrbmi	fp, [r0, -r3]!
    788c:	strmi	r4, [r3], -r9, lsl #28
    7890:	tstcs	r1, sl, lsl #20
    7894:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    7898:			; <UNDEFINED> instruction: 0xf7fa6820
    789c:	ldrb	lr, [sp, r6, asr #26]
    78a0:	bl	fe745890 <__assert_fail@plt+0xfe7433e8>
    78a4:	andeq	r5, r1, lr, asr r5
    78a8:	andeq	r0, r0, r0, asr #4
    78ac:	andeq	r5, r1, sl, asr #10
    78b0:	andeq	r5, r1, r4, ror #17
    78b4:	andeq	r0, r0, r4, asr #4
    78b8:	andeq	r5, r1, lr, lsl r5
    78bc:	andeq	r4, r0, r6, asr #13
    78c0:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    78c4:	ldcmi	0, cr11, [r3], {130}	; 0x82
    78c8:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    78cc:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    78d0:	blcs	145a24 <__assert_fail@plt+0x14357c>
    78d4:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    78d8:	stmdavs	r9, {r0, r4, sl, fp, lr}
    78dc:			; <UNDEFINED> instruction: 0xf04f9101
    78e0:	movwls	r0, #256	; 0x100
    78e4:	stmdbpl	r4, {r0, r8, sp}
    78e8:			; <UNDEFINED> instruction: 0xf7fa6820
    78ec:	stmdavs	r1!, {r1, r4, r5, sl, fp, sp, lr, pc}
    78f0:			; <UNDEFINED> instruction: 0xf7fa200a
    78f4:	bmi	302e84 <__assert_fail@plt+0x3009dc>
    78f8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    78fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7900:	subsmi	r9, sl, r1, lsl #22
    7904:	andlt	sp, r2, r4, lsl #2
    7908:			; <UNDEFINED> instruction: 0x4010e8bd
    790c:	ldrbmi	fp, [r0, -r4]!
    7910:	bl	1945900 <__assert_fail@plt+0x1943458>
    7914:	andeq	r5, r1, r8, asr #9
    7918:	andeq	r0, r0, r0, asr #4
    791c:			; <UNDEFINED> instruction: 0x000154be
    7920:	andeq	r0, r0, r4, asr #4
    7924:	muleq	r1, sl, r4
    7928:	mvnsmi	lr, sp, lsr #18
    792c:	strmi	fp, [sp], -r4, lsl #1
    7930:			; <UNDEFINED> instruction: 0x46044616
    7934:			; <UNDEFINED> instruction: 0xf7fa9003
    7938:	ldrcc	lr, [r0], #-3194	; 0xfffff386
    793c:	orrpl	pc, r0, #1325400064	; 0x4f000000
    7940:	ldrmi	r2, [r9], -r0, lsl #14
    7944:	strmi	r2, [r0], r1, lsl #4
    7948:			; <UNDEFINED> instruction: 0xf8c84620
    794c:	strls	r7, [r1], -r0
    7950:			; <UNDEFINED> instruction: 0xf7fa9500
    7954:	vmovne.32	d3[0], lr
    7958:			; <UNDEFINED> instruction: 0xf5b3db0a
    795c:	svclt	0x00a25f80
    7960:			; <UNDEFINED> instruction: 0x2324463c
    7964:	andcc	pc, r0, r8, asr #17
    7968:	andlt	r4, r4, r0, lsr #12
    796c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7970:	ldrdmi	pc, [r0], -r8
    7974:	tstcs	r6, #28, 18	; 0x70000
    7978:	andcc	pc, r0, r8, asr #17
    797c:			; <UNDEFINED> instruction: 0x463ce7f4
    7980:	svclt	0x0000e7f2
    7984:	stmiavs	r1, {r1, r6, fp, sp, lr}^
    7988:			; <UNDEFINED> instruction: 0x4614b530
    798c:	bicslt	fp, r1, r5, lsl #1
    7990:			; <UNDEFINED> instruction: 0xf992b322
    7994:			; <UNDEFINED> instruction: 0xf1003000
    7998:	cfldrsmi	mvf0, [r2, #-64]	; 0xffffffc0
    799c:			; <UNDEFINED> instruction: 0xf44f2b2f
    79a0:	svclt	0x00085380
    79a4:	strtmi	r3, [r0], -r1, lsl #4
    79a8:	andne	lr, r1, #3358720	; 0x334000
    79ac:			; <UNDEFINED> instruction: 0x4619447d
    79b0:	strls	r2, [r0, #-513]	; 0xfffffdff
    79b4:	stcl	7, cr15, [r6, #-1000]!	; 0xfffffc18
    79b8:	svclt	0x00b82800
    79bc:	blle	909c4 <__assert_fail@plt+0x8e51c>
    79c0:	svcpl	0x0080f5b0
    79c4:	strtmi	sp, [r0], -r2, lsl #20
    79c8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    79cc:	stc	7, cr15, [lr], #-1000	; 0xfffffc18
    79d0:			; <UNDEFINED> instruction: 0x23242400
    79d4:	strtmi	r6, [r0], -r3
    79d8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    79dc:	strtmi	r4, [r0], -ip, lsl #12
    79e0:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    79e4:			; <UNDEFINED> instruction: 0x000045b8
    79e8:	addlt	fp, r4, r0, ror r5
    79ec:	bmi	c5b2b4 <__assert_fail@plt+0xc58e0c>
    79f0:	ldrbtmi	r4, [lr], #-2865	; 0xfffff4cf
    79f4:	cfldrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
    79f8:	ldmpl	r3, {r2, r4, r5, fp, sp, lr}^
    79fc:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    7a00:			; <UNDEFINED> instruction: 0xf04f9303
    7a04:	mrslt	r0, SPSR_mon
    7a08:	blmi	ada2c4 <__assert_fail@plt+0xad7e1c>
    7a0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7a10:	blls	e1a80 <__assert_fail@plt+0xdf5d8>
    7a14:	qdaddle	r4, sl, r9
    7a18:	ldcllt	0, cr11, [r0, #-16]!
    7a1c:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    7a20:	bl	1ac5a10 <__assert_fail@plt+0x1ac3568>
    7a24:	strtmi	fp, [r2], -r0, lsl #3
    7a28:			; <UNDEFINED> instruction: 0xf7faa902
    7a2c:	bls	c2974 <__assert_fail@plt+0xc04cc>
    7a30:			; <UNDEFINED> instruction: 0xb12a4604
    7a34:	ldrmi	r4, [r0], -r4, lsr #18
    7a38:			; <UNDEFINED> instruction: 0xf7fa4479
    7a3c:	cmplt	r0, r0, lsl sl
    7a40:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    7a44:	ldmdblt	ip!, {r2, r3, r4, sp, lr}
    7a48:	bmi	850658 <__assert_fail@plt+0x84e1b0>
    7a4c:	andsvs	r4, r3, sl, ror r4
    7a50:			; <UNDEFINED> instruction: 0xf64fe7da
    7a54:	ldrshtvs	r7, [r4], -pc
    7a58:	b	1245a48 <__assert_fail@plt+0x12435a0>
    7a5c:			; <UNDEFINED> instruction: 0xf7fa4606
    7a60:	addmi	lr, r6, #232, 20	; 0xe8000
    7a64:	mrcmi	0, 0, sp, cr11, cr7, {0}
    7a68:	strvc	pc, [r0], #68	; 0x44
    7a6c:	ldrbtmi	r4, [lr], #-2586	; 0xfffff5e6
    7a70:	stmiapl	fp!, {r2, r4, r5, sp, lr}
    7a74:	ldmdavs	sp, {r0, r3, r4, sl, fp, lr}
    7a78:	bl	fe445a68 <__assert_fail@plt+0xfe4435c0>
    7a7c:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    7a80:	strls	r2, [r0], #-257	; 0xfffffeff
    7a84:			; <UNDEFINED> instruction: 0x4603447a
    7a88:			; <UNDEFINED> instruction: 0xf7fa4628
    7a8c:	ldmdavs	r3!, {r1, r2, r3, r6, sl, fp, sp, lr, pc}
    7a90:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    7a94:			; <UNDEFINED> instruction: 0xf7fae7d9
    7a98:			; <UNDEFINED> instruction: 0x4606ebfc
    7a9c:	b	ff745a8c <__assert_fail@plt+0xff7435e4>
    7aa0:	svclt	0x00084286
    7aa4:	movweq	pc, #8260	; 0x2044	; <UNPREDICTABLE>
    7aa8:			; <UNDEFINED> instruction: 0xe7ced1dd
    7aac:	b	fe5c5a9c <__assert_fail@plt+0xfe5c35f4>
    7ab0:	andeq	r5, r1, r2, asr #14
    7ab4:	andeq	r5, r1, r0, lsr #7
    7ab8:	andeq	r0, r0, r0, asr #4
    7abc:	muleq	r1, r8, r3
    7ac0:	andeq	r5, r1, r8, lsl #7
    7ac4:	andeq	r4, r0, lr, asr #10
    7ac8:	strdeq	r4, [r0], -r8
    7acc:	strdeq	r5, [r1], -r2
    7ad0:	andeq	r5, r1, r8, ror #13
    7ad4:	andeq	r5, r1, r6, asr #13
    7ad8:	andeq	r0, r0, r4, asr #4
    7adc:	andeq	r4, r0, sl, lsr r5
    7ae0:	strdeq	r4, [r0], -r8
    7ae4:	stmvs	r3, {r4, r8, ip, sp, pc}
    7ae8:	addvs	r3, r3, r1, lsl #6
    7aec:	svclt	0x00004770
    7af0:	ldrblt	r6, [r0, #2051]!	; 0x803
    7af4:	vmulmi.f64	d2, d0, d0
    7af8:	ldrbtmi	fp, [lr], #-131	; 0xffffff7d
    7afc:	strmi	sp, [r5], -pc, lsr #20
    7b00:			; <UNDEFINED> instruction: 0xb129460c
    7b04:			; <UNDEFINED> instruction: 0xf7fa4608
    7b08:	strmi	lr, [r4], -r4, ror #20
    7b0c:	eorle	r2, pc, r0, lsl #16
    7b10:			; <UNDEFINED> instruction: 0xf7fa68e8
    7b14:	blmi	682304 <__assert_fail@plt+0x67fe5c>
    7b18:	ldrbtmi	r6, [fp], #-236	; 0xffffff14
    7b1c:			; <UNDEFINED> instruction: 0xf0106818
    7b20:	tstle	r1, r4
    7b24:	ldcllt	0, cr11, [r0, #12]!
    7b28:	ldmpl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
    7b2c:	ldmdavs	pc, {r0, r2, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    7b30:	bl	d45b20 <__assert_fail@plt+0xd43678>
    7b34:	ldrbtmi	r4, [lr], #-2324	; 0xfffff6ec
    7b38:	ldrbtmi	r4, [r9], #-2580	; 0xfffff5ec
    7b3c:	tstls	r1, r0, lsl #12
    7b40:	tstcs	r1, sl, ror r4
    7b44:	ldrtmi	r4, [r8], -r3, lsl #12
    7b48:	bl	ffbc5b38 <__assert_fail@plt+0xffbc3690>
    7b4c:			; <UNDEFINED> instruction: 0x46284910
    7b50:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    7b54:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    7b58:	andlt	r2, r3, r0
    7b5c:	blmi	377324 <__assert_fail@plt+0x374e7c>
    7b60:	stmdbmi	sp, {r0, r2, r3, r5, r6, r9, sp}
    7b64:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    7b68:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7b6c:	ldc	7, cr15, [ip], {250}	; 0xfa
    7b70:	andeq	pc, fp, pc, rrx
    7b74:	svclt	0x0000e7d6
    7b78:	muleq	r1, sl, r2
    7b7c:	andeq	r5, r1, sl, lsl r6
    7b80:	andeq	r0, r0, r4, asr #4
    7b84:	andeq	r4, r0, r2, lsl #9
    7b88:			; <UNDEFINED> instruction: 0x000044b2
    7b8c:	muleq	r0, ip, r4
    7b90:	muleq	r0, lr, r4
    7b94:			; <UNDEFINED> instruction: 0x000045ba
    7b98:	andeq	r4, r0, r8, asr r4
    7b9c:	andeq	r4, r0, r2, ror #8
    7ba0:	stmiavs	r0, {r8, ip, sp, pc}^
    7ba4:	svclt	0x00004770
    7ba8:			; <UNDEFINED> instruction: 0x4605b5f0
    7bac:	addlt	r4, r3, sp, lsl lr
    7bb0:	ldrbtmi	r4, [lr], #-1548	; 0xfffff9f4
    7bb4:	strmi	fp, [r8], -r1, lsr #2
    7bb8:	b	2c5ba8 <__assert_fail@plt+0x2c3700>
    7bbc:	cmnlt	r0, #4, 12	; 0x400000
    7bc0:	stmdacs	r0, {r3, r5, fp, sp, lr}
    7bc4:			; <UNDEFINED> instruction: 0xf7fadb04
    7bc8:			; <UNDEFINED> instruction: 0xf04fec4c
    7bcc:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
    7bd0:			; <UNDEFINED> instruction: 0xf7fa6868
    7bd4:	blmi	542244 <__assert_fail@plt+0x53fd9c>
    7bd8:	ldrbtmi	r6, [fp], #-108	; 0xffffff94
    7bdc:			; <UNDEFINED> instruction: 0xf0106818
    7be0:	tstle	r1, r4
    7be4:	ldcllt	0, cr11, [r0, #12]!
    7be8:	ldmpl	r3!, {r4, r8, r9, fp, lr}^
    7bec:	ldmdavs	pc, {r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    7bf0:	b	ff545be0 <__assert_fail@plt+0xff543738>
    7bf4:	ldrbtmi	r4, [lr], #-2319	; 0xfffff6f1
    7bf8:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    7bfc:	tstls	r1, r0, lsl #12
    7c00:	tstcs	r1, sl, ror r4
    7c04:	ldrtmi	r4, [r8], -r3, lsl #12
    7c08:	bl	fe3c5bf8 <__assert_fail@plt+0xfe3c3750>
    7c0c:	strtmi	r4, [r8], -fp, lsl #18
    7c10:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    7c14:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    7c18:	andlt	r2, r3, r0
    7c1c:			; <UNDEFINED> instruction: 0xf06fbdf0
    7c20:	ldrb	r0, [pc, fp]
    7c24:	andeq	r5, r1, r2, ror #3
    7c28:	andeq	r5, r1, sl, asr r5
    7c2c:	andeq	r0, r0, r4, asr #4
    7c30:	andeq	r4, r0, r2, asr #7
    7c34:	strdeq	r4, [r0], -r2
    7c38:	ldrdeq	r4, [r0], -ip
    7c3c:	strdeq	r4, [r0], -r2
    7c40:	stmdavs	r0, {r8, ip, sp, pc}^
    7c44:	svclt	0x00004770
    7c48:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
    7c4c:			; <UNDEFINED> instruction: 0x4604447b
    7c50:	ldreq	pc, [r0, #-577]	; 0xfffffdbf
    7c54:	vtst.8	d22, d1, d8
    7c58:	cmnpl	r1, r4, lsl r3
    7c5c:	rscpl	fp, r2, r2, lsl #1
    7c60:	blmi	449970 <__assert_fail@plt+0x4474c8>
    7c64:	strle	r4, [r2], #-1147	; 0xfffffb85
    7c68:	andlt	r2, r2, r0
    7c6c:	bmi	3f7234 <__assert_fail@plt+0x3f4d8c>
    7c70:	ldmpl	fp, {r0, r1, r2, r3, r8, sl, fp, lr}
    7c74:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    7c78:	b	fe445c68 <__assert_fail@plt+0xfe4437c0>
    7c7c:	bmi	39a0b8 <__assert_fail@plt+0x397c10>
    7c80:	strls	r4, [r0, #-1145]	; 0xfffffb87
    7c84:	tstls	r1, sl, ror r4
    7c88:	strmi	r2, [r3], -r1, lsl #2
    7c8c:			; <UNDEFINED> instruction: 0xf7fa4630
    7c90:	stmdbmi	sl, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
    7c94:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7c98:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
    7c9c:	andlt	r2, r2, r0
    7ca0:	svclt	0x0000bd70
    7ca4:	andeq	r5, r1, r8, ror #9
    7ca8:	andeq	r5, r1, r0, lsr r1
    7cac:	andeq	r0, r0, r4, asr #4
    7cb0:	andeq	r4, r0, r4, asr #6
    7cb4:	andeq	r4, r0, ip, ror #6
    7cb8:	andeq	r4, r0, r8, asr r3
    7cbc:	andeq	r4, r0, lr, ror r3
    7cc0:	vand	d27, d1, d0
    7cc4:	stmiapl	r0, {r4, r8, r9}^
    7cc8:	svclt	0x00004770
    7ccc:	vmax.s8	d20, d1, d2
    7cd0:	andcs	r0, r0, r8, lsl r3
    7cd4:			; <UNDEFINED> instruction: 0x477050d1
    7cd8:	strdlt	fp, [r3], r0
    7cdc:	ldrbtmi	r4, [sp], #-3369	; 0xfffff2d7
    7ce0:	suble	r2, r4, r0, lsl #16
    7ce4:	strmi	r6, [r4], -r3, asr #16
    7ce8:	eorsle	r2, r6, r0, lsl #22
    7cec:	blcs	21d00 <__assert_fail@plt+0x1f858>
    7cf0:	ldrmi	sp, [r8], -r2, lsl #22
    7cf4:	ldcllt	0, cr11, [r0, #12]!
    7cf8:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    7cfc:	teqlt	r8, #6291456	; 0x600000
    7d00:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    7d04:	smmlaeq	fp, fp, r8, r6
    7d08:	ldrtmi	sp, [r0], -r9, lsl #8
    7d0c:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    7d10:	stmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d14:	eorvs	r4, r0, r3, lsl #12
    7d18:	andlt	r4, r3, r8, lsl r6
    7d1c:	blmi	6f74e4 <__assert_fail@plt+0x6f503c>
    7d20:	ldcmi	8, cr5, [fp, #-940]	; 0xfffffc54
    7d24:			; <UNDEFINED> instruction: 0xf7fa681f
    7d28:	ldmdbmi	sl, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    7d2c:	bmi	698f28 <__assert_fail@plt+0x696a80>
    7d30:	strls	r4, [r0, #-1145]	; 0xfffffb87
    7d34:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    7d38:	strmi	r2, [r3], -r1, lsl #2
    7d3c:			; <UNDEFINED> instruction: 0xf7fa4638
    7d40:	ldmdbmi	r6, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    7d44:			; <UNDEFINED> instruction: 0x46204632
    7d48:			; <UNDEFINED> instruction: 0xf7ff4479
    7d4c:			; <UNDEFINED> instruction: 0xe7dcfd71
    7d50:	b	1b45d40 <__assert_fail@plt+0x1b43898>
    7d54:	subsmi	r6, fp, #196608	; 0x30000
    7d58:	blmi	481c8c <__assert_fail@plt+0x47f7e4>
    7d5c:	ldmdbmi	r1, {r0, r3, r6, r7, r9, sp}
    7d60:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    7d64:	tstcc	r4, #2030043136	; 0x79000000
    7d68:			; <UNDEFINED> instruction: 0xf7fa4478
    7d6c:	blmi	402bec <__assert_fail@plt+0x400744>
    7d70:	stmdbmi	pc, {r3, r6, r7, r9, sp}	; <UNPREDICTABLE>
    7d74:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    7d78:	tstcc	r4, #2030043136	; 0x79000000
    7d7c:			; <UNDEFINED> instruction: 0xf7fa4478
    7d80:	svclt	0x0000eb94
    7d84:	strheq	r5, [r1], -r6
    7d88:	andeq	r5, r1, r2, lsr r4
    7d8c:	andeq	r0, r0, r4, asr #4
    7d90:	andeq	r4, r0, ip, lsl #5
    7d94:			; <UNDEFINED> instruction: 0x000042bc
    7d98:	andeq	r4, r0, r6, lsr #5
    7d9c:	strdeq	r4, [r0], -r0
    7da0:			; <UNDEFINED> instruction: 0x000043be
    7da4:	andeq	r4, r0, ip, asr r2
    7da8:	andeq	r4, r0, r0, asr #5
    7dac:	andeq	r4, r0, sl, lsr #7
    7db0:	andeq	r4, r0, r8, asr #4
    7db4:	andeq	r4, r0, r8, lsr #5
    7db8:	ldrblt	r4, [r0, #-2844]!	; 0xfffff4e4
    7dbc:	addlt	r4, r2, fp, ror r4
    7dc0:	strmi	fp, [r4], -r8, asr #6
    7dc4:	stmdacs	r0, {fp, sp, lr}
    7dc8:	bmi	67e9f4 <__assert_fail@plt+0x67c54c>
    7dcc:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    7dd0:	strle	r0, [r6], #-1874	; 0xfffff8ae
    7dd4:	bl	1145dc4 <__assert_fail@plt+0x114391c>
    7dd8:	mvnscc	pc, #79	; 0x4f
    7ddc:	andlt	r6, r2, r3, lsr #32
    7de0:	bmi	5373a8 <__assert_fail@plt+0x534f00>
    7de4:	ldmpl	fp, {r2, r4, r8, sl, fp, lr}
    7de8:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    7dec:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7df0:	bmi	4da240 <__assert_fail@plt+0x4d7d98>
    7df4:	strls	r4, [r0, #-1145]	; 0xfffffb87
    7df8:	tstls	r1, sl, ror r4
    7dfc:	strmi	r2, [r3], -r1, lsl #2
    7e00:			; <UNDEFINED> instruction: 0xf7fa4630
    7e04:	stmdbmi	pc, {r1, r4, r7, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7e08:	stmdavs	r2!, {r5, r9, sl, lr}^
    7e0c:			; <UNDEFINED> instruction: 0xf7ff4479
    7e10:	stmdavs	r0!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    7e14:	blmi	341d94 <__assert_fail@plt+0x33f8ec>
    7e18:	stmdbmi	ip, {r1, r3, r4, r6, r7, r9, sp}
    7e1c:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    7e20:			; <UNDEFINED> instruction: 0x33284479
    7e24:			; <UNDEFINED> instruction: 0xf7fa4478
    7e28:	svclt	0x0000eb40
    7e2c:	ldrdeq	r4, [r1], -r8
    7e30:	andeq	r5, r1, r8, ror #6
    7e34:	andeq	r0, r0, r4, asr #4
    7e38:	ldrdeq	r4, [r0], -r0
    7e3c:	strdeq	r4, [r0], -r8
    7e40:	andeq	r4, r0, r4, ror #3
    7e44:	andeq	r4, r0, r0, asr #4
    7e48:	andeq	r4, r0, r2, lsl #6
    7e4c:	andeq	r4, r0, r0, lsr #3
    7e50:	andeq	r4, r0, r0, lsl #4
    7e54:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    7e58:	stmvs	r3, {r4, r5, r8, r9, ip, sp, pc}
    7e5c:	blcc	75424 <__assert_fail@plt+0x72f7c>
    7e60:	addlt	r2, r2, r0, lsl #22
    7e64:	addvs	r4, r3, r4, lsl #12
    7e68:	andlt	sp, r2, r1, lsl #26
    7e6c:	blmi	737434 <__assert_fail@plt+0x734f8c>
    7e70:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7e74:	ldrle	r0, [r8], #-1883	; 0xfffff8a5
    7e78:	tsteq	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
    7e7c:			; <UNDEFINED> instruction: 0xb12358e3
    7e80:	tsteq	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
    7e84:	stmiapl	r3!, {r5, r9, sl, lr}^
    7e88:			; <UNDEFINED> instruction: 0x46204798
    7e8c:			; <UNDEFINED> instruction: 0xff94f7ff
    7e90:			; <UNDEFINED> instruction: 0xf7fa6860
    7e94:	stmiavs	r0!, {r1, r3, r4, r5, fp, sp, lr, pc}^
    7e98:	ldmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e9c:	andlt	r4, r2, r0, lsr #12
    7ea0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7ea4:	stmdalt	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ea8:	blmi	399c70 <__assert_fail@plt+0x3977c8>
    7eac:	ldmpl	r3, {r1, r2, r3, r8, sl, fp, lr}^
    7eb0:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    7eb4:	ldmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7eb8:	bmi	35a2f0 <__assert_fail@plt+0x357e48>
    7ebc:	strls	r4, [r0, #-1145]	; 0xfffffb87
    7ec0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    7ec4:	strmi	r2, [r3], -r1, lsl #2
    7ec8:			; <UNDEFINED> instruction: 0xf7fa4630
    7ecc:	stmdbmi	r9, {r1, r2, r3, r5, r9, fp, sp, lr, pc}
    7ed0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7ed4:	stc2	7, cr15, [ip], #1020	; 0x3fc
    7ed8:	svclt	0x0000e7ce
    7edc:	andeq	r4, r1, lr, lsr pc
    7ee0:	andeq	r5, r1, r4, asr #5
    7ee4:	andeq	r0, r0, r4, asr #4
    7ee8:	andeq	r4, r0, r8, lsl #2
    7eec:	andeq	r4, r0, r0, lsr r1
    7ef0:	andeq	r4, r0, sl, lsl r1
    7ef4:	andeq	r4, r0, lr, lsl #3
    7ef8:	vshl.s8	d27, d15, d1
    7efc:	bmi	a88374 <__assert_fail@plt+0xa85ecc>
    7f00:	blmi	a8ff0c <__assert_fail@plt+0xa8da64>
    7f04:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7f08:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    7f0c:	ldmdavs	fp, {r1, r3, r8, sl, fp, ip, pc}
    7f10:			; <UNDEFINED> instruction: 0xf04f9303
    7f14:			; <UNDEFINED> instruction: 0xf7f90300
    7f18:	blmi	983d30 <__assert_fail@plt+0x981888>
    7f1c:			; <UNDEFINED> instruction: 0x4604447b
    7f20:	bmi	9345a8 <__assert_fail@plt+0x932100>
    7f24:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    7f28:	ldrle	r0, [sp], #-1874	; 0xfffff8ae
    7f2c:			; <UNDEFINED> instruction: 0xf04f2101
    7f30:	strdvs	r3, [r1], pc	; <UNPREDICTABLE>
    7f34:	cmplt	sp, r3, lsr #32
    7f38:	fstmdbxne	r0!, {d10-d14}	;@ Deprecated
    7f3c:	movwls	r4, #9770	; 0x262a
    7f40:	ldmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f44:	blle	9d1f4c <__assert_fail@plt+0x9cfaa4>
    7f48:			; <UNDEFINED> instruction: 0xb32b6863
    7f4c:	blmi	5da7bc <__assert_fail@plt+0x5d8314>
    7f50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7f54:	blls	e1fc4 <__assert_fail@plt+0xdfb1c>
    7f58:	qsuble	r4, sl, r2
    7f5c:	andlt	r4, r5, r0, lsr #12
    7f60:	ldrhtmi	lr, [r0], #141	; 0x8d
    7f64:	ldrbmi	fp, [r0, -r4]!
    7f68:			; <UNDEFINED> instruction: 0x4e154a14
    7f6c:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    7f70:			; <UNDEFINED> instruction: 0xf7fa681f
    7f74:	ldmdbmi	r3, {r2, r4, r8, fp, sp, lr, pc}
    7f78:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
    7f7c:	tstls	r1, r0, lsl #12
    7f80:	tstcs	r1, sl, ror r4
    7f84:	ldrtmi	r4, [r8], -r3, lsl #12
    7f88:	stmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f8c:	strtmi	r4, [r0], -pc, lsl #18
    7f90:			; <UNDEFINED> instruction: 0xf7ff4479
    7f94:	strb	pc, [r9, sp, asr #24]	; <UNPREDICTABLE>
    7f98:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    7f9c:			; <UNDEFINED> instruction: 0xff5af7ff
    7fa0:			; <UNDEFINED> instruction: 0xf7fae7d4
    7fa4:	svclt	0x0000e81c
    7fa8:	muleq	r1, r0, lr
    7fac:	andeq	r0, r0, r0, asr #4
    7fb0:	andeq	r4, r1, r8, ror lr
    7fb4:	andeq	r5, r1, r0, lsl r2
    7fb8:	andeq	r4, r1, r4, asr #28
    7fbc:	andeq	r0, r0, r4, asr #4
    7fc0:	andeq	r4, r0, sl, asr #32
    7fc4:	andeq	r4, r0, r2, ror r0
    7fc8:	andeq	r4, r0, ip, asr r0
    7fcc:	ldrdeq	r4, [r0], -r8
    7fd0:	stmdavs	r0, {r4, r8, ip, sp, pc}
    7fd4:	svceq	0x00c043c0
    7fd8:	svclt	0x00004770
    7fdc:	push	{r3, sl, ip, sp, pc}
    7fe0:			; <UNDEFINED> instruction: 0x461441f0
    7fe4:	addlt	r4, r7, r6, lsr sl
    7fe8:			; <UNDEFINED> instruction: 0x460f4b36
    7fec:			; <UNDEFINED> instruction: 0xf8dd447a
    7ff0:	ldmpl	r3, {r2, r4, r5, pc}^
    7ff4:	movwls	r6, #22555	; 0x581b
    7ff8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7ffc:	svceq	0x0000f1b8
    8000:	stmdavs	r6, {r1, r2, r6, ip, lr, pc}^
    8004:	strbmi	sl, [r1], -lr, lsl #20
    8008:	andls	r4, r4, #5242880	; 0x500000
    800c:	stc2	7, cr15, [ip], {255}	; 0xff
    8010:			; <UNDEFINED> instruction: 0xf996b126
    8014:	blcs	bd401c <__assert_fail@plt+0xbd1b74>
    8018:	strcc	fp, [r1], -r8, lsl #30
    801c:			; <UNDEFINED> instruction: 0xf990b120
    8020:	blcs	bd4028 <__assert_fail@plt+0xbd1b80>
    8024:	andcc	fp, r1, r8, lsl #30
    8028:	ldrdgt	pc, [ip], -r5
    802c:	svceq	0x0000f1bc
    8030:	tstlt	r6, #40	; 0x28
    8034:	stfmid	f3, [r4, #-960]!	; 0xfffffc40
    8038:	mvnscc	pc, #79	; 0x4f
    803c:	andcs	r9, r1, #3
    8040:			; <UNDEFINED> instruction: 0x4621447d
    8044:			; <UNDEFINED> instruction: 0x96024638
    8048:	andgt	pc, r4, sp, asr #17
    804c:			; <UNDEFINED> instruction: 0xf7fa9500
    8050:	adcmi	lr, r0, #106496	; 0x1a000
    8054:	shasxmi	fp, r8, r8
    8058:	bmi	73c900 <__assert_fail@plt+0x73a458>
    805c:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    8060:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8064:	subsmi	r9, sl, r5, lsl #22
    8068:	andlt	sp, r7, r7, lsr #2
    806c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    8070:	ldrbmi	fp, [r0, -r1]!
    8074:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    8078:	mrcmi	7, 0, lr, cr6, cr13, {6}
    807c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    8080:	ubfx	sp, r9, #3, #24
    8084:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8088:	mcrcs	4, 0, r4, cr0, cr12, {7}
    808c:	ubfx	sp, r2, #3, #21
    8090:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    8094:	rscle	r2, r0, r0, lsl #16
    8098:	strmi	r3, [r1], -r1, lsl #24
    809c:			; <UNDEFINED> instruction: 0x46224638
    80a0:	stmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80a4:			; <UNDEFINED> instruction: 0xf8074638
    80a8:	ldrb	r8, [r6, r4]
    80ac:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80b0:	strmi	r2, [r3], -r4, lsr #4
    80b4:	andsvs	r2, sl, r0
    80b8:			; <UNDEFINED> instruction: 0xf7f9e7cf
    80bc:	svclt	0x0000ef90
    80c0:	andeq	r4, r1, r8, lsr #27
    80c4:	andeq	r0, r0, r0, asr #4
    80c8:	andeq	r4, r0, r0, lsr r0
    80cc:	andeq	r4, r1, r6, lsr sp
    80d0:	andeq	r3, r0, lr, lsr pc
    80d4:	andeq	r3, r0, r8, lsr pc
    80d8:	andeq	r3, r0, ip, lsr #30
    80dc:	mvnsmi	lr, sp, lsr #18
    80e0:	bmi	c5993c <__assert_fail@plt+0xc57494>
    80e4:	blmi	c74304 <__assert_fail@plt+0xc71e5c>
    80e8:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    80ec:	strmi	r9, [r7], -r3
    80f0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    80f4:			; <UNDEFINED> instruction: 0xf04f9305
    80f8:			; <UNDEFINED> instruction: 0xf7ff0300
    80fc:	blmi	b478b8 <__assert_fail@plt+0xb45410>
    8100:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    8104:	andls	r4, r4, r4, lsl #12
    8108:	bmi	abed40 <__assert_fail@plt+0xabc898>
    810c:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    8110:	strtle	r0, [fp], #-1874	; 0xfffff8ae
    8114:	movwcs	r4, #1568	; 0x620
    8118:			; <UNDEFINED> instruction: 0x46294632
    811c:	svc	0x000cf7f9
    8120:	ldmdblt	r8, {r2, r9, sl, lr}^
    8124:	blmi	85a9bc <__assert_fail@plt+0x858514>
    8128:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    812c:	blls	16219c <__assert_fail@plt+0x15fcf4>
    8130:	teqle	r6, sl, asr r0
    8134:	andlt	r4, r6, r0, lsr #12
    8138:	ldrhhi	lr, [r0, #141]!	; 0x8d
    813c:	ldmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8140:	blcs	a2154 <__assert_fail@plt+0x9fcac>
    8144:	vrhadd.s8	<illegal reg q14.5>, <illegal reg q8.5>, q15
    8148:	ldmpl	fp!, {r3, r4, r8, r9}^
    814c:	rscle	r2, r9, r0, lsl #22
    8150:	ldrtmi	sl, [r8], -r4, lsl #20
    8154:	ldrmi	r4, [r8, r9, lsr #12]
    8158:	mvnle	r2, r0, lsl #16
    815c:	ldrtmi	r4, [r2], -r3, lsl #12
    8160:	strtmi	r9, [r9], -r4, lsl #16
    8164:	mcr	7, 7, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    8168:	ldrb	r4, [fp, r4, lsl #12]
    816c:			; <UNDEFINED> instruction: 0x4c144a13
    8170:	ldrbtmi	r5, [ip], #-2203	; 0xfffff765
    8174:	ldrdhi	pc, [r0], -r3
    8178:	ldmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    817c:	bmi	49a5c8 <__assert_fail@plt+0x498120>
    8180:	strls	r4, [r0], #-1145	; 0xfffffb87
    8184:	tstls	r1, sl, ror r4
    8188:	strmi	r2, [r3], -r1, lsl #2
    818c:			; <UNDEFINED> instruction: 0xf7fa4640
    8190:	stmdbmi	lr, {r2, r3, r6, r7, fp, sp, lr, pc}
    8194:	ldrtmi	r4, [r8], -sl, lsr #12
    8198:			; <UNDEFINED> instruction: 0xf7ff4479
    819c:			; <UNDEFINED> instruction: 0x9c04fb49
    81a0:			; <UNDEFINED> instruction: 0xf7f9e7b8
    81a4:	svclt	0x0000ef1c
    81a8:	andeq	r4, r1, sl, lsr #25
    81ac:	andeq	r0, r0, r0, asr #4
    81b0:	muleq	r1, r4, ip
    81b4:	andeq	r5, r1, r8, lsr #32
    81b8:	andeq	r4, r1, ip, ror #24
    81bc:	andeq	r0, r0, r4, asr #4
    81c0:	andeq	r3, r0, r6, asr #28
    81c4:	andeq	r3, r0, ip, ror #28
    81c8:	andeq	r3, r0, r8, asr lr
    81cc:	andeq	r3, r0, r4, ror #29
    81d0:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    81d4:	ldcmi	0, cr11, [r5], {131}	; 0x83
    81d8:	strmi	sl, [sp], -r6, lsl #20
    81dc:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    81e0:	blcc	146330 <__assert_fail@plt+0x143e88>
    81e4:	strmi	r5, [r4], -r1, ror #16
    81e8:	tstls	r1, r9, lsl #16
    81ec:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    81f0:	andls	r4, r0, #26214400	; 0x1900000
    81f4:	blx	fe6461fa <__assert_fail@plt+0xfe643d52>
    81f8:	strmi	fp, [r2], -r8, lsl #3
    81fc:	strtmi	r4, [r0], -r9, lsr #12
    8200:			; <UNDEFINED> instruction: 0xff6cf7ff
    8204:	blmi	29aa38 <__assert_fail@plt+0x298590>
    8208:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    820c:	blls	6227c <__assert_fail@plt+0x5fdd4>
    8210:	qaddle	r4, sl, r9
    8214:	pop	{r0, r1, ip, sp, pc}
    8218:	andlt	r4, r2, r0, lsr r0
    821c:			; <UNDEFINED> instruction: 0xf7fa4770
    8220:	stmdavs	r0, {r1, r2, fp, sp, lr, pc}
    8224:	strb	r4, [sp, r0, asr #4]!
    8228:	mrc	7, 6, APSR_nzcv, cr8, cr9, {7}
    822c:			; <UNDEFINED> instruction: 0x00014bb6
    8230:	andeq	r0, r0, r0, asr #4
    8234:	andeq	r4, r1, ip, lsl #23
    8238:	mvnsmi	lr, #737280	; 0xb4000
    823c:	bmi	1459a9c <__assert_fail@plt+0x14575f4>
    8240:	blmi	147445c <__assert_fail@plt+0x1471fb4>
    8244:	svcmi	0x0051447a
    8248:	ldrbtmi	r5, [pc], #-2259	; 8250 <__assert_fail@plt+0x5da8>
    824c:	movwls	r6, #14363	; 0x381b
    8250:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8254:			; <UNDEFINED> instruction: 0x4680b1f0
    8258:			; <UNDEFINED> instruction: 0xf7ff460d
    825c:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    8260:	andls	r4, r2, r4, lsl #12
    8264:	strtmi	sp, [sl], -sl, lsl #22
    8268:			; <UNDEFINED> instruction: 0xf7f94631
    826c:	mcrne	14, 0, lr, cr4, cr10, {3}
    8270:	blmi	11fef3c <__assert_fail@plt+0x11fca94>
    8274:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8278:	strbtle	r0, [r0], #-1883	; 0xfffff8a5
    827c:	blmi	109ab98 <__assert_fail@plt+0x10986f0>
    8280:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8284:	blls	e22f4 <__assert_fail@plt+0xdfe4c>
    8288:	cmnle	r3, sl, asr r0
    828c:	andlt	r4, r5, r0, lsr #12
    8290:	mvnshi	lr, #12386304	; 0xbd0000
    8294:			; <UNDEFINED> instruction: 0xf7f94630
    8298:	blmi	1004198 <__assert_fail@plt+0x1001cf0>
    829c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    82a0:			; <UNDEFINED> instruction: 0x46040759
    82a4:	blmi	f7da54 <__assert_fail@plt+0xf7b5ac>
    82a8:	ldmpl	fp!, {r0, r2, r3, r4, r5, r8, sl, fp, lr}^
    82ac:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    82b0:	svc	0x0074f7f9
    82b4:	bmi	f1a7a8 <__assert_fail@plt+0xf18300>
    82b8:	strls	r4, [r0, #-1145]	; 0xfffffb87
    82bc:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    82c0:	strmi	r2, [r3], -r1, lsl #2
    82c4:			; <UNDEFINED> instruction: 0xf7fa4638
    82c8:	ldmdami	r8!, {r4, r5, fp, sp, lr, pc}
    82cc:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    82d0:	blx	ffdc62d4 <__assert_fail@plt+0xffdc3e2c>
    82d4:			; <UNDEFINED> instruction: 0xf7f9e7d2
    82d8:	stmdavs	r3, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    82dc:	bicle	r2, r8, r2, lsl #22
    82e0:	tsteq	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
    82e4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    82e8:	sbcle	r2, r2, r0, lsl #22
    82ec:	ldrtmi	sl, [r1], -r2, lsl #20
    82f0:	ldrmi	r4, [r8, r0, asr #12]
    82f4:			; <UNDEFINED> instruction: 0xd1bc2800
    82f8:	stmdals	r2, {r1, r3, r5, r9, sl, lr}
    82fc:			; <UNDEFINED> instruction: 0xf7f94631
    8300:	blmi	b03bc8 <__assert_fail@plt+0xb01720>
    8304:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8308:	pkhtbmi	r0, r1, sl, asr #14
    830c:	blmi	8fd7f0 <__assert_fail@plt+0x8fb348>
    8310:	ldmpl	fp!, {r3, r5, r8, sl, fp, lr}^
    8314:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    8318:	svc	0x0040f7f9
    831c:	bmi	9da7bc <__assert_fail@plt+0x9d8314>
    8320:	strls	r4, [r0, #-1145]	; 0xfffffb87
    8324:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    8328:	strmi	r2, [r3], -r1, lsl #2
    832c:			; <UNDEFINED> instruction: 0xf7f94638
    8330:	strbmi	lr, [ip, #-4092]	; 0xfffff004
    8334:	blmi	8bc3bc <__assert_fail@plt+0x8b9f14>
    8338:	ldrbtmi	r4, [fp], #-1612	; 0xfffff9b4
    833c:	blmi	600390 <__assert_fail@plt+0x5fdee8>
    8340:	ldmpl	fp!, {r5, r8, sl, fp, lr}^
    8344:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    8348:	svc	0x0028f7f9
    834c:	bmi	7da7cc <__assert_fail@plt+0x7d8324>
    8350:	strls	r4, [r0, #-1145]	; 0xfffffb87
    8354:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    8358:	strmi	r2, [r3], -r1, lsl #2
    835c:			; <UNDEFINED> instruction: 0xf7f94638
    8360:	blmi	7042f8 <__assert_fail@plt+0x701e50>
    8364:	ldmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8368:			; <UNDEFINED> instruction: 0x46404632
    836c:			; <UNDEFINED> instruction: 0xf7ff4479
    8370:			; <UNDEFINED> instruction: 0xe783fa5f
    8374:	mrc	7, 1, APSR_nzcv, cr2, cr9, {7}
    8378:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    837c:			; <UNDEFINED> instruction: 0x4604e7f3
    8380:	svclt	0x0000e77c
    8384:	andeq	r4, r1, r0, asr fp
    8388:	andeq	r0, r0, r0, asr #4
    838c:	andeq	r4, r1, sl, asr #22
    8390:	andeq	r4, r1, r0, asr #29
    8394:	andeq	r4, r1, r4, lsl fp
    8398:	muleq	r1, r8, lr
    839c:	andeq	r0, r0, r4, asr #4
    83a0:	andeq	r3, r0, ip, lsl #26
    83a4:	andeq	r3, r0, r4, lsr sp
    83a8:	andeq	r3, r0, lr, lsl sp
    83ac:	andeq	r3, r0, lr, asr #27
    83b0:	andeq	r4, r1, r0, lsr lr
    83b4:	andeq	r3, r0, r4, lsr #25
    83b8:	andeq	r3, r0, ip, asr #25
    83bc:			; <UNDEFINED> instruction: 0x00003cb6
    83c0:	andeq	r3, r0, r2, asr sp
    83c4:	andeq	r3, r0, r4, ror ip
    83c8:	muleq	r0, ip, ip
    83cc:	andeq	r3, r0, r6, lsl #25
    83d0:	andeq	r3, r0, r0, asr ip
    83d4:	andeq	r3, r0, ip, asr #26
    83d8:	andeq	r3, r0, sl, lsr ip
    83dc:			; <UNDEFINED> instruction: 0x4614b538
    83e0:	ldrmi	r4, [sl], -sp, lsl #12
    83e4:	strmi	r4, [r4], -r1, lsr #12
    83e8:	blx	fe7c63ec <__assert_fail@plt+0xfe7c3f44>
    83ec:			; <UNDEFINED> instruction: 0x4602b130
    83f0:	strtmi	r4, [r0], -r9, lsr #12
    83f4:	ldrhtmi	lr, [r8], -sp
    83f8:	svclt	0x001ef7ff
    83fc:	svc	0x0016f7f9
    8400:	submi	r6, r0, #0, 16
    8404:	svclt	0x0000bd38
    8408:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    840c:	ldrbtmi	fp, [ip], #1036	; 0x40c
    8410:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    8414:			; <UNDEFINED> instruction: 0xf85cb083
    8418:	blge	110428 <__assert_fail@plt+0x10df80>
    841c:	andls	r6, r1, #1179648	; 0x120000
    8420:	andeq	pc, r0, #79	; 0x4f
    8424:	blcs	146578 <__assert_fail@plt+0x1440d0>
    8428:			; <UNDEFINED> instruction: 0xf7ff9300
    842c:	bmi	288390 <__assert_fail@plt+0x285ee8>
    8430:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    8434:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8438:	subsmi	r9, sl, r1, lsl #22
    843c:	andlt	sp, r3, r4, lsl #2
    8440:	bl	1465bc <__assert_fail@plt+0x144114>
    8444:	ldrbmi	fp, [r0, -r2]!
    8448:	stcl	7, cr15, [r8, #996]	; 0x3e4
    844c:	andeq	r4, r1, r6, lsl #19
    8450:	andeq	r0, r0, r0, asr #4
    8454:	andeq	r4, r1, r2, ror #18
    8458:	mvnsmi	lr, sp, lsr #18
    845c:	bicslt	r4, r9, ip, lsl #12
    8460:	mulcc	r0, r1, r9
    8464:	vmax.s8	d20, d0, d14
    8468:	tstcs	r0, r1, lsl #24
    846c:	stmdami	r2, {r6, r9, ip, sp, lr, pc}
    8470:	strcs	pc, [r1, -r0, asr #4]
    8474:	cdpcs	2, 0, cr15, cr2, cr0, {2}
    8478:	blcs	1cb4a4c <__assert_fail@plt+0x1cb25a4>
    847c:	svcpl	0x0001f916
    8480:	blcs	1dfc4f0 <__assert_fail@plt+0x1dfa048>
    8484:	blcs	187c4d0 <__assert_fail@plt+0x187a028>
    8488:	blcs	197c500 <__assert_fail@plt+0x197a058>
    848c:	svclt	0x0008462b
    8490:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    8494:	mvnsle	r2, r0, lsl #22
    8498:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    849c:	blle	6524a4 <__assert_fail@plt+0x64fffc>
    84a0:	pop	{r0, r5, r9, sl, lr}
    84a4:			; <UNDEFINED> instruction: 0xf7f941f0
    84a8:	stccs	12, cr11, [fp, #-716]!	; 0xfffffd34
    84ac:	svclt	0x000c462b
    84b0:	tsteq	lr, r1, asr #20
    84b4:			; <UNDEFINED> instruction: 0xe7ed4339
    84b8:	strtmi	r2, [fp], -fp, lsr #26
    84bc:			; <UNDEFINED> instruction: 0xf041bf08
    84c0:	strb	r0, [r7, r2, lsl #2]!
    84c4:	strtmi	r2, [fp], -fp, lsr #26
    84c8:	b	1078100 <__assert_fail@plt+0x1075c58>
    84cc:	b	10488f4 <__assert_fail@plt+0x104644c>
    84d0:	ldrb	r0, [pc, ip, lsl #2]
    84d4:	ldmfd	sp!, {sp}
    84d8:	svclt	0x000081f0
    84dc:			; <UNDEFINED> instruction: 0x4614b538
    84e0:	ldrmi	r4, [sl], -sp, lsl #12
    84e4:	strmi	r4, [r4], -r1, lsr #12
    84e8:	blx	7c64ec <__assert_fail@plt+0x7c4044>
    84ec:			; <UNDEFINED> instruction: 0x4602b130
    84f0:	strtmi	r4, [r0], -r9, lsr #12
    84f4:	ldrhtmi	lr, [r8], -sp
    84f8:	svclt	0x00aef7ff
    84fc:	svclt	0x0000bd38
    8500:	ldrbmi	lr, [r0, sp, lsr #18]!
    8504:	ldmdbmi	sl!, {r1, r2, r3, r9, sl, lr}
    8508:	stmiaeq	r2, {r1, r6, r7, r8, r9, fp, sp, lr, pc}^
    850c:	bmi	e59d68 <__assert_fail@plt+0xe578c0>
    8510:	addlt	r4, r2, r9, ror r4
    8514:			; <UNDEFINED> instruction: 0xf1084699
    8518:	stmpl	sl, {r0, r1, r2, r8, r9}
    851c:	ldmdbmi	r6!, {r8, r9, sl, fp, sp, pc}
    8520:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    8524:	rsbsvs	r6, sl, r2, lsl r8
    8528:	andeq	pc, r0, #79	; 0x4f
    852c:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    8530:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    8534:	ldmib	r7, {r1, r4, r5, sp, lr}^
    8538:			; <UNDEFINED> instruction: 0xf7ff230a
    853c:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8540:	strmi	sp, [r4], -fp, asr #32
    8544:	strbmi	r4, [r1], -r2, lsl #12
    8548:	strbtmi	r4, [sl], r8, ror #12
    854c:	stcl	7, cr15, [r2], #996	; 0x3e4
    8550:	eorsle	r2, r5, r0, lsl #16
    8554:			; <UNDEFINED> instruction: 0xf7f94620
    8558:			; <UNDEFINED> instruction: 0x4650eefa
    855c:	mrc	7, 1, APSR_nzcv, cr12, cr9, {7}
    8560:	andcs	r4, r0, #59768832	; 0x3900000
    8564:			; <UNDEFINED> instruction: 0xf91a3801
    8568:	blcs	294570 <__assert_fail@plt+0x2920c8>
    856c:	movwcs	fp, #3844	; 0xf04
    8570:	andcc	pc, r0, sl, lsl #16
    8574:			; <UNDEFINED> instruction: 0xf0014628
    8578:			; <UNDEFINED> instruction: 0x4601fbff
    857c:	orrlt	r6, r8, #48	; 0x30
    8580:			; <UNDEFINED> instruction: 0x4650683a
    8584:	svceq	0x0000f1b9
    8588:			; <UNDEFINED> instruction: 0xf001d10f
    858c:	stmiblt	r8, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    8590:	bmi	690598 <__assert_fail@plt+0x68e0f0>
    8594:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    8598:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    859c:	subsmi	r6, sl, fp, ror r8
    85a0:	strcc	sp, [r8, -r3, lsr #2]
    85a4:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    85a8:	movwcs	r8, #2032	; 0x7f0
    85ac:	ldc2l	0, cr15, [lr, #4]
    85b0:	rscle	r2, sp, r0, lsl #16
    85b4:			; <UNDEFINED> instruction: 0xf0016830
    85b8:			; <UNDEFINED> instruction: 0xf06ffbf3
    85bc:			; <UNDEFINED> instruction: 0xe7e80015
    85c0:	mrc	7, 1, APSR_nzcv, cr4, cr9, {7}
    85c4:	ldrdhi	pc, [r0], -r0
    85c8:			; <UNDEFINED> instruction: 0xf7f94620
    85cc:			; <UNDEFINED> instruction: 0xf1c8eec0
    85d0:			; <UNDEFINED> instruction: 0xf1b80000
    85d4:	bicsle	r0, ip, r0, lsl #30
    85d8:			; <UNDEFINED> instruction: 0xf7f9e7bf
    85dc:	stmdavs	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
    85e0:	ldrb	r4, [r6, r0, asr #4]
    85e4:	andeq	pc, fp, pc, rrx
    85e8:			; <UNDEFINED> instruction: 0xf7f9e7d3
    85ec:	svclt	0x0000ecf8
    85f0:	andeq	r4, r1, r4, lsl #17
    85f4:	andeq	r0, r0, r0, asr #4
    85f8:	muleq	r0, r6, fp
    85fc:	strdeq	r4, [r1], -lr
    8600:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    8604:	ldrbtmi	fp, [ip], #1036	; 0x40c
    8608:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    860c:			; <UNDEFINED> instruction: 0xf85cb083
    8610:	blge	110620 <__assert_fail@plt+0x10e178>
    8614:	andls	r6, r1, #1179648	; 0x120000
    8618:	andeq	pc, r0, #79	; 0x4f
    861c:	blcs	146770 <__assert_fail@plt+0x1442c8>
    8620:			; <UNDEFINED> instruction: 0xf7ff9300
    8624:	bmi	288398 <__assert_fail@plt+0x285ef0>
    8628:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    862c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8630:	subsmi	r9, sl, r1, lsl #22
    8634:	andlt	sp, r3, r4, lsl #2
    8638:	bl	1467b4 <__assert_fail@plt+0x14430c>
    863c:	ldrbmi	fp, [r0, -r2]!
    8640:	stcl	7, cr15, [ip], {249}	; 0xf9
    8644:	andeq	r4, r1, lr, lsl #15
    8648:	andeq	r0, r0, r0, asr #4
    864c:	andeq	r4, r1, sl, ror #14
    8650:	ldrblt	r4, [r0, #2856]!	; 0xb28
    8654:	addlt	r4, r3, fp, ror r4
    8658:	orrslt	r4, r1, ip, lsl #12
    865c:	vst1.8	{d20-d22}, [pc], sl
    8660:			; <UNDEFINED> instruction: 0xf7ff2100
    8664:	strmi	pc, [r5], -r9, ror #27
    8668:	blle	753a70 <__assert_fail@plt+0x7515c8>
    866c:			; <UNDEFINED> instruction: 0xf7f94628
    8670:			; <UNDEFINED> instruction: 0x4606eebc
    8674:	eorsle	r2, r8, r0, lsl #16
    8678:	eorsle	r2, r1, r0, lsl #24
    867c:	andlt	r4, r3, r0, lsr r6
    8680:	stmdavs	r2, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    8684:	cmnlt	sl, r5, lsl #12
    8688:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
    868c:	smmlaeq	r2, r2, r8, r6
    8690:	strtmi	sp, [r8], -lr, lsl #8
    8694:	blx	84669a <__assert_fail@plt+0x8441f2>
    8698:	blle	1526a0 <__assert_fail@plt+0x1501f8>
    869c:			; <UNDEFINED> instruction: 0xf0012103
    86a0:			; <UNDEFINED> instruction: 0x4605fab7
    86a4:	ble	ff853aac <__assert_fail@plt+0xff851604>
    86a8:	ldrtmi	r2, [r0], -r0, lsl #12
    86ac:	ldcllt	0, cr11, [r0, #12]!
    86b0:			; <UNDEFINED> instruction: 0x4e134a12
    86b4:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    86b8:			; <UNDEFINED> instruction: 0xf7f9681f
    86bc:	ldmdbmi	r1, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
    86c0:	ldrbtmi	r4, [r9], #-2577	; 0xfffff5ef
    86c4:	tstls	r1, r0, lsl #12
    86c8:	tstcs	r1, sl, ror r4
    86cc:	ldrtmi	r4, [r8], -r3, lsl #12
    86d0:	mcr	7, 1, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    86d4:	strtmi	r4, [r8], -sp, lsl #18
    86d8:			; <UNDEFINED> instruction: 0xf7ff4479
    86dc:	ldrb	pc, [r8, r9, lsr #17]	; <UNPREDICTABLE>
    86e0:	bl	ff2466cc <__assert_fail@plt+0xff244224>
    86e4:	andlt	r4, r3, r0, lsr r6
    86e8:			; <UNDEFINED> instruction: 0x4628bdf0
    86ec:	mrc	7, 5, APSR_nzcv, cr8, cr9, {7}
    86f0:	svclt	0x0000e7c4
    86f4:	andeq	r4, r1, r0, asr #14
    86f8:	andeq	r4, r1, sl, lsr #21
    86fc:	andeq	r0, r0, r4, asr #4
    8700:	andeq	r3, r0, r2, lsl #18
    8704:	andeq	r3, r0, sl, lsr #18
    8708:	andeq	r3, r0, r4, lsl r9
    870c:	strdeq	r3, [r0], -r4
    8710:			; <UNDEFINED> instruction: 0x4604b510
    8714:			; <UNDEFINED> instruction: 0xf908f7ff
    8718:	strmi	fp, [r1], -r8, lsr #2
    871c:	pop	{r5, r9, sl, lr}
    8720:			; <UNDEFINED> instruction: 0xf7ff4010
    8724:	ldclt	15, cr11, [r0, #-596]	; 0xfffffdac
    8728:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    872c:	addlt	fp, r2, r0, lsl #10
    8730:	bge	db370 <__assert_fail@plt+0xd8ec8>
    8734:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    8738:	blne	146888 <__assert_fail@plt+0x1443e0>
    873c:	movwls	r6, #6171	; 0x181b
    8740:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8744:			; <UNDEFINED> instruction: 0xf7ff9200
    8748:	bmi	2886dc <__assert_fail@plt+0x286234>
    874c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    8750:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8754:	subsmi	r9, sl, r1, lsl #22
    8758:	andlt	sp, r2, r4, lsl #2
    875c:	bl	1468d8 <__assert_fail@plt+0x144430>
    8760:	ldrbmi	fp, [r0, -r3]!
    8764:	ldc	7, cr15, [sl], #-996	; 0xfffffc1c
    8768:	andeq	r4, r1, r0, ror #12
    876c:	andeq	r0, r0, r0, asr #4
    8770:	andeq	r4, r1, r6, asr #12
    8774:			; <UNDEFINED> instruction: 0x460db570
    8778:	cmplt	fp, r6, lsl r6
    877c:			; <UNDEFINED> instruction: 0xf7ff461c
    8780:	vmlane.f32	s30, s7, s23
    8784:			; <UNDEFINED> instruction: 0x4633db13
    8788:	strtmi	r4, [r1], -sl, lsr #12
    878c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8790:	stcllt	7, cr15, [r4], {249}	; 0xf9
    8794:			; <UNDEFINED> instruction: 0xf8f6f7ff
    8798:	ldrtmi	fp, [r2], -r8, lsr #2
    879c:	pop	{r0, r3, r5, r9, sl, lr}
    87a0:			; <UNDEFINED> instruction: 0xf7f94070
    87a4:			; <UNDEFINED> instruction: 0xf7f9bc51
    87a8:	stmdavs	r3, {r1, r6, r8, sl, fp, sp, lr, pc}
    87ac:			; <UNDEFINED> instruction: 0x4618425b
    87b0:	svclt	0x0000bd70
    87b4:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    87b8:	addlt	r4, r3, sp, lsl #12
    87bc:	blge	1dac1c <__assert_fail@plt+0x1d8774>
    87c0:	bmi	59a020 <__assert_fail@plt+0x597b78>
    87c4:			; <UNDEFINED> instruction: 0xf8534479
    87c8:	stmpl	sl, {r2, r8, r9, fp, lr}
    87cc:	strmi	r4, [r4], -r1, lsr #12
    87d0:	andls	r6, r1, #1179648	; 0x120000
    87d4:	andeq	pc, r0, #79	; 0x4f
    87d8:	movwls	r4, #1562	; 0x61a
    87dc:			; <UNDEFINED> instruction: 0xf8a4f7ff
    87e0:			; <UNDEFINED> instruction: 0x4603b190
    87e4:			; <UNDEFINED> instruction: 0x46294632
    87e8:			; <UNDEFINED> instruction: 0xf7ff4620
    87ec:	bmi	348700 <__assert_fail@plt+0x346258>
    87f0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    87f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    87f8:	subsmi	r9, sl, r1, lsl #22
    87fc:	andlt	sp, r3, r9, lsl #2
    8800:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8804:	ldrbmi	fp, [r0, -r1]!
    8808:	ldc	7, cr15, [r0, #-996]	; 0xfffffc1c
    880c:	submi	r6, r0, #0, 16
    8810:			; <UNDEFINED> instruction: 0xf7f9e7ed
    8814:	svclt	0x0000ebe4
    8818:	ldrdeq	r4, [r1], -r0
    881c:	andeq	r0, r0, r0, asr #4
    8820:	andeq	r4, r1, r2, lsr #11
    8824:	svcmi	0x00f0e92d
    8828:	svcmi	0x004a461d
    882c:			; <UNDEFINED> instruction: 0x461a4614
    8830:	ldrbtmi	r4, [pc], #-2889	; 8838 <__assert_fail@plt+0x6390>
    8834:	strmi	fp, [lr], -r9, lsl #1
    8838:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    883c:			; <UNDEFINED> instruction: 0xf8df58fb
    8840:	ldmdavs	fp, {r2, r3, r4, r8, ip, pc}
    8844:			; <UNDEFINED> instruction: 0xf04f9307
    8848:			; <UNDEFINED> instruction: 0xf7ff0300
    884c:	ldrbtmi	pc, [r9], #3317	; 0xcf5	; <UNPREDICTABLE>
    8850:			; <UNDEFINED> instruction: 0xf7f94607
    8854:	svccs	0x0000ecec
    8858:	stmdavs	r5, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    885c:	svclt	0x00b84680
    8860:	blle	f1921c <__assert_fail@plt+0xf16d74>
    8864:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
    8868:	smmlaeq	fp, fp, r8, r6
    886c:	strtmi	sp, [r2], -r3, asr #8
    8870:	ldrtmi	r2, [r0], -r0, lsl #2
    8874:	ldc	7, cr15, [sl, #-996]	; 0xfffffc1c
    8878:	rsble	r2, r4, r0, lsl #24
    887c:	vrshl.s8	d18, d0, d11
    8880:			; <UNDEFINED> instruction: 0xf6c02b80
    8884:	strtmi	r6, [r9], r6, ror #23
    8888:	movwls	sl, #15109	; 0x3b05
    888c:	ldrtmi	r4, [r1], -r2, lsr #12
    8890:			; <UNDEFINED> instruction: 0xf7f94638
    8894:	stmdacs	r0, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    8898:	bne	93fcd0 <__assert_fail@plt+0x93d828>
    889c:	strmi	r4, [r5], #-1030	; 0xfffffbfa
    88a0:	strtmi	sp, [r2], -lr, asr #32
    88a4:			; <UNDEFINED> instruction: 0x46384631
    88a8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    88ac:	bl	346898 <__assert_fail@plt+0x3443f0>
    88b0:	ldclle	8, cr2, [r2]
    88b4:	ldrdge	pc, [r0], -r8
    88b8:			; <UNDEFINED> instruction: 0xf1bad008
    88bc:	svclt	0x00180f04
    88c0:	svceq	0x000bf1ba
    88c4:			; <UNDEFINED> instruction: 0xf1b9d102
    88c8:	ldcle	15, cr0, [r0, #-16]!
    88cc:	svclt	0x00082d00
    88d0:	ldrbcc	pc, [pc, #79]!	; 8927 <__assert_fail@plt+0x647f>	; <UNPREDICTABLE>
    88d4:			; <UNDEFINED> instruction: 0xf7f94638
    88d8:			; <UNDEFINED> instruction: 0xf8c8edc4
    88dc:	bmi	8708e4 <__assert_fail@plt+0x86e43c>
    88e0:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    88e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    88e8:	subsmi	r9, sl, r7, lsl #22
    88ec:	strtmi	sp, [r8], -pc, lsr #2
    88f0:	pop	{r0, r3, ip, sp, pc}
    88f4:	blmi	72c8bc <__assert_fail@plt+0x72a414>
    88f8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    88fc:	ldrdls	pc, [r0], -r3
    8900:	mcrr	7, 15, pc, ip, cr9	; <UNPREDICTABLE>
    8904:			; <UNDEFINED> instruction: 0xf8df4919
    8908:	bmi	6b8ab0 <__assert_fail@plt+0x6b6608>
    890c:	ldrbtmi	r4, [ip], #1145	; 0x479
    8910:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    8914:			; <UNDEFINED> instruction: 0xf8cd2101
    8918:	strmi	ip, [r3], -r0
    891c:			; <UNDEFINED> instruction: 0xf7f94648
    8920:	ldmdami	r5, {r2, r8, sl, fp, sp, lr, pc}
    8924:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    8928:			; <UNDEFINED> instruction: 0xffcaf7fe
    892c:			; <UNDEFINED> instruction: 0x2100e79f
    8930:			; <UNDEFINED> instruction: 0xf1099803
    8934:	stmib	sp, {r0, r8, fp}^
    8938:			; <UNDEFINED> instruction: 0xf7f91b05
    893c:			; <UNDEFINED> instruction: 0xe7a5eaf2
    8940:	ldrdge	pc, [r0], -r8
    8944:			; <UNDEFINED> instruction: 0xf8d8e7c6
    8948:	strtmi	sl, [r5], -r0
    894c:			; <UNDEFINED> instruction: 0xf7f9e7c2
    8950:	svclt	0x0000eb46
    8954:	andeq	r4, r1, r2, ror #10
    8958:	andeq	r0, r0, r0, asr #4
    895c:	andeq	r4, r1, r6, asr #10
    8960:	andeq	r4, r1, lr, asr #17
    8964:			; <UNDEFINED> instruction: 0x000144b2
    8968:	andeq	r0, r0, r4, asr #4
    896c:	andeq	r3, r0, r0, ror #13
    8970:	andeq	r3, r0, sl, lsr #13
    8974:	andeq	r3, r0, sl, asr #13
    8978:			; <UNDEFINED> instruction: 0x000037ba
    897c:			; <UNDEFINED> instruction: 0x460db570
    8980:			; <UNDEFINED> instruction: 0x46194616
    8984:	strmi	r9, [r4], -r4, lsl #20
    8988:			; <UNDEFINED> instruction: 0xffcef7fe
    898c:			; <UNDEFINED> instruction: 0x4603b138
    8990:			; <UNDEFINED> instruction: 0x46294632
    8994:	pop	{r5, r9, sl, lr}
    8998:			; <UNDEFINED> instruction: 0xf7ff4070
    899c:			; <UNDEFINED> instruction: 0xf7f9bf43
    89a0:	stmdavs	r0, {r1, r2, r6, sl, fp, sp, lr, pc}
    89a4:	lfmlt	f4, 2, [r0, #-256]!	; 0xffffff00
    89a8:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    89ac:	ldrbtmi	fp, [ip], #1032	; 0x408
    89b0:	ldrlt	r4, [r0, #-2832]	; 0xfffff4f0
    89b4:			; <UNDEFINED> instruction: 0xf85cb085
    89b8:	stcge	0, cr3, [r7], {3}
    89bc:	movwls	r6, #14363	; 0x381b
    89c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    89c4:	blcc	146b1c <__assert_fail@plt+0x144674>
    89c8:	strls	r9, [r2], #-1024	; 0xfffffc00
    89cc:			; <UNDEFINED> instruction: 0xffd6f7ff
    89d0:	blmi	21b1fc <__assert_fail@plt+0x218d54>
    89d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    89d8:	blls	e2a48 <__assert_fail@plt+0xe05a0>
    89dc:	qaddle	r4, sl, r4
    89e0:	pop	{r0, r2, ip, sp, pc}
    89e4:	andlt	r4, r1, r0, lsl r0
    89e8:			; <UNDEFINED> instruction: 0xf7f94770
    89ec:	svclt	0x0000eaf8
    89f0:	andeq	r4, r1, r6, ror #7
    89f4:	andeq	r0, r0, r0, asr #4
    89f8:	andeq	r4, r1, r0, asr #7
    89fc:			; <UNDEFINED> instruction: 0xf5adb5f0
    8a00:	stcmi	13, cr5, [r0, #-0]
    8a04:	stcmi	0, cr11, [r0], #-524	; 0xfffffdf4
    8a08:	ldrbtmi	r4, [sp], #-1555	; 0xfffff9ed
    8a0c:	andpl	pc, r0, #54525952	; 0x3400000
    8a10:	stmdbpl	ip!, {r2, r9, ip, sp}
    8a14:	andsvs	r6, r4, r4, lsr #16
    8a18:	streq	pc, [r0], #-79	; 0xffffffb1
    8a1c:	cdpge	3, 0, cr11, cr1, cr9, {3}
    8a20:	strmi	r2, [sp], -r0, lsl #4
    8a24:			; <UNDEFINED> instruction: 0xf641600a
    8a28:			; <UNDEFINED> instruction: 0x463172ff
    8a2c:	mrc2	7, 7, pc, cr10, cr15, {7}
    8a30:	cdpne	15, 0, cr10, cr4, cr2, {0}
    8a34:	tstle	r9, sl, lsl #22
    8a38:	movwcs	r4, #1584	; 0x630
    8a3c:			; <UNDEFINED> instruction: 0xf7f95533
    8a40:	stmdacs	r0, {r3, r6, r7, r9, fp, sp, lr, pc}
    8a44:	svclt	0x00086028
    8a48:	streq	pc, [fp], #-111	; 0xffffff91
    8a4c:			; <UNDEFINED> instruction: 0xf50d490f
    8a50:	bmi	35d658 <__assert_fail@plt+0x35b1b0>
    8a54:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    8a58:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    8a5c:	subsmi	r6, r1, sl, lsl r8
    8a60:	strtmi	sp, [r0], -lr, lsl #2
    8a64:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    8a68:	ldcllt	0, cr11, [r0, #12]!
    8a6c:	ldrpl	r3, [fp, -r5, lsl #30]!
    8a70:	svclt	0x00082b0a
    8a74:	ldrbtcc	pc, [pc], #260	; 8a7c <__assert_fail@plt+0x65d4>	; <UNPREDICTABLE>
    8a78:			; <UNDEFINED> instruction: 0xf06fe7de
    8a7c:			; <UNDEFINED> instruction: 0xe7e50415
    8a80:	b	feb46a6c <__assert_fail@plt+0xfeb445c4>
    8a84:	andeq	r4, r1, sl, lsl #7
    8a88:	andeq	r0, r0, r0, asr #4
    8a8c:	andeq	r4, r1, lr, lsr r3
    8a90:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    8a94:	ldcmi	0, cr11, [r5], {131}	; 0x83
    8a98:	strmi	sl, [sp], -r6, lsl #20
    8a9c:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    8aa0:	blcc	146bf0 <__assert_fail@plt+0x144748>
    8aa4:	strmi	r5, [r4], -r1, ror #16
    8aa8:	tstls	r1, r9, lsl #16
    8aac:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8ab0:	andls	r4, r0, #26214400	; 0x1900000
    8ab4:			; <UNDEFINED> instruction: 0xff38f7fe
    8ab8:	strmi	fp, [r2], -r8, lsl #3
    8abc:	strtmi	r4, [r0], -r9, lsr #12
    8ac0:			; <UNDEFINED> instruction: 0xff9cf7ff
    8ac4:	blmi	29b2f8 <__assert_fail@plt+0x298e50>
    8ac8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8acc:	blls	62b3c <__assert_fail@plt+0x60694>
    8ad0:	qaddle	r4, sl, r9
    8ad4:	pop	{r0, r1, ip, sp, pc}
    8ad8:	andlt	r4, r2, r0, lsr r0
    8adc:			; <UNDEFINED> instruction: 0xf7f94770
    8ae0:	stmdavs	r0, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    8ae4:	strb	r4, [sp, r0, asr #4]!
    8ae8:	b	1e46ad4 <__assert_fail@plt+0x1e4462c>
    8aec:	strdeq	r4, [r1], -r6
    8af0:	andeq	r0, r0, r0, asr #4
    8af4:	andeq	r4, r1, ip, asr #5
    8af8:	bcc	75f40 <__assert_fail@plt+0x73a98>
    8afc:			; <UNDEFINED> instruction: 0xf7ff460c
    8b00:	stmdacs	r0, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    8b04:	andle	sp, r8, fp, lsl #22
    8b08:			; <UNDEFINED> instruction: 0xf9131823
    8b0c:	bcs	293b18 <__assert_fail@plt+0x291670>
    8b10:			; <UNDEFINED> instruction: 0xf100bf06
    8b14:	stmdane	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    8b18:	movwcs	r4, #1564	; 0x61c
    8b1c:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
    8b20:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    8b24:	addlt	r4, r3, sp, lsl #12
    8b28:	blge	1daf88 <__assert_fail@plt+0x1d8ae0>
    8b2c:	bmi	59a38c <__assert_fail@plt+0x597ee4>
    8b30:			; <UNDEFINED> instruction: 0xf8534479
    8b34:	stmpl	sl, {r2, r8, r9, fp, lr}
    8b38:	strmi	r4, [r4], -r1, lsr #12
    8b3c:	andls	r6, r1, #1179648	; 0x120000
    8b40:	andeq	pc, r0, #79	; 0x4f
    8b44:	movwls	r4, #1562	; 0x61a
    8b48:	mcr2	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    8b4c:			; <UNDEFINED> instruction: 0x4603b190
    8b50:			; <UNDEFINED> instruction: 0x46294632
    8b54:			; <UNDEFINED> instruction: 0xf7ff4620
    8b58:	bmi	348a9c <__assert_fail@plt+0x3465f4>
    8b5c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    8b60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8b64:	subsmi	r9, sl, r1, lsl #22
    8b68:	andlt	sp, r3, r9, lsl #2
    8b6c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8b70:	ldrbmi	fp, [r0, -r1]!
    8b74:	bl	16c6b60 <__assert_fail@plt+0x16c46b8>
    8b78:	submi	r6, r0, #0, 16
    8b7c:			; <UNDEFINED> instruction: 0xf7f9e7ed
    8b80:	svclt	0x0000ea2e
    8b84:	andeq	r4, r1, r4, ror #4
    8b88:	andeq	r0, r0, r0, asr #4
    8b8c:	andeq	r4, r1, r6, lsr r2
    8b90:	bmi	ab5bc8 <__assert_fail@plt+0xab3720>
    8b94:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    8b98:	mvnsmi	lr, sp, lsr #18
    8b9c:	stmdbmi	r9!, {r0, r2, r3, r9, sl, lr}
    8ba0:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    8ba4:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    8ba8:	ldmdavs	fp, {r1, r3, r9, sl, fp, ip, pc}
    8bac:			; <UNDEFINED> instruction: 0xf04f9303
    8bb0:			; <UNDEFINED> instruction: 0xf7ff0300
    8bb4:	blmi	947d00 <__assert_fail@plt+0x945858>
    8bb8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    8bbc:	bmi	8fcca4 <__assert_fail@plt+0x8fa7fc>
    8bc0:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    8bc4:	smmlaeq	r2, r2, r8, r6
    8bc8:	bge	2fdc30 <__assert_fail@plt+0x2fb788>
    8bcc:	ldrtmi	r4, [r1], -r0, lsr #12
    8bd0:			; <UNDEFINED> instruction: 0xf7f99202
    8bd4:			; <UNDEFINED> instruction: 0x4603e9f6
    8bd8:	ldrmi	r4, [ip], -r0, lsr #12
    8bdc:	bl	fedc6bc8 <__assert_fail@plt+0xfedc4720>
    8be0:	blmi	5db454 <__assert_fail@plt+0x5d8fac>
    8be4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8be8:	blls	e2c58 <__assert_fail@plt+0xe07b0>
    8bec:	qsuble	r4, sl, r2
    8bf0:	andlt	r4, r4, r0, lsr #12
    8bf4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    8bf8:	ldrbmi	fp, [r0, -r2]!
    8bfc:	svcmi	0x00164a15
    8c00:	ldrbtmi	r5, [pc], #-2203	; 8c08 <__assert_fail@plt+0x6760>
    8c04:	ldrdhi	pc, [r0], -r3
    8c08:	b	ff246bf4 <__assert_fail@plt+0xff24474c>
    8c0c:	bmi	51b060 <__assert_fail@plt+0x518bb8>
    8c10:	smlsdxls	r0, r9, r4, r4
    8c14:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    8c18:	strmi	r2, [r3], -r1, lsl #2
    8c1c:			; <UNDEFINED> instruction: 0xf7f94640
    8c20:	ldmdami	r0, {r2, r7, r8, r9, fp, sp, lr, pc}
    8c24:	ldrtmi	r4, [r1], -sl, lsr #12
    8c28:			; <UNDEFINED> instruction: 0xf7fe4478
    8c2c:	strb	pc, [ip, r9, asr #28]	; <UNPREDICTABLE>
    8c30:	ldreq	pc, [r5], #-111	; 0xffffff91
    8c34:			; <UNDEFINED> instruction: 0xf7f9e7d4
    8c38:	svclt	0x0000e9d2
    8c3c:	strdeq	r4, [r1], -lr
    8c40:	andeq	r0, r0, r0, asr #4
    8c44:	andeq	r3, r0, r2, lsr #10
    8c48:	ldrdeq	r4, [r1], -ip
    8c4c:	andeq	r4, r1, r2, ror r5
    8c50:			; <UNDEFINED> instruction: 0x000141b0
    8c54:	andeq	r0, r0, r4, asr #4
    8c58:			; <UNDEFINED> instruction: 0x000033b6
    8c5c:	ldrdeq	r3, [r0], -ip
    8c60:	andeq	r3, r0, r6, asr #7
    8c64:	andeq	r3, r0, r8, asr #9
    8c68:	ldrmi	fp, [r3], -r8, lsl #8
    8c6c:			; <UNDEFINED> instruction: 0x460ab530
    8c70:	addlt	r4, r2, r6, lsl sp
    8c74:	ldrbtmi	r4, [sp], #-3094	; 0xfffff3ea
    8c78:	stmdbpl	ip!, {r1, r2, r4, r8, fp, lr}
    8c7c:	cfstrsls	mvf4, [r5, #-484]	; 0xfffffe1c
    8c80:	strls	r6, [r1], #-2084	; 0xfffff7dc
    8c84:	streq	pc, [r0], #-79	; 0xffffffb1
    8c88:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    8c8c:	bge	1b5394 <__assert_fail@plt+0x1b2eec>
    8c90:	strmi	r4, [r4], -r9, lsr #12
    8c94:			; <UNDEFINED> instruction: 0xf7f99200
    8c98:			; <UNDEFINED> instruction: 0x4603e994
    8c9c:	ldrmi	r4, [ip], -r0, lsr #12
    8ca0:	bl	1546c8c <__assert_fail@plt+0x15447e4>
    8ca4:	blmi	29b4dc <__assert_fail@plt+0x299034>
    8ca8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8cac:	blls	62d1c <__assert_fail@plt+0x60874>
    8cb0:	qaddle	r4, sl, r8
    8cb4:	andlt	r4, r2, r0, lsr #12
    8cb8:	ldrhtmi	lr, [r0], -sp
    8cbc:	ldrbmi	fp, [r0, -r1]!
    8cc0:	ldreq	pc, [r5], #-111	; 0xffffff91
    8cc4:			; <UNDEFINED> instruction: 0xf7f9e7ee
    8cc8:	svclt	0x0000e98a
    8ccc:	andeq	r4, r1, lr, lsl r1
    8cd0:	andeq	r0, r0, r0, asr #4
    8cd4:	andeq	r3, r0, ip, asr #8
    8cd8:	andeq	r4, r1, ip, ror #1
    8cdc:			; <UNDEFINED> instruction: 0x460cb5d0
    8ce0:			; <UNDEFINED> instruction: 0x46114e15
    8ce4:	addlt	r4, r4, r5, lsl sl
    8ce8:	smlsdxcs	r0, lr, r4, r4
    8cec:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    8cf0:	ldmdavs	r2, {r9, sl, sp}
    8cf4:			; <UNDEFINED> instruction: 0xf04f9203
    8cf8:	bmi	449500 <__assert_fail@plt+0x447058>
    8cfc:	strvs	lr, [r0, -sp, asr #19]
    8d00:			; <UNDEFINED> instruction: 0xf7ff447a
    8d04:	stmdacs	r1, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    8d08:			; <UNDEFINED> instruction: 0x4620d110
    8d0c:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    8d10:	andcs	r2, r0, r0, lsl #6
    8d14:	movwcs	lr, #2500	; 0x9c4
    8d18:	blmi	21b548 <__assert_fail@plt+0x2190a0>
    8d1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8d20:	blls	e2d90 <__assert_fail@plt+0xe08e8>
    8d24:	qaddle	r4, sl, r4
    8d28:	ldcllt	0, cr11, [r0, #16]
    8d2c:	rscscc	pc, pc, pc, asr #32
    8d30:			; <UNDEFINED> instruction: 0xf7f9e7f2
    8d34:	svclt	0x0000e954
    8d38:	andeq	r4, r1, ip, lsr #1
    8d3c:	andeq	r0, r0, r0, asr #4
    8d40:	andeq	r3, r0, r4, lsl #8
    8d44:	andeq	r4, r1, r8, ror r0
    8d48:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    8d4c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    8d50:	strmi	sl, [sp], -r6, lsl #20
    8d54:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    8d58:	blcc	146ea8 <__assert_fail@plt+0x144a00>
    8d5c:	strmi	r5, [r4], -r1, ror #16
    8d60:	tstls	r1, r9, lsl #16
    8d64:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8d68:	andls	r4, r0, #26214400	; 0x1900000
    8d6c:	ldc2l	7, cr15, [ip, #1016]	; 0x3f8
    8d70:	strmi	fp, [r2], -r8, lsl #3
    8d74:	strtmi	r4, [r0], -r9, lsr #12
    8d78:			; <UNDEFINED> instruction: 0xffb0f7ff
    8d7c:	blmi	29b5b0 <__assert_fail@plt+0x299108>
    8d80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8d84:	blls	62df4 <__assert_fail@plt+0x6094c>
    8d88:	qaddle	r4, sl, r9
    8d8c:	pop	{r0, r1, ip, sp, pc}
    8d90:	andlt	r4, r2, r0, lsr r0
    8d94:			; <UNDEFINED> instruction: 0xf7f94770
    8d98:	stmdavs	r0, {r1, r3, r6, r9, fp, sp, lr, pc}
    8d9c:	strb	r4, [sp, r0, asr #4]!
    8da0:	ldmdb	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8da4:	andeq	r4, r1, lr, lsr r0
    8da8:	andeq	r0, r0, r0, asr #4
    8dac:	andeq	r4, r1, r4, lsl r0
    8db0:			; <UNDEFINED> instruction: 0x460cb5d0
    8db4:			; <UNDEFINED> instruction: 0x46114e15
    8db8:	addlt	r4, r4, r5, lsl sl
    8dbc:	smlsdxcs	r0, lr, r4, r4
    8dc0:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    8dc4:	ldmdavs	r2, {r9, sl, sp}
    8dc8:			; <UNDEFINED> instruction: 0xf04f9203
    8dcc:	bmi	4495d4 <__assert_fail@plt+0x44712c>
    8dd0:	strvs	lr, [r0, -sp, asr #19]
    8dd4:			; <UNDEFINED> instruction: 0xf7ff447a
    8dd8:	stmdacs	r1, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    8ddc:			; <UNDEFINED> instruction: 0x4620d110
    8de0:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    8de4:	andcs	r2, r0, r0, lsl #6
    8de8:	movwcs	lr, #2500	; 0x9c4
    8dec:	blmi	21b61c <__assert_fail@plt+0x219174>
    8df0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8df4:	blls	e2e64 <__assert_fail@plt+0xe09bc>
    8df8:	qaddle	r4, sl, r4
    8dfc:	ldcllt	0, cr11, [r0, #16]
    8e00:	rscscc	pc, pc, pc, asr #32
    8e04:			; <UNDEFINED> instruction: 0xf7f9e7f2
    8e08:	svclt	0x0000e8ea
    8e0c:	ldrdeq	r3, [r1], -r8
    8e10:	andeq	r0, r0, r0, asr #4
    8e14:	andeq	r3, r0, r8, lsr r3
    8e18:	andeq	r3, r1, r4, lsr #31
    8e1c:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    8e20:	ldcmi	0, cr11, [r5], {131}	; 0x83
    8e24:	strmi	sl, [sp], -r6, lsl #20
    8e28:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    8e2c:	blcc	146f7c <__assert_fail@plt+0x144ad4>
    8e30:	strmi	r5, [r4], -r1, ror #16
    8e34:	tstls	r1, r9, lsl #16
    8e38:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8e3c:	andls	r4, r0, #26214400	; 0x1900000
    8e40:	ldc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
    8e44:	strmi	fp, [r2], -r8, lsl #3
    8e48:	strtmi	r4, [r0], -r9, lsr #12
    8e4c:			; <UNDEFINED> instruction: 0xffb0f7ff
    8e50:	blmi	29b684 <__assert_fail@plt+0x2991dc>
    8e54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8e58:	blls	62ec8 <__assert_fail@plt+0x60a20>
    8e5c:	qaddle	r4, sl, r9
    8e60:	pop	{r0, r1, ip, sp, pc}
    8e64:	andlt	r4, r2, r0, lsr r0
    8e68:			; <UNDEFINED> instruction: 0xf7f94770
    8e6c:	stmdavs	r0, {r5, r6, r7, r8, fp, sp, lr, pc}
    8e70:	strb	r4, [sp, r0, asr #4]!
    8e74:	ldm	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e78:	andeq	r3, r1, sl, ror #30
    8e7c:	andeq	r0, r0, r0, asr #4
    8e80:	andeq	r3, r1, r0, asr #30
    8e84:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8e88:	ldrbtmi	fp, [ip], #1328	; 0x530
    8e8c:	addlt	r4, r3, r4, lsl sp
    8e90:	ldrmi	r4, [r1], -ip, lsl #12
    8e94:			; <UNDEFINED> instruction: 0x466b4a13
    8e98:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    8e9c:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    8ea0:			; <UNDEFINED> instruction: 0xf04f9501
    8ea4:	strcs	r0, [r0, #-1280]	; 0xfffffb00
    8ea8:			; <UNDEFINED> instruction: 0xf7ff9500
    8eac:	stmdacs	r1, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    8eb0:	strtmi	sp, [r0], -lr, lsl #2
    8eb4:	blls	3530c <__assert_fail@plt+0x32e64>
    8eb8:	eorvs	r4, r3, r8, lsr #12
    8ebc:	blmi	21b6ec <__assert_fail@plt+0x219244>
    8ec0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8ec4:	blls	62f34 <__assert_fail@plt+0x60a8c>
    8ec8:	qaddle	r4, sl, r4
    8ecc:	ldclt	0, cr11, [r0, #-12]!
    8ed0:	rscscc	pc, pc, pc, asr #32
    8ed4:			; <UNDEFINED> instruction: 0xf7f9e7f2
    8ed8:	svclt	0x0000e882
    8edc:	andeq	r3, r1, sl, lsl #30
    8ee0:	andeq	r0, r0, r0, asr #4
    8ee4:	andeq	r2, r0, r8, lsl r4
    8ee8:	ldrdeq	r3, [r1], -r4
    8eec:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    8ef0:	ldcmi	0, cr11, [r5], {131}	; 0x83
    8ef4:	strmi	sl, [sp], -r6, lsl #20
    8ef8:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    8efc:	blcc	14704c <__assert_fail@plt+0x144ba4>
    8f00:	strmi	r5, [r4], -r1, ror #16
    8f04:	tstls	r1, r9, lsl #16
    8f08:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8f0c:	andls	r4, r0, #26214400	; 0x1900000
    8f10:	stc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    8f14:	strmi	fp, [r2], -r8, lsl #3
    8f18:	strtmi	r4, [r0], -r9, lsr #12
    8f1c:			; <UNDEFINED> instruction: 0xffb2f7ff
    8f20:	blmi	29b754 <__assert_fail@plt+0x2992ac>
    8f24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8f28:	blls	62f98 <__assert_fail@plt+0x60af0>
    8f2c:	qaddle	r4, sl, r9
    8f30:	pop	{r0, r1, ip, sp, pc}
    8f34:	andlt	r4, r2, r0, lsr r0
    8f38:			; <UNDEFINED> instruction: 0xf7f94770
    8f3c:	stmdavs	r0, {r3, r4, r5, r6, r8, fp, sp, lr, pc}
    8f40:	strb	r4, [sp, r0, asr #4]!
    8f44:	stmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f48:	muleq	r1, sl, lr
    8f4c:	andeq	r0, r0, r0, asr #4
    8f50:	andeq	r3, r1, r0, ror lr
    8f54:			; <UNDEFINED> instruction: 0x460cb510
    8f58:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8f5c:			; <UNDEFINED> instruction: 0xf8dfb082
    8f60:			; <UNDEFINED> instruction: 0x4611c050
    8f64:	bmi	4da364 <__assert_fail@plt+0x4d7ebc>
    8f68:			; <UNDEFINED> instruction: 0xf85e466b
    8f6c:	ldrbtmi	ip, [sl], #-12
    8f70:	ldrdgt	pc, [r0], -ip
    8f74:	andgt	pc, r4, sp, asr #17
    8f78:	stceq	0, cr15, [r0], {79}	; 0x4f
    8f7c:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    8f80:	tstle	lr, r1, lsl #16
    8f84:	tstlt	r4, r0, lsr #12
    8f88:	andcs	r9, r0, r0, lsl #22
    8f8c:	bmi	2a1020 <__assert_fail@plt+0x29eb78>
    8f90:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    8f94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8f98:	subsmi	r9, sl, r1, lsl #22
    8f9c:	andlt	sp, r2, r4, lsl #2
    8fa0:			; <UNDEFINED> instruction: 0xf04fbd10
    8fa4:	udf	#8975	; 0x230f
    8fa8:	ldmda	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8fac:	andeq	r3, r1, r0, lsr lr
    8fb0:	andeq	r0, r0, r0, asr #4
    8fb4:	andeq	r2, r0, sl, asr #6
    8fb8:	andeq	r3, r1, r2, lsl #28
    8fbc:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    8fc0:	ldcmi	0, cr11, [r5], {131}	; 0x83
    8fc4:	strmi	sl, [sp], -r6, lsl #20
    8fc8:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    8fcc:	blcc	14711c <__assert_fail@plt+0x144c74>
    8fd0:	strmi	r5, [r4], -r1, ror #16
    8fd4:	tstls	r1, r9, lsl #16
    8fd8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8fdc:	andls	r4, r0, #26214400	; 0x1900000
    8fe0:	stc2	7, cr15, [r2], #1016	; 0x3f8
    8fe4:	strmi	fp, [r2], -r8, lsl #3
    8fe8:	strtmi	r4, [r0], -r9, lsr #12
    8fec:			; <UNDEFINED> instruction: 0xffb2f7ff
    8ff0:	blmi	29b824 <__assert_fail@plt+0x29937c>
    8ff4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8ff8:	blls	63068 <__assert_fail@plt+0x60bc0>
    8ffc:	qaddle	r4, sl, r9
    9000:	pop	{r0, r1, ip, sp, pc}
    9004:	andlt	r4, r2, r0, lsr r0
    9008:			; <UNDEFINED> instruction: 0xf7f94770
    900c:	stmdavs	r0, {r4, r8, fp, sp, lr, pc}
    9010:	strb	r4, [sp, r0, asr #4]!
    9014:	svc	0x00e2f7f8
    9018:	andeq	r3, r1, sl, asr #27
    901c:	andeq	r0, r0, r0, asr #4
    9020:	andeq	r3, r1, r0, lsr #27
    9024:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    9028:	ldrbtmi	fp, [ip], #1328	; 0x530
    902c:	addlt	r4, r7, pc, lsl sp
    9030:	ldrmi	r4, [r1], -ip, lsl #12
    9034:	blge	11b8b4 <__assert_fail@plt+0x11940c>
    9038:	blge	edc40 <__assert_fail@plt+0xeb798>
    903c:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    9040:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    9044:			; <UNDEFINED> instruction: 0xf04f9505
    9048:			; <UNDEFINED> instruction: 0xf7ff0500
    904c:	stmdacs	r2, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    9050:	strtmi	sp, [r0], -r4, lsr #2
    9054:	stmdals	r3, {r2, r6, r7, r8, ip, sp, pc}
    9058:	cmnmi	pc, pc, asr #8	; <UNPREDICTABLE>
    905c:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d0, d4
    9060:	vld4.8	{d0,d2,d4,d6}, [r0]
    9064:	movwcs	r6, #639	; 0x27f
    9068:	tstcs	r0, r1, lsl #20
    906c:	mvnsvc	pc, #217055232	; 0xcf00000
    9070:			; <UNDEFINED> instruction: 0xf022b2e8
    9074:	movwmi	r0, #4623	; 0x120f
    9078:	movwcc	lr, #23043	; 0x5a03
    907c:	b	1091084 <__assert_fail@plt+0x108ebdc>
    9080:	movwmi	r5, #45589	; 0xb215
    9084:	eorvs	r6, r3, r2, rrx
    9088:	blmi	21b8b8 <__assert_fail@plt+0x219410>
    908c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9090:	blls	163100 <__assert_fail@plt+0x160c58>
    9094:	qaddle	r4, sl, r4
    9098:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    909c:	rscscc	pc, pc, pc, asr #32
    90a0:			; <UNDEFINED> instruction: 0xf7f8e7f2
    90a4:	svclt	0x0000ef9c
    90a8:	andeq	r3, r1, sl, ror #26
    90ac:	andeq	r0, r0, r0, asr #4
    90b0:	ldrdeq	r3, [r0], -r4
    90b4:	andeq	r3, r1, r8, lsl #26
    90b8:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    90bc:	ldcmi	0, cr11, [r5], {131}	; 0x83
    90c0:	strmi	sl, [sp], -r6, lsl #20
    90c4:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    90c8:	blcc	147218 <__assert_fail@plt+0x144d70>
    90cc:	strmi	r5, [r4], -r1, ror #16
    90d0:	tstls	r1, r9, lsl #16
    90d4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    90d8:	andls	r4, r0, #26214400	; 0x1900000
    90dc:	stc2	7, cr15, [r4], #-1016	; 0xfffffc08
    90e0:	strmi	fp, [r2], -r8, lsl #3
    90e4:	strtmi	r4, [r0], -r9, lsr #12
    90e8:			; <UNDEFINED> instruction: 0xff9cf7ff
    90ec:	blmi	29b920 <__assert_fail@plt+0x299478>
    90f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    90f4:	blls	63164 <__assert_fail@plt+0x60cbc>
    90f8:	qaddle	r4, sl, r9
    90fc:	pop	{r0, r1, ip, sp, pc}
    9100:	andlt	r4, r2, r0, lsr r0
    9104:			; <UNDEFINED> instruction: 0xf7f94770
    9108:	stmdavs	r0, {r1, r4, r7, fp, sp, lr, pc}
    910c:	strb	r4, [sp, r0, asr #4]!
    9110:	svc	0x0064f7f8
    9114:	andeq	r3, r1, lr, asr #25
    9118:	andeq	r0, r0, r0, asr #4
    911c:	andeq	r3, r1, r4, lsr #25
    9120:	svcmi	0x00f0e92d
    9124:	ldcmi	6, cr4, [r2], #-60	; 0xffffffc4
    9128:	blmi	cb5344 <__assert_fail@plt+0xcb2e9c>
    912c:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    9130:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    9134:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    9138:			; <UNDEFINED> instruction: 0xf04f9303
    913c:			; <UNDEFINED> instruction: 0xf7ff0300
    9140:	sxtab16mi	pc, r0, fp, ror #16	; <UNPREDICTABLE>
    9144:	ldmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9148:	svceq	0x0000f1b8
    914c:	blle	119a96c <__assert_fail@plt+0x11984c4>
    9150:			; <UNDEFINED> instruction: 0xf7f94638
    9154:	strmi	lr, [r4], -r2, asr #16
    9158:	vcgt.s8	<illegal reg q13.5>, <illegal reg q5.5>, q4
    915c:			; <UNDEFINED> instruction: 0xf10d2b80
    9160:			; <UNDEFINED> instruction: 0xf6c00a04
    9164:			; <UNDEFINED> instruction: 0xf04f6be6
    9168:	strtmi	r0, [r2], -r0, lsl #18
    916c:			; <UNDEFINED> instruction: 0x46404639
    9170:	andls	pc, r0, r6, asr #17
    9174:	ldm	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9178:	mcrne	8, 0, r6, cr3, cr5, {1}
    917c:	bne	ff940624 <__assert_fail@plt+0xff93e17c>
    9180:	stccs	0, cr13, [fp, #-36]	; 0xffffffdc
    9184:	mvnsle	r4, pc, lsl r4
    9188:	ldrbmi	r2, [r0], -r0, lsl #2
    918c:	blls	838c8 <__assert_fail@plt+0x81420>
    9190:	mcr	7, 6, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    9194:	stccs	7, cr14, [fp, #-932]	; 0xfffffc5c
    9198:	stmdage	r1, {r1, r3, r8, ip, lr, pc}
    919c:	vmax.s8	d20, d11, d17
    91a0:	strls	r2, [r1], #-896	; 0xfffffc80
    91a4:	mvnvs	pc, #192, 12	; 0xc000000
    91a8:			; <UNDEFINED> instruction: 0xf7f89302
    91ac:	ldmdavs	r5!, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    91b0:			; <UNDEFINED> instruction: 0xf7f94640
    91b4:	eorsvs	lr, r5, r6, asr r9
    91b8:	blmi	39b9fc <__assert_fail@plt+0x399554>
    91bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    91c0:	blls	e3230 <__assert_fail@plt+0xe0d88>
    91c4:	tstle	r0, sl, asr r0
    91c8:	andlt	r4, r5, r0, lsr #12
    91cc:	svchi	0x00f0e8bd
    91d0:	svclt	0x00182d04
    91d4:	tstle	r5, fp, lsl #26
    91d8:	bicle	r2, r6, fp, lsl #26
    91dc:	stmdavs	r4, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    91e0:	strb	r4, [r9, r4, ror #4]!
    91e4:	ldrbtcc	pc, [pc], #79	; 91ec <__assert_fail@plt+0x6d44>	; <UNPREDICTABLE>
    91e8:			; <UNDEFINED> instruction: 0xf7f8e7e2
    91ec:	svclt	0x0000eef8
    91f0:	andeq	r3, r1, r6, ror #24
    91f4:	andeq	r0, r0, r0, asr #4
    91f8:	ldrdeq	r3, [r1], -r8
    91fc:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    9200:	ldcmi	0, cr11, [r5], {131}	; 0x83
    9204:	strmi	sl, [sp], -r6, lsl #20
    9208:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    920c:	blcc	14735c <__assert_fail@plt+0x144eb4>
    9210:	strmi	r5, [r4], -r1, ror #16
    9214:	tstls	r1, r9, lsl #16
    9218:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    921c:	andls	r4, r0, #26214400	; 0x1900000
    9220:	blx	fe0c7222 <__assert_fail@plt+0xfe0c4d7a>
    9224:	strmi	fp, [r2], -r8, lsl #3
    9228:	strtmi	r4, [r0], -r9, lsr #12
    922c:			; <UNDEFINED> instruction: 0xff78f7ff
    9230:	blmi	29ba64 <__assert_fail@plt+0x2995bc>
    9234:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9238:	blls	632a8 <__assert_fail@plt+0x60e00>
    923c:	qaddle	r4, sl, r9
    9240:	pop	{r0, r1, ip, sp, pc}
    9244:	andlt	r4, r2, r0, lsr r0
    9248:			; <UNDEFINED> instruction: 0xf7f84770
    924c:	stmdavs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    9250:	strb	r4, [sp, r0, asr #4]!
    9254:	mcr	7, 6, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    9258:	andeq	r3, r1, sl, lsl #23
    925c:	andeq	r0, r0, r0, asr #4
    9260:	andeq	r3, r1, r0, ror #22
    9264:	svcmi	0x00f0e92d
    9268:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    926c:	blmi	df54b0 <__assert_fail@plt+0xdf3008>
    9270:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    9274:	tstcs	r1, r8, lsl sl
    9278:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    927c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    9280:			; <UNDEFINED> instruction: 0xf04f930d
    9284:			; <UNDEFINED> instruction: 0xf7fe0300
    9288:	pkhtbmi	pc, r0, r7, asr #31	; <UNPREDICTABLE>
    928c:	svc	0x00cef7f8
    9290:	svceq	0x0000f1b8
    9294:	blle	139aab0 <__assert_fail@plt+0x1398608>
    9298:	svcge	0x00074a2d
    929c:	stmib	sp, {r0, r2, r4, r8, r9, sp}^
    92a0:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    92a4:	andls	r4, r0, #56, 12	; 0x3800000
    92a8:	andcs	r4, r1, #26214400	; 0x1900000
    92ac:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    92b0:	stmia	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    92b4:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    92b8:	beq	5456f4 <__assert_fail@plt+0x54324c>
    92bc:	bleq	45400 <__assert_fail@plt+0x42f58>
    92c0:	strtmi	r4, [r2], -r4, lsl #12
    92c4:			; <UNDEFINED> instruction: 0x46404639
    92c8:	andlt	pc, r0, r5, asr #17
    92cc:	ldmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    92d0:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    92d4:	bne	940708 <__assert_fail@plt+0x93e260>
    92d8:	mcrcs	0, 0, sp, cr11, cr0, {0}
    92dc:	mvnsle	r4, r7, lsl #8
    92e0:	ldrbmi	r2, [r0], -r0, lsl #2
    92e4:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    92e8:	mrc	7, 0, APSR_nzcv, cr10, cr8, {7}
    92ec:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    92f0:	mcrcs	15, 0, fp, cr11, cr8, {0}
    92f4:	mvfcsep	f5, f2
    92f8:	ldrb	sp, [r1, r3, ror #3]!
    92fc:	tstle	sl, fp, lsl #28
    9300:	strtmi	sl, [r1], -r5, lsl #16
    9304:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    9308:			; <UNDEFINED> instruction: 0xf6c09405
    930c:	movwls	r6, #25574	; 0x63e6
    9310:	mcr	7, 0, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    9314:	strbmi	r6, [r0], -lr, lsr #16
    9318:	stmia	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    931c:	bmi	3613dc <__assert_fail@plt+0x35ef34>
    9320:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    9324:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9328:	subsmi	r9, sl, sp, lsl #22
    932c:	strtmi	sp, [r0], -r9, lsl #2
    9330:	pop	{r0, r1, r2, r3, ip, sp, pc}
    9334:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9338:	ldrb	r4, [r0, r4, ror #4]!
    933c:	ldrbtcc	pc, [pc], #79	; 9344 <__assert_fail@plt+0x6e9c>	; <UNPREDICTABLE>
    9340:			; <UNDEFINED> instruction: 0xf7f8e7e9
    9344:	svclt	0x0000ee4c
    9348:	andeq	r3, r1, r2, lsr #22
    934c:	andeq	r0, r0, r0, asr #4
    9350:	andeq	r2, r0, r2, ror #28
    9354:	andeq	r3, r1, r2, ror sl
    9358:	svcmi	0x00f0e92d
    935c:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    9360:	blmi	df55b4 <__assert_fail@plt+0xdf310c>
    9364:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    9368:	tstcs	r1, ip, lsl sl
    936c:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    9370:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    9374:			; <UNDEFINED> instruction: 0xf04f9311
    9378:			; <UNDEFINED> instruction: 0xf7fe0300
    937c:	pkhtbmi	pc, r0, sp, asr #30	; <UNPREDICTABLE>
    9380:	svc	0x0054f7f8
    9384:	svceq	0x0000f1b8
    9388:	blle	139aba4 <__assert_fail@plt+0x13986fc>
    938c:	svcge	0x00074a2d
    9390:	stmib	sp, {r0, r2, r5, r8, r9, sp}^
    9394:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    9398:	andls	r4, r0, #56, 12	; 0x3800000
    939c:	andcs	r4, r1, #26214400	; 0x1900000
    93a0:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    93a4:	stmda	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93a8:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    93ac:	beq	5457e8 <__assert_fail@plt+0x543340>
    93b0:	bleq	454f4 <__assert_fail@plt+0x4304c>
    93b4:	strtmi	r4, [r2], -r4, lsl #12
    93b8:			; <UNDEFINED> instruction: 0x46404639
    93bc:	andlt	pc, r0, r5, asr #17
    93c0:	svc	0x0098f7f8
    93c4:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    93c8:	bne	9407fc <__assert_fail@plt+0x93e354>
    93cc:	mcrcs	0, 0, sp, cr11, cr0, {0}
    93d0:	mvnsle	r4, r7, lsl #8
    93d4:	ldrbmi	r2, [r0], -r0, lsl #2
    93d8:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    93dc:	stc	7, cr15, [r0, #992]!	; 0x3e0
    93e0:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    93e4:	mcrcs	15, 0, fp, cr11, cr8, {0}
    93e8:	mvfcsep	f5, f2
    93ec:	ldrb	sp, [r1, r3, ror #3]!
    93f0:	tstle	sl, fp, lsl #28
    93f4:	strtmi	sl, [r1], -r5, lsl #16
    93f8:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    93fc:			; <UNDEFINED> instruction: 0xf6c09405
    9400:	movwls	r6, #25574	; 0x63e6
    9404:	stc	7, cr15, [ip, #992]	; 0x3e0
    9408:	strbmi	r6, [r0], -lr, lsr #16
    940c:	stmda	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9410:	bmi	3614d0 <__assert_fail@plt+0x35f028>
    9414:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    9418:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    941c:	subsmi	r9, sl, r1, lsl fp
    9420:	strtmi	sp, [r0], -r9, lsl #2
    9424:	pop	{r0, r1, r4, ip, sp, pc}
    9428:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    942c:	ldrb	r4, [r0, r4, ror #4]!
    9430:	ldrbtcc	pc, [pc], #79	; 9438 <__assert_fail@plt+0x6f90>	; <UNPREDICTABLE>
    9434:			; <UNDEFINED> instruction: 0xf7f8e7e9
    9438:	svclt	0x0000edd2
    943c:	andeq	r3, r1, lr, lsr #20
    9440:	andeq	r0, r0, r0, asr #4
    9444:	andeq	r2, r0, r6, ror sp
    9448:	andeq	r3, r1, lr, ror r9
    944c:	addlt	fp, r4, r0, ror r5
    9450:	ldrmi	sl, [r6], -r8, lsl #24
    9454:			; <UNDEFINED> instruction: 0x461d4a13
    9458:			; <UNDEFINED> instruction: 0xf8544b13
    945c:	ldrbtmi	r1, [sl], #-2820	; 0xfffff4fc
    9460:			; <UNDEFINED> instruction: 0x462258d3
    9464:	movwls	r6, #14363	; 0x381b
    9468:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    946c:	strmi	r9, [r4], -r2, lsl #8
    9470:	blx	16c7470 <__assert_fail@plt+0x16c4fc8>
    9474:	andls	fp, r0, r8, ror r1
    9478:			; <UNDEFINED> instruction: 0x462b4632
    947c:			; <UNDEFINED> instruction: 0xf7ff4620
    9480:	bmi	2c9234 <__assert_fail@plt+0x2c6d8c>
    9484:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    9488:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    948c:	subsmi	r9, sl, r3, lsl #22
    9490:	andlt	sp, r4, r6, lsl #2
    9494:			; <UNDEFINED> instruction: 0xf7f8bd70
    9498:	stmdavs	r0, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    949c:	ldrb	r4, [r0, r0, asr #4]!
    94a0:	ldc	7, cr15, [ip, #992]	; 0x3e0
    94a4:	andeq	r3, r1, r6, lsr r9
    94a8:	andeq	r0, r0, r0, asr #4
    94ac:	andeq	r3, r1, lr, lsl #18
    94b0:			; <UNDEFINED> instruction: 0xf7ffb538
    94b4:	strcs	pc, [r0], #-2253	; 0xfffff733
    94b8:	teqlt	r0, #5242880	; 0x500000
    94bc:			; <UNDEFINED> instruction: 0xf7f84628
    94c0:			; <UNDEFINED> instruction: 0xf100ef8e
    94c4:	cmnlt	r8, r3, lsl r3
    94c8:	bcs	ba87d8 <__assert_fail@plt+0xba6330>
    94cc:	stclvc	0, cr13, [r2], {15}
    94d0:	andsle	r2, r2, lr, lsr #20
    94d4:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    94d8:	svc	0x0080f7f8
    94dc:	tsteq	r3, #0, 2	; <UNPREDICTABLE>
    94e0:	mvnsle	r2, r0, lsl #16
    94e4:			; <UNDEFINED> instruction: 0xf7f84628
    94e8:	strtmi	lr, [r0], -r2, asr #31
    94ec:	ldmdavc	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    94f0:	rscle	r2, r3, r0, lsl #20
    94f4:	bcs	ba8804 <__assert_fail@plt+0xba635c>
    94f8:	ldmdavc	sl, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    94fc:	bcs	b96108 <__assert_fail@plt+0xb93c60>
    9500:	ldmdavc	fp, {r3, r5, r6, r7, r8, ip, lr, pc}^
    9504:	sbcsle	r2, r9, r0, lsl #22
    9508:	strmi	lr, [r4], -r4, ror #15
    950c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    9510:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    9514:	ldcmi	0, cr11, [r4], {131}	; 0x83
    9518:	blmi	533d34 <__assert_fail@plt+0x53188c>
    951c:			; <UNDEFINED> instruction: 0xf852447c
    9520:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    9524:	ldmdavs	fp, {r2, r9, sl, lr}
    9528:			; <UNDEFINED> instruction: 0xf04f9301
    952c:	andls	r0, r0, #0, 6
    9530:			; <UNDEFINED> instruction: 0xf9faf7fe
    9534:	strmi	fp, [r1], -r0, lsl #3
    9538:			; <UNDEFINED> instruction: 0xf7ff4620
    953c:	bmi	349428 <__assert_fail@plt+0x346f80>
    9540:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    9544:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9548:	subsmi	r9, sl, r1, lsl #22
    954c:	andlt	sp, r3, r9, lsl #2
    9550:			; <UNDEFINED> instruction: 0x4010e8bd
    9554:	ldrbmi	fp, [r0, -r3]!
    9558:	mcr	7, 3, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    955c:	submi	r6, r0, #0, 16
    9560:			; <UNDEFINED> instruction: 0xf7f8e7ed
    9564:	svclt	0x0000ed3c
    9568:	andeq	r3, r1, r8, ror r8
    956c:	andeq	r0, r0, r0, asr #4
    9570:	andeq	r3, r1, r2, asr r8
    9574:			; <UNDEFINED> instruction: 0x4615b530
    9578:			; <UNDEFINED> instruction: 0xf5ad4c1c
    957c:	bmi	720b84 <__assert_fail@plt+0x71e6dc>
    9580:	ldrbtmi	fp, [ip], #-135	; 0xffffff79
    9584:	orrpl	pc, r0, #54525952	; 0x3400000
    9588:	stmiapl	r2!, {r2, r4, r8, r9, ip, sp}
    958c:	ldmdavs	r2, {r2, r3, r9, sl, lr}
    9590:			; <UNDEFINED> instruction: 0xf04f601a
    9594:			; <UNDEFINED> instruction: 0xb3290200
    9598:			; <UNDEFINED> instruction: 0xf991b188
    959c:	bmi	5555a4 <__assert_fail@plt+0x5530fc>
    95a0:			; <UNDEFINED> instruction: 0xf44f2b2f
    95a4:	svclt	0x00085380
    95a8:	stmib	sp, {r0, sl, ip, sp}^
    95ac:	cfstrsge	mvf0, [r5], {1}
    95b0:			; <UNDEFINED> instruction: 0x4619447a
    95b4:	strtmi	r9, [r0], -r0, lsl #4
    95b8:			; <UNDEFINED> instruction: 0xf7f82201
    95bc:	strtmi	lr, [r9], -r4, ror #30
    95c0:			; <UNDEFINED> instruction: 0xf7f84620
    95c4:	stmdbmi	ip, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    95c8:	orrpl	pc, r0, #54525952	; 0x3400000
    95cc:	tstcc	r4, #8, 20	; 0x8000
    95d0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    95d4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    95d8:	qaddle	r4, r1, r5
    95dc:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    95e0:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    95e4:	strb	r4, [lr, r8, lsl #12]!
    95e8:	ldcl	7, cr15, [r8], #992	; 0x3e0
    95ec:	andeq	r3, r1, r2, lsl r8
    95f0:	andeq	r0, r0, r0, asr #4
    95f4:			; <UNDEFINED> instruction: 0x000029b4
    95f8:	andeq	r3, r1, r4, asr #15
    95fc:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    9600:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    9604:	blmi	434628 <__assert_fail@plt+0x432180>
    9608:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    960c:	blpl	147764 <__assert_fail@plt+0x1452bc>
    9610:	movwls	r6, #14363	; 0x381b
    9614:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9618:	stmib	sp, {r8, r9, sp}^
    961c:	strls	r5, [r2], #-1024	; 0xfffffc00
    9620:			; <UNDEFINED> instruction: 0xff6ef7fe
    9624:	blmi	21be50 <__assert_fail@plt+0x2199a8>
    9628:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    962c:	blls	e369c <__assert_fail@plt+0xe11f4>
    9630:	qaddle	r4, sl, r4
    9634:	pop	{r2, ip, sp, pc}
    9638:	andlt	r4, r1, r0, lsr r0
    963c:			; <UNDEFINED> instruction: 0xf7f84770
    9640:	svclt	0x0000ecce
    9644:	andeq	r3, r1, ip, lsl #15
    9648:	andeq	r0, r0, r0, asr #4
    964c:	andeq	r3, r1, ip, ror #14
    9650:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    9654:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    9658:	blmi	43467c <__assert_fail@plt+0x4321d4>
    965c:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    9660:	blpl	1477b8 <__assert_fail@plt+0x145310>
    9664:	movwls	r6, #14363	; 0x381b
    9668:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    966c:	stmib	sp, {r0, r8, r9, sp}^
    9670:	strls	r5, [r2], #-1024	; 0xfffffc00
    9674:			; <UNDEFINED> instruction: 0xff44f7fe
    9678:	blmi	21bea4 <__assert_fail@plt+0x2199fc>
    967c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9680:	blls	e36f0 <__assert_fail@plt+0xe1248>
    9684:	qaddle	r4, sl, r4
    9688:	pop	{r2, ip, sp, pc}
    968c:	andlt	r4, r1, r0, lsr r0
    9690:			; <UNDEFINED> instruction: 0xf7f84770
    9694:	svclt	0x0000eca4
    9698:	andeq	r3, r1, r8, lsr r7
    969c:	andeq	r0, r0, r0, asr #4
    96a0:	andeq	r3, r1, r8, lsl r7
    96a4:			; <UNDEFINED> instruction: 0xc118f8df
    96a8:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    96ac:	svcmi	0x00f0e92d
    96b0:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    96b4:	addlt	r4, fp, r3, asr #28
    96b8:	bmi	10daab0 <__assert_fail@plt+0x10d8608>
    96bc:	andls	sl, r1, sl, lsl #24
    96c0:	ldrbtmi	r9, [sl], #-258	; 0xfffffefe
    96c4:	andls	r1, r0, #39, 30	; 0x9c
    96c8:	strpl	pc, [r0, #-1293]	; 0xfffffaf3
    96cc:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    96d0:	andcs	r4, r1, #26214400	; 0x1900000
    96d4:	rsbvs	r6, lr, #3538944	; 0x360000
    96d8:	streq	pc, [r0], -pc, asr #32
    96dc:			; <UNDEFINED> instruction: 0xf7f84638
    96e0:			; <UNDEFINED> instruction: 0x4638eed2
    96e4:	strcc	r2, [r4, #-256]!	; 0xffffff00
    96e8:	ldcl	7, cr15, [sl], #992	; 0x3e0
    96ec:	svclt	0x00b81e06
    96f0:	blle	1212af8 <__assert_fail@plt+0x1210650>
    96f4:	vrhadd.s8	d18, d11, d0
    96f8:	strmi	r2, [sp], -r0, lsl #19
    96fc:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    9700:	andpl	pc, r0, #1325400064	; 0x4f000000
    9704:			; <UNDEFINED> instruction: 0x46a84638
    9708:	bpl	4684c <__assert_fail@plt+0x443a4>
    970c:			; <UNDEFINED> instruction: 0xf7f846bb
    9710:			; <UNDEFINED> instruction: 0xf1a4edce
    9714:	movwls	r0, #21260	; 0x530c
    9718:			; <UNDEFINED> instruction: 0x46594652
    971c:			; <UNDEFINED> instruction: 0xf7f84630
    9720:	stmdacs	r0, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    9724:	bl	feec0b60 <__assert_fail@plt+0xfeebe6b8>
    9728:	strmi	r0, [r3], #2560	; 0xa00
    972c:	andsle	r4, r4, r5, lsl #8
    9730:			; <UNDEFINED> instruction: 0x46594652
    9734:			; <UNDEFINED> instruction: 0xf04f4630
    9738:			; <UNDEFINED> instruction: 0xf7f80800
    973c:	stmdacs	r0, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
    9740:	strdle	sp, [r9], -r1
    9744:	ldcl	7, cr15, [r2, #-992]!	; 0xfffffc20
    9748:	blcs	12375c <__assert_fail@plt+0x1212b4>
    974c:	blcs	2f93b4 <__assert_fail@plt+0x2f6f0c>
    9750:			; <UNDEFINED> instruction: 0xf1b8d102
    9754:	stcle	15, cr0, [r7, #-16]!
    9758:	svcne	0x0062b195
    975c:	ldrmi	r2, [r3], -r0, lsr #32
    9760:	svcne	0x0001f912
    9764:	andsvc	fp, r0, r1, lsl #18
    9768:	blne	ff6d6378 <__assert_fail@plt+0xff6d3ed0>
    976c:	mvnsle	r4, #-1342177270	; 0xb000000a
    9770:			; <UNDEFINED> instruction: 0x4638443d
    9774:			; <UNDEFINED> instruction: 0xf8052300
    9778:			; <UNDEFINED> instruction: 0xf7f83c01
    977c:	strmi	lr, [r5], -sl, lsr #24
    9780:			; <UNDEFINED> instruction: 0xf7f84630
    9784:	ldmdbmi	r1, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    9788:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    978c:			; <UNDEFINED> instruction: 0x33244a0d
    9790:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    9794:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    9798:	qaddle	r4, r1, pc	; <UNPREDICTABLE>
    979c:			; <UNDEFINED> instruction: 0xf50d4628
    97a0:	andlt	r5, fp, r0, lsl #26
    97a4:	svchi	0x00f0e8bd
    97a8:	tstcs	r0, r5, lsl #22
    97ac:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    97b0:	stmib	r3, {r3, r4, r9, sl, lr}^
    97b4:			; <UNDEFINED> instruction: 0xf7f81900
    97b8:			; <UNDEFINED> instruction: 0xe7adebb4
    97bc:	stc	7, cr15, [lr], {248}	; 0xf8
    97c0:	ldrdeq	r3, [r1], -ip
    97c4:	andeq	r0, r0, r0, asr #4
    97c8:	muleq	r0, sl, sl
    97cc:	andeq	r3, r1, r4, lsl #12
    97d0:			; <UNDEFINED> instruction: 0xf5adb530
    97d4:			; <UNDEFINED> instruction: 0xf8df5d80
    97d8:	addlt	lr, r5, r8, ror r0
    97dc:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    97e0:	strpl	pc, [r0], #1293	; 0x50d
    97e4:	strdls	r4, [r0], -lr
    97e8:	vstrge	d4, [r3, #-108]	; 0xffffff94
    97ec:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    97f0:	addpl	pc, r0, #1325400064	; 0x4f000000
    97f4:	tstcs	r1, fp, ror r4
    97f8:	ldrdgt	pc, [r0], -ip
    97fc:	andgt	pc, ip, r4, asr #17
    9800:	stceq	0, cr15, [r0], {79}	; 0x4f
    9804:			; <UNDEFINED> instruction: 0xf7f84628
    9808:	andcs	lr, r4, r4, lsr #26
    980c:	ldcl	7, cr15, [sl], #-992	; 0xfffffc20
    9810:	strmi	r3, [r4], -ip, lsl #8
    9814:	strtmi	fp, [r8], -r0, lsr #3
    9818:	mrrc	7, 15, pc, ip, cr8	; <UNPREDICTABLE>
    981c:	cmnlt	r8, r0, lsr #32
    9820:			; <UNDEFINED> instruction: 0xf50d490e
    9824:	bmi	2de62c <__assert_fail@plt+0x2dc184>
    9828:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    982c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    9830:	subsmi	r6, r1, sl, lsl r8
    9834:	strtmi	sp, [r0], -r9, lsl #2
    9838:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    983c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    9840:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    9844:	bl	184782c <__assert_fail@plt+0x1845384>
    9848:			; <UNDEFINED> instruction: 0xf7f8e7ea
    984c:	svclt	0x0000ebc8
    9850:			; <UNDEFINED> instruction: 0x000135b0
    9854:	andeq	r0, r0, r0, asr #4
    9858:	andeq	r2, r0, r4, ror r9
    985c:	andeq	r3, r1, sl, ror #10
    9860:			; <UNDEFINED> instruction: 0x4604b510
    9864:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    9868:			; <UNDEFINED> instruction: 0xf7f8b108
    986c:	strtmi	lr, [r0], -r0, lsl #28
    9870:			; <UNDEFINED> instruction: 0x4010e8bd
    9874:	bllt	11c785c <__assert_fail@plt+0x11c53b4>
    9878:	push	{r1, r3, r5, r9, fp, lr}
    987c:	blx	fec5a844 <__assert_fail@plt+0xfec5839c>
    9880:	blmi	a86a8c <__assert_fail@plt+0xa845e4>
    9884:	stmdbeq	r4!, {r1, r3, r4, r5, r6, sl, lr}^
    9888:	stmdacs	r0, {r0, r1, r7, ip, sp, pc}
    988c:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    9890:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9894:			; <UNDEFINED> instruction: 0xf04f9301
    9898:	stccs	3, cr0, [r0], {-0}
    989c:	andvs	sp, ip, sp, lsr r1
    98a0:	strmi	r4, [sp], -r6, lsl #12
    98a4:	stcl	7, cr15, [r2], {248}	; 0xf8
    98a8:	strtmi	r4, [r0], r9, ror #13
    98ac:	andvs	r4, r4, r7, lsl #12
    98b0:			; <UNDEFINED> instruction: 0xf7f86830
    98b4:			; <UNDEFINED> instruction: 0x4604ed94
    98b8:			; <UNDEFINED> instruction: 0xf7f8b1f8
    98bc:	stclvc	12, cr14, [r2], #424	; 0x1a8
    98c0:			; <UNDEFINED> instruction: 0xf8336803
    98c4:	ldreq	r3, [fp, #-18]	; 0xffffffee
    98c8:	stmdavs	r8!, {r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}
    98cc:	ldrcc	sp, [r3], #-1297	; 0xfffffaef
    98d0:	strbmi	r2, [r9], -sl, lsl #4
    98d4:	andhi	pc, r0, r7, asr #17
    98d8:			; <UNDEFINED> instruction: 0xf7f84620
    98dc:	ldrdvs	lr, [r8], -r2	; <UNPREDICTABLE>
    98e0:	stmdblt	fp!, {r0, r1, r3, r4, r5, fp, sp, lr}^
    98e4:	addsmi	r9, ip, #0, 22
    98e8:	tstlt	r3, sl
    98ec:	mulcc	r0, r3, r9
    98f0:	stmdacs	r0, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
    98f4:	ldrdcs	sp, [r0], -ip
    98f8:	ldmdavs	fp!, {r2, sp, lr, pc}
    98fc:	tstlt	fp, r1
    9900:	rscscc	pc, pc, pc, asr #32
    9904:	blmi	21c130 <__assert_fail@plt+0x219c88>
    9908:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    990c:	blls	6397c <__assert_fail@plt+0x614d4>
    9910:	qaddle	r4, sl, r5
    9914:	pop	{r0, r1, ip, sp, pc}
    9918:			; <UNDEFINED> instruction: 0xf06f83f0
    991c:			; <UNDEFINED> instruction: 0xe7f10015
    9920:	bl	1747908 <__assert_fail@plt+0x1745460>
    9924:	andeq	r3, r1, r0, lsl r5
    9928:	andeq	r0, r0, r0, asr #4
    992c:	andeq	r3, r1, ip, lsl #9
    9930:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    9934:	svclt	0x0000e6b6
    9938:	andeq	r2, r0, r6, asr #16
    993c:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    9940:	svclt	0x0000e6b0
    9944:	andeq	r2, r0, r2, asr #16
    9948:	tstcs	r0, r0, lsl r5
    994c:			; <UNDEFINED> instruction: 0xf7f82001
    9950:	strmi	lr, [r4], -r8, ror #20
    9954:	stmdami	r7, {r3, r4, r5, r8, ip, sp, pc}
    9958:			; <UNDEFINED> instruction: 0xf7f84478
    995c:	strhtvs	lr, [r0], -ip
    9960:	strtmi	fp, [r0], -r8, lsl #2
    9964:			; <UNDEFINED> instruction: 0x4620bd10
    9968:			; <UNDEFINED> instruction: 0xf7f82400
    996c:	strtmi	lr, [r0], -lr, asr #21
    9970:	svclt	0x0000bd10
    9974:	andeq	r2, r0, r0, lsr r8
    9978:			; <UNDEFINED> instruction: 0x4604b510
    997c:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    9980:			; <UNDEFINED> instruction: 0xf7f8b108
    9984:			; <UNDEFINED> instruction: 0x4620ed74
    9988:			; <UNDEFINED> instruction: 0x4010e8bd
    998c:	blt	feec7974 <__assert_fail@plt+0xfeec54cc>
    9990:	vmlane.f64	d7, d10, d3
    9994:	svclt	0x00186041
    9998:	vhsub.u32	d18, d2, d1
    999c:	movwvc	r0, #13056	; 0x3300
    99a0:	svclt	0x00004770
    99a4:	addvs	r7, r1, r3, lsl #22
    99a8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    99ac:	ldrbmi	r7, [r0, -r3, lsl #6]!
    99b0:	svcmi	0x00f0e92d
    99b4:			; <UNDEFINED> instruction: 0xf381fab1
    99b8:			; <UNDEFINED> instruction: 0xf5ad4d63
    99bc:	stclmi	13, cr5, [r3], #-24	; 0xffffffe8
    99c0:	ldrbtmi	fp, [sp], #-129	; 0xffffff7f
    99c4:			; <UNDEFINED> instruction: 0xf50d095b
    99c8:	stmdacs	r0, {r0, r2, r9, ip, lr}
    99cc:	movwcs	fp, #7944	; 0x1f08
    99d0:	eorscc	r5, ip, #44, 18	; 0xb0000
    99d4:	andsvs	r6, r4, r4, lsr #16
    99d8:	streq	pc, [r0], #-79	; 0xffffffb1
    99dc:			; <UNDEFINED> instruction: 0xf0402b00
    99e0:	andvs	r8, fp, sp, lsr #1
    99e4:	strmi	r4, [r9], r5, lsl #12
    99e8:	stc	7, cr15, [r0], #-992	; 0xfffffc20
    99ec:	ldrdge	pc, [r0, #-143]!	; 0xffffff71
    99f0:	ldrbtmi	sl, [sl], #3935	; 0xf5f
    99f4:	stmdavs	r8!, {r7, r9, sl, lr}
    99f8:			; <UNDEFINED> instruction: 0xf8c82600
    99fc:			; <UNDEFINED> instruction: 0xf7f86000
    9a00:	strmi	lr, [r4], -lr, ror #25
    9a04:			; <UNDEFINED> instruction: 0xf0002800
    9a08:			; <UNDEFINED> instruction: 0xf7f88091
    9a0c:	vstmiavc	r2!, {d30-<overflow reg d62>}
    9a10:			; <UNDEFINED> instruction: 0xf8336803
    9a14:	ldreq	r3, [r9, #-18]	; 0xffffffee
    9a18:	blvc	aff1d4 <__assert_fail@plt+0xafcd2c>
    9a1c:			; <UNDEFINED> instruction: 0x079a3413
    9a20:			; <UNDEFINED> instruction: 0x07dbd458
    9a24:	vst3.16	{d29,d31,d33}, [pc :128]!
    9a28:	andcs	r5, r1, #0, 6
    9a2c:			; <UNDEFINED> instruction: 0x46384619
    9a30:	strge	lr, [r0], #-2509	; 0xfffff633
    9a34:	stc	7, cr15, [r6, #-992]!	; 0xfffffc20
    9a38:			; <UNDEFINED> instruction: 0xf7f86828
    9a3c:			; <UNDEFINED> instruction: 0xf44fece2
    9a40:	ldrtmi	r2, [r9], -r0, lsl #4
    9a44:	bl	ff547a2c <__assert_fail@plt+0xff545584>
    9a48:	blle	ff513a50 <__assert_fail@plt+0xff5115a8>
    9a4c:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    9a50:	stmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a54:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    9a58:	strmi	sp, [r2], -sp, asr #1
    9a5c:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    9a60:	mrcge	6, 0, r4, cr0, cr8, {1}
    9a64:	b	15c7a4c <__assert_fail@plt+0x15c55a4>
    9a68:	ldrbmi	r4, [r8], -r3, lsl #12
    9a6c:	ldccc	8, cr15, [r0], #-280	; 0xfffffee8
    9a70:	stcl	7, cr15, [ip], #-992	; 0xfffffc20
    9a74:	ldccc	8, cr15, [r0], #-344	; 0xfffffea8
    9a78:	bleq	c46118 <__assert_fail@plt+0xc43c70>
    9a7c:	adcsle	r2, sl, r0, lsl #22
    9a80:	bge	7dbf5c <__assert_fail@plt+0x7d9ab4>
    9a84:	andls	r4, r3, #56, 12	; 0x3800000
    9a88:			; <UNDEFINED> instruction: 0xf7f84479
    9a8c:	stmdacs	r1, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    9a90:	bls	fe15c <__assert_fail@plt+0xfbcb4>
    9a94:	ldrmi	r6, [r0], -r9, ror #16
    9a98:	stmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a9c:			; <UNDEFINED> instruction: 0xd1aa2800
    9aa0:	ldrbmi	r2, [r9], -r0, lsl #6
    9aa4:	strtmi	r2, [r0], -sl, lsl #4
    9aa8:	andcc	pc, r0, r8, asr #17
    9aac:	ldccc	8, cr15, [r0], #-280	; 0xfffffee8
    9ab0:	stmib	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9ab4:	andeq	pc, r0, r9, asr #17
    9ab8:	ldrdeq	pc, [r0], -r8
    9abc:			; <UNDEFINED> instruction: 0xf856bb28
    9ac0:	adcmi	r3, r3, #48, 24	; 0x3000
    9ac4:	movwlt	sp, #45059	; 0xb003
    9ac8:	mulcc	r0, r3, r9
    9acc:			; <UNDEFINED> instruction: 0xf04fb1f3
    9ad0:	ldrsh	r3, [fp], -pc	; <UNPREDICTABLE>
    9ad4:			; <UNDEFINED> instruction: 0xf10d6828
    9ad8:			; <UNDEFINED> instruction: 0xf7f80b10
    9adc:			; <UNDEFINED> instruction: 0x4622ec92
    9ae0:			; <UNDEFINED> instruction: 0x9600465b
    9ae4:	andcs	r4, r3, r1, lsl #12
    9ae8:	b	fea47ad0 <__assert_fail@plt+0xfea45628>
    9aec:	orrle	r2, r2, r0, lsl #16
    9af0:			; <UNDEFINED> instruction: 0x3018f8db
    9af4:	addsmi	r6, sl, #11141120	; 0xaa0000
    9af8:	svcge	0x007df47f
    9afc:	ldrbeq	r7, [fp, fp, lsr #22]
    9b00:	cfcmpsge	sp, mvf0, mvf1
    9b04:	bleq	445f40 <__assert_fail@plt+0x443a98>
    9b08:	submi	lr, r0, #52953088	; 0x3280000
    9b0c:			; <UNDEFINED> instruction: 0xf50d4913
    9b10:	bmi	39e72c <__assert_fail@plt+0x39c284>
    9b14:	ldrbtmi	r3, [r9], #-828	; 0xfffffcc4
    9b18:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    9b1c:	subsmi	r6, r1, sl, lsl r8
    9b20:			; <UNDEFINED> instruction: 0xf50dd10f
    9b24:	andlt	r5, r1, r6, lsl #26
    9b28:	svchi	0x00f0e8bd
    9b2c:	ldrdcc	pc, [r0], -r8
    9b30:	blcs	11b3c <__assert_fail@plt+0xf694>
    9b34:			; <UNDEFINED> instruction: 0xf04fd0ea
    9b38:			; <UNDEFINED> instruction: 0xe7e730ff
    9b3c:	andseq	pc, r5, pc, rrx
    9b40:			; <UNDEFINED> instruction: 0xf7f8e7e4
    9b44:	svclt	0x0000ea4c
    9b48:	ldrdeq	r3, [r1], -r2
    9b4c:	andeq	r0, r0, r0, asr #4
    9b50:	muleq	r0, lr, r7
    9b54:	andeq	r1, r0, sl, asr #22
    9b58:	andeq	r2, r0, r0, lsl r7
    9b5c:	andeq	r3, r1, lr, ror r2
    9b60:	vmla.f<illegal width 8>	d18, d16, d2[0]
    9b64:			; <UNDEFINED> instruction: 0xf7f80108
    9b68:	svclt	0x0000ba7d
    9b6c:			; <UNDEFINED> instruction: 0x4614b570
    9b70:	addlt	r4, r4, r1, lsr #20
    9b74:	strmi	r4, [r5], -r1, lsr #22
    9b78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9b7c:	movwls	r6, #14363	; 0x381b
    9b80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9b84:	tstlt	r1, #11534336	; 0xb00000
    9b88:	stmdage	r2, {r0, r2, r3, r4, r9, fp, lr}
    9b8c:	strls	r2, [r0], #-257	; 0xfffffeff
    9b90:			; <UNDEFINED> instruction: 0xf7f8447a
    9b94:	stmdacs	r0, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    9b98:	eorscs	sp, pc, r8, lsr #22
    9b9c:	mcrr	7, 15, pc, r8, cr8	; <UNPREDICTABLE>
    9ba0:	stmdals	r2, {r1, r2, r9, sl, lr}
    9ba4:			; <UNDEFINED> instruction: 0xffdcf7ff
    9ba8:	ldrtmi	r4, [r0], -r4, lsl #12
    9bac:	mcrr	7, 15, pc, r0, cr8	; <UNPREDICTABLE>
    9bb0:	andsle	r1, r6, r3, ror #24
    9bb4:	eorvs	r9, fp, r2, lsl #22
    9bb8:	blmi	41c408 <__assert_fail@plt+0x419f60>
    9bbc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9bc0:	blls	e3c30 <__assert_fail@plt+0xe1788>
    9bc4:	tstle	r4, sl, asr r0
    9bc8:	andlt	r4, r4, r0, lsr #12
    9bcc:	stmdami	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    9bd0:			; <UNDEFINED> instruction: 0xf7f84478
    9bd4:			; <UNDEFINED> instruction: 0x4603ea92
    9bd8:	bicsle	r2, r5, r0, lsl #16
    9bdc:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    9be0:	stmdals	r2, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    9be4:	ldmib	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9be8:	strb	r2, [r4, r0, lsl #6]!
    9bec:	ldrbtcc	pc, [pc], #79	; 9bf4 <__assert_fail@plt+0x774c>	; <UNPREDICTABLE>
    9bf0:			; <UNDEFINED> instruction: 0xf7f8e7e2
    9bf4:	svclt	0x0000e9f4
    9bf8:	andeq	r3, r1, ip, lsl r2
    9bfc:	andeq	r0, r0, r0, asr #4
    9c00:	andeq	r2, r0, r8, lsr #12
    9c04:	ldrdeq	r3, [r1], -r8
    9c08:	andeq	r2, r0, r0, ror #11
    9c0c:	andeq	r2, r0, sl, asr #11
    9c10:			; <UNDEFINED> instruction: 0x460ab570
    9c14:	tstmi	r6, r0, asr #4	; <UNPREDICTABLE>
    9c18:			; <UNDEFINED> instruction: 0xf7f84605
    9c1c:	vmovne.32	d20[0], lr
    9c20:	strtmi	sp, [r0], -r1, lsl #22
    9c24:			; <UNDEFINED> instruction: 0x4628bd70
    9c28:	stmib	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c2c:	blle	ffe11444 <__assert_fail@plt+0xffe0ef9c>
    9c30:			; <UNDEFINED> instruction: 0xf7f82101
    9c34:	vmovne.32	d18[0], lr
    9c38:			; <UNDEFINED> instruction: 0xf042db07
    9c3c:	tstcs	r2, r1, lsl #4
    9c40:			; <UNDEFINED> instruction: 0xf7f84620
    9c44:	stmdacs	r0, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
    9c48:			; <UNDEFINED> instruction: 0xf7f8daeb
    9c4c:			; <UNDEFINED> instruction: 0x4605eaf0
    9c50:	stmdavs	lr!, {r5, r9, sl, lr}
    9c54:	ldrbtcc	pc, [pc], #79	; 9c5c <__assert_fail@plt+0x77b4>	; <UNPREDICTABLE>
    9c58:	stc	7, cr15, [r2], {248}	; 0xf8
    9c5c:	strb	r6, [r0, lr, lsr #32]!
    9c60:	blt	1f47c48 <__assert_fail@plt+0x1f457a0>
    9c64:	mvnsmi	lr, #737280	; 0xb4000
    9c68:	suble	r2, fp, r0, lsl #16
    9c6c:	mulcc	r0, r0, r9
    9c70:	suble	r2, r7, r0, lsl #22
    9c74:			; <UNDEFINED> instruction: 0xf7f84689
    9c78:	strmi	lr, [r7], -ip, lsr #19
    9c7c:	suble	r2, r4, r0, lsl #16
    9c80:	mulcc	r0, r0, r9
    9c84:	svclt	0x00062b2f
    9c88:			; <UNDEFINED> instruction: 0xf9901c45
    9c8c:	strmi	r3, [r5], -r1
    9c90:			; <UNDEFINED> instruction: 0x262fb3b3
    9c94:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9c98:			; <UNDEFINED> instruction: 0xf880e00a
    9c9c:			; <UNDEFINED> instruction: 0xf9958000
    9ca0:	bllt	d5ca8 <__assert_fail@plt+0xd3800>
    9ca4:			; <UNDEFINED> instruction: 0xf8054625
    9ca8:			; <UNDEFINED> instruction: 0xf9946b01
    9cac:	teqlt	fp, #1
    9cb0:	strtmi	r2, [r8], -pc, lsr #2
    9cb4:	b	fe5c7c9c <__assert_fail@plt+0xfe5c57f4>
    9cb8:	stmdacs	r0, {r2, r9, sl, lr}
    9cbc:			; <UNDEFINED> instruction: 0xf995d1ed
    9cc0:	mvnlt	r3, r0
    9cc4:	ldrtmi	r4, [r8], -r9, asr #12
    9cc8:	b	ff747cb0 <__assert_fail@plt+0xff745808>
    9ccc:			; <UNDEFINED> instruction: 0xb1b84605
    9cd0:	b	feb47cb8 <__assert_fail@plt+0xfeb45810>
    9cd4:	blcs	463ce8 <__assert_fail@plt+0x461840>
    9cd8:			; <UNDEFINED> instruction: 0x4638d012
    9cdc:	ldmdb	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9ce0:	pop	{r3, r5, r9, sl, lr}
    9ce4:			; <UNDEFINED> instruction: 0x464983f8
    9ce8:			; <UNDEFINED> instruction: 0xf7f84638
    9cec:	strmi	lr, [r5], -ip, asr #21
    9cf0:	sbcsle	r2, r7, r0, lsl #16
    9cf4:	b	fe6c7cdc <__assert_fail@plt+0xfe6c5834>
    9cf8:	blcs	463d0c <__assert_fail@plt+0x461864>
    9cfc:	ubfx	sp, r2, #1, #13
    9d00:	strb	r2, [sl, r0, lsl #10]!
    9d04:	ldreq	pc, [r5, #-111]	; 0xffffff91
    9d08:			; <UNDEFINED> instruction: 0xf06fe7ea
    9d0c:	strb	r0, [r7, fp, lsl #10]!
    9d10:	teqlt	r0, r8, lsl #10
    9d14:			; <UNDEFINED> instruction: 0xf7f8212f
    9d18:	tstlt	r0, lr, lsr fp
    9d1c:			; <UNDEFINED> instruction: 0xf8002300
    9d20:	vstrlt	d3, [r8, #-4]
    9d24:	mvnsmi	lr, sp, lsr #18
    9d28:	strmi	r4, [pc], -r4, lsl #12
    9d2c:			; <UNDEFINED> instruction: 0xf7f84690
    9d30:	movwcs	lr, #2686	; 0xa7e
    9d34:	bicslt	r6, ip, r3
    9d38:	mulvs	r0, r4, r9
    9d3c:	strmi	fp, [r5], -r6, asr #3
    9d40:	b	9c7d28 <__assert_fail@plt+0x9c5880>
    9d44:			; <UNDEFINED> instruction: 0xf8336803
    9d48:	ldreq	r3, [fp, #-22]	; 0xffffffea
    9d4c:	andcs	sp, sl, #16, 10	; 0x4000000
    9d50:			; <UNDEFINED> instruction: 0x46204639
    9d54:	b	ec7d3c <__assert_fail@plt+0xec5894>
    9d58:	andeq	pc, r0, r8, asr #17
    9d5c:	stmdblt	r0!, {r3, r5, fp, sp, lr}
    9d60:	adcmi	r6, r3, #3866624	; 0x3b0000
    9d64:	pop	{r2, ip, lr, pc}
    9d68:	submi	r8, r0, #240, 2	; 0x3c
    9d6c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9d70:	andseq	pc, r5, pc, rrx
    9d74:	svclt	0x0000e7f7
    9d78:			; <UNDEFINED> instruction: 0x460eb570
    9d7c:			; <UNDEFINED> instruction: 0x46044615
    9d80:	b	fefc7d68 <__assert_fail@plt+0xfefc58c0>
    9d84:			; <UNDEFINED> instruction: 0xb126b150
    9d88:	tsteq	pc, #4, 2	; <UNPREDICTABLE>
    9d8c:	addseq	r0, fp, fp, asr r9
    9d90:	tstlt	sp, r3, lsr r0
    9d94:			; <UNDEFINED> instruction: 0xf024341f
    9d98:	eorvs	r0, ip, pc, lsl r4
    9d9c:	svclt	0x0000bd70
    9da0:	blt	1f47d88 <__assert_fail@plt+0x1f458e0>
    9da4:	andcs	r4, r0, #638976	; 0x9c000
    9da8:			; <UNDEFINED> instruction: 0xf44f4b27
    9dac:	ldrblt	r6, [r0, #0]!
    9db0:	addlt	r4, r3, r9, ror r4
    9db4:	strvs	pc, [r0, -pc, asr #8]
    9db8:	strbtmi	r5, [lr], -fp, asr #17
    9dbc:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
    9dc0:			; <UNDEFINED> instruction: 0xf04f9301
    9dc4:			; <UNDEFINED> instruction: 0xf7ff0300
    9dc8:			; <UNDEFINED> instruction: 0x4604ffd7
    9dcc:	eors	fp, r4, r8, asr r9
    9dd0:			; <UNDEFINED> instruction: 0x4620007f
    9dd4:			; <UNDEFINED> instruction: 0xffe4f7ff
    9dd8:	ldrtmi	r2, [r8], -r0, lsl #4
    9ddc:			; <UNDEFINED> instruction: 0xf7ff4631
    9de0:	strmi	pc, [r4], -fp, asr #31
    9de4:	bls	36b0c <__assert_fail@plt+0x34664>
    9de8:	strtmi	r2, [r0], -r0, lsl #2
    9dec:	b	17c7dd4 <__assert_fail@plt+0x17c592c>
    9df0:	strtmi	r9, [r3], -r0, lsl #20
    9df4:	rscscs	r2, r2, r0, lsl #2
    9df8:	ldmib	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9dfc:	ble	391618 <__assert_fail@plt+0x38f170>
    9e00:	b	547de8 <__assert_fail@plt+0x545940>
    9e04:	svcne	0x0080f5b7
    9e08:			; <UNDEFINED> instruction: 0xf1a36803
    9e0c:	blx	feccaa6c <__assert_fail@plt+0xfecc85c4>
    9e10:	b	1406c24 <__assert_fail@plt+0x140477c>
    9e14:	svclt	0x00a81353
    9e18:	blcs	12a20 <__assert_fail@plt+0x10578>
    9e1c:			; <UNDEFINED> instruction: 0x4620d1d8
    9e20:			; <UNDEFINED> instruction: 0xffbef7ff
    9e24:	bmi	24a1cc <__assert_fail@plt+0x247d24>
    9e28:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9e2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9e30:	subsmi	r9, sl, r1, lsl #22
    9e34:	andlt	sp, r3, r4, lsl #2
    9e38:			; <UNDEFINED> instruction: 0xf04fbdf0
    9e3c:	udf	#8975	; 0x230f
    9e40:	stmia	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e44:	andeq	r2, r1, r4, ror #31
    9e48:	andeq	r0, r0, r0, asr #4
    9e4c:	andeq	r2, r1, sl, ror #30
    9e50:	svcmi	0x00f0e92d
    9e54:	stmibeq	r3, {r0, r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    9e58:	andls	fp, r4, r9, lsl #1
    9e5c:	addhi	pc, r5, r0
    9e60:	blmi	10db6e4 <__assert_fail@plt+0x10d923c>
    9e64:	andcs	r4, r0, r2, lsl #13
    9e68:	movwls	r4, #25723	; 0x647b
    9e6c:	strmi	r4, [fp], r1, asr #22
    9e70:			; <UNDEFINED> instruction: 0x46054690
    9e74:	movwls	r4, #21627	; 0x547b
    9e78:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    9e7c:	bl	fedeeaa0 <__assert_fail@plt+0xfedec5f8>
    9e80:			; <UNDEFINED> instruction: 0xf1050fd5
    9e84:	stmdble	r8, {r0, sl}
    9e88:			; <UNDEFINED> instruction: 0xf005096a
    9e8c:			; <UNDEFINED> instruction: 0xf858031f
    9e90:	blx	891f20 <__assert_fail@plt+0x88fa78>
    9e94:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    9e98:	strtmi	sp, [r5], -fp, lsl #8
    9e9c:	stmiale	lr!, {r0, r3, r5, r7, r8, sl, lr}^
    9ea0:	beq	44d50 <__assert_fail@plt+0x428a8>
    9ea4:	movwcs	r9, #2052	; 0x804
    9ea8:	andcc	pc, r0, sl, lsl #17
    9eac:	pop	{r0, r3, ip, sp, pc}
    9eb0:	strmi	r8, [r1, #4080]!	; 0xff0
    9eb4:	bl	fee003b4 <__assert_fail@plt+0xfedfdf0c>
    9eb8:	ldmdble	fp!, {r2, r4, r6, r7, r8, r9, sl, fp}
    9ebc:			; <UNDEFINED> instruction: 0xf0040963
    9ec0:			; <UNDEFINED> instruction: 0xf858021f
    9ec4:	blx	8d5f58 <__assert_fail@plt+0x8d3ab0>
    9ec8:			; <UNDEFINED> instruction: 0xf012f202
    9ecc:	eorsle	r0, r1, r1, lsl #4
    9ed0:	ldrbtcc	pc, [pc], r9, lsl #2	; <UNPREDICTABLE>
    9ed4:	and	r1, r9, r6, ror fp
    9ed8:	svceq	0x00d3ebb7
    9edc:			; <UNDEFINED> instruction: 0xf858d90f
    9ee0:	blx	8d5f6c <__assert_fail@plt+0x8d3ac4>
    9ee4:	ldrbeq	pc, [fp, ip, lsl #6]	; <UNPREDICTABLE>
    9ee8:	strmi	sp, [r2], -r9, lsl #10
    9eec:	addsmi	r1, r6, #311296	; 0x4c000
    9ef0:	ldceq	0, cr15, [pc], {3}
    9ef4:	andeq	pc, r1, r2, lsl #2
    9ef8:	cmpne	r3, pc, asr #20
    9efc:	bcs	7e6b4 <__assert_fail@plt+0x7c20c>
    9f00:	stmiane	ip!, {r2, r5, ip, lr, pc}
    9f04:			; <UNDEFINED> instruction: 0xf04f9a05
    9f08:			; <UNDEFINED> instruction: 0x465933ff
    9f0c:	stmib	sp, {r4, r6, r9, sl, lr}^
    9f10:	andls	r5, r0, #16777216	; 0x1000000
    9f14:			; <UNDEFINED> instruction: 0xf7f82201
    9f18:	ldrbmi	lr, [r8, #-2742]	; 0xfffff54a
    9f1c:	movwcs	fp, #3892	; 0xf34
    9f20:	b	14d2b2c <__assert_fail@plt+0x14d0684>
    9f24:			; <UNDEFINED> instruction: 0xd11c73d0
    9f28:	bl	feadb138 <__assert_fail@plt+0xfead8c90>
    9f2c:			; <UNDEFINED> instruction: 0x1c650b00
    9f30:	ldr	r2, [r3, r1]!
    9f34:			; <UNDEFINED> instruction: 0xf04f9a06
    9f38:			; <UNDEFINED> instruction: 0x465933ff
    9f3c:	strls	r4, [r1, #-1616]	; 0xfffff9b0
    9f40:	andls	r4, r0, #44, 12	; 0x2c00000
    9f44:			; <UNDEFINED> instruction: 0xf7f82201
    9f48:			; <UNDEFINED> instruction: 0xe7e6ea9e
    9f4c:			; <UNDEFINED> instruction: 0xf04f9907
    9f50:			; <UNDEFINED> instruction: 0x465033ff
    9f54:	strpl	lr, [r1], #-2509	; 0xfffff633
    9f58:	ldrbmi	r9, [r9], -r0, lsl #2
    9f5c:	b	fe4c7f44 <__assert_fail@plt+0xfe4c5a9c>
    9f60:	ldrdcs	lr, [r0], -fp
    9f64:	pop	{r0, r3, ip, sp, pc}
    9f68:			; <UNDEFINED> instruction: 0xf8dd8ff0
    9f6c:			; <UNDEFINED> instruction: 0xe799a010
    9f70:	andeq	r2, r0, r4, ror #6
    9f74:	andeq	r2, r0, r0, ror #6
    9f78:	andeq	r2, r0, lr, asr #6
    9f7c:	mvnsmi	lr, sp, lsr #18
    9f80:	stccc	0, cr0, [r4], {220}	; 0xdc
    9f84:	strmi	r4, [r4], r6, lsl #13
    9f88:	stmdbcs	r0, {r1, r3, r5, r6, sl, ip, lr, pc}
    9f8c:	andcs	sp, r0, r8, rrx
    9f90:	b	1402010 <__assert_fail@plt+0x13ffb68>
    9f94:			; <UNDEFINED> instruction: 0xf0071857
    9f98:			; <UNDEFINED> instruction: 0xf852071f
    9f9c:	blx	a2a044 <__assert_fail@plt+0xa27b9c>
    9fa0:	ldrbeq	pc, [pc, r7, lsl #14]!	; <UNPREDICTABLE>
    9fa4:			; <UNDEFINED> instruction: 0xf045d54a
    9fa8:	stmdacs	r0, {r3, r9, sl}
    9fac:	strbtmi	fp, [r0], -r8, lsl #30
    9fb0:	ldrtmi	r2, [r5], -r9, lsl #28
    9fb4:			; <UNDEFINED> instruction: 0xf106bfc8
    9fb8:	cfstr64le	mvdx0, [r5, #-348]	; 0xfffffea4
    9fbc:	strbtmi	r3, [r6], -r4, lsl #24
    9fc0:	blpl	87fe0 <__assert_fail@plt+0x85b38>
    9fc4:	bl	fe9bf0e8 <__assert_fail@plt+0xfe9bcc40>
    9fc8:	addmi	r0, sp, #58720256	; 0x3800000
    9fcc:	ldrtmi	sp, [r4], r3, asr #32
    9fd0:	svceq	0x00d4ebb3
    9fd4:	stmdbeq	r6!, {r0, r2, r7, r8, r9, sl, fp, ip, sp, pc}^
    9fd8:	ldreq	pc, [pc, #-4]	; 9fdc <__assert_fail@plt+0x7b34>
    9fdc:			; <UNDEFINED> instruction: 0xf8522500
    9fe0:	svclt	0x00886026
    9fe4:			; <UNDEFINED> instruction: 0xf505fa26
    9fe8:	streq	pc, [r1], -r4, lsl #2
    9fec:			; <UNDEFINED> instruction: 0xf005bf88
    9ff0:	bl	feccb3fc <__assert_fail@plt+0xfecc8f54>
    9ff4:	stmdble	sl, {r1, r2, r4, r6, r7, r8, r9, sl, fp}
    9ff8:			; <UNDEFINED> instruction: 0xf0060977
    9ffc:			; <UNDEFINED> instruction: 0xf852061f
    a000:	blx	9e60a4 <__assert_fail@plt+0x9e3bfc>
    a004:	ldrbeq	pc, [r7, r6, lsl #12]!	; <UNPREDICTABLE>
    a008:			; <UNDEFINED> instruction: 0xf045bf48
    a00c:	cfstr32ne	mvfx0, [r6], #8
    a010:	svceq	0x00d6ebb3
    a014:	ldmdbeq	r7!, {r1, r3, r8, fp, ip, lr, pc}^
    a018:	ldreq	pc, [pc], -r6
    a01c:	eorvc	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    a020:			; <UNDEFINED> instruction: 0xf606fa27
    a024:	svclt	0x004807f6
    a028:	streq	pc, [r4, #-69]	; 0xffffffbb
    a02c:	blx	fec113d0 <__assert_fail@plt+0xfec0ef28>
    a030:	bl	fed07a38 <__assert_fail@plt+0xfed05590>
    a034:	b	13cdf98 <__assert_fail@plt+0x13cbaf0>
    a038:	stmiale	sl!, {r1, r2, r4, r6, r9, sl, ip}
    a03c:	svclt	0x00082d00
    a040:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    a044:	uqadd16mi	fp, r0, r8
    a048:	strbtmi	r3, [r6], -r4, lsl #24
    a04c:	ldreq	pc, [r0, #-261]!	; 0xfffffefb
    a050:	blpl	88070 <__assert_fail@plt+0x85bc8>
    a054:	movwcs	sp, #1463	; 0x5b7
    a058:			; <UNDEFINED> instruction: 0xb1207033
    a05c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a060:			; <UNDEFINED> instruction: 0xf80c2300
    a064:	strbtmi	r3, [r0], -r1, lsl #18
    a068:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a06c:	ldrbmi	lr, [r0, sp, lsr #18]!
    a070:	strmi	r4, [r9], r7, lsl #12
    a074:			; <UNDEFINED> instruction: 0xf7f84692
    a078:	stmdacs	r1, {r4, r5, r7, fp, sp, lr, pc}
    a07c:	ldrbtcc	pc, [pc], #256	; a084 <__assert_fail@plt+0x7bdc>	; <UNPREDICTABLE>
    a080:	stmdble	r2, {r2, r3, r4, r5, sl, lr}
    a084:	blcs	c28178 <__assert_fail@plt+0xc25cd0>
    a088:	ldrbmi	sp, [r2], -r6, rrx
    a08c:	strbmi	r2, [r8], -r0, lsl #2
    a090:	stmdb	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a094:	svclt	0x009c42a7
    a098:			; <UNDEFINED> instruction: 0xf04f2500
    a09c:	ldmdale	r8, {r0, fp}^
    a0a0:	mulvs	r0, r4, r9
    a0a4:	svclt	0x00042e2c
    a0a8:			; <UNDEFINED> instruction: 0x6c01f914
    a0ac:	ldrbtcc	pc, [pc], #260	; a0b4 <__assert_fail@plt+0x7c0c>	; <UNPREDICTABLE>
    a0b0:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    a0b4:	stmdble	r9, {r0, r3, r8, r9, fp, sp}
    a0b8:	ldmda	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0bc:			; <UNDEFINED> instruction: 0xf8536803
    a0c0:			; <UNDEFINED> instruction: 0xf1a33026
    a0c4:	bcs	14aa50 <__assert_fail@plt+0x1485a8>
    a0c8:	blcc	16001fc <__assert_fail@plt+0x15fdd54>
    a0cc:	strle	r0, [ip, #-2010]	; 0xfffff826
    a0d0:	svceq	0x00d5ebba
    a0d4:	stmdbeq	r8!, {r0, r3, r8, fp, ip, lr, pc}^
    a0d8:	andseq	pc, pc, #5
    a0dc:			; <UNDEFINED> instruction: 0xf102fa08
    a0e0:	eorcs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    a0e4:			; <UNDEFINED> instruction: 0xf849430a
    a0e8:	ldreq	r2, [lr, r0, lsr #32]
    a0ec:	cfstr64ne	mvdx13, [sl], #-52	; 0xffffffcc
    a0f0:	svceq	0x00d2ebba
    a0f4:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    a0f8:	andseq	pc, pc, #2
    a0fc:	vpmax.s8	d15, d2, d8
    a100:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    a104:			; <UNDEFINED> instruction: 0xf849430a
    a108:	ldrbeq	r2, [r8, -r0, lsr #32]
    a10c:	cfstr32ne	mvfx13, [sl], #52	; 0x34
    a110:	svceq	0x00d2ebba
    a114:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    a118:	andseq	pc, pc, #2
    a11c:	vpmax.s8	d15, d2, d8
    a120:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    a124:			; <UNDEFINED> instruction: 0xf849430a
    a128:	ldreq	r2, [r9, -r0, lsr #32]
    a12c:	cfstr64ne	mvdx13, [fp], #52	; 0x34
    a130:	svceq	0x00d3ebba
    a134:	ldmdbeq	r9, {r0, r3, r8, fp, ip, lr, pc}^
    a138:	tsteq	pc, #3	; <UNPREDICTABLE>
    a13c:	vpmax.u8	d15, d3, d8
    a140:	eorcs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    a144:			; <UNDEFINED> instruction: 0xf8494313
    a148:	stccc	0, cr3, [r1], {33}	; 0x21
    a14c:	adcmi	r3, r7, #4, 10	; 0x1000000
    a150:	andcs	sp, r0, r6, lsr #19
    a154:			; <UNDEFINED> instruction: 0x87f0e8bd
    a158:	blcs	1e2834c <__assert_fail@plt+0x1e25ea4>
    a15c:	strcc	fp, [r2, -r8, lsl #30]
    a160:			; <UNDEFINED> instruction: 0xf04fe793
    a164:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    a168:	svclt	0x000087f0
    a16c:	svcmi	0x00f0e92d
    a170:	ldclmi	0, cr11, [r2, #-556]	; 0xfffffdd4
    a174:	movwls	r4, #9743	; 0x260f
    a178:	blmi	1452580 <__assert_fail@plt+0x14500d8>
    a17c:			; <UNDEFINED> instruction: 0x4616447d
    a180:	ldrtmi	r4, [r8], -r4, lsl #12
    a184:	stmiaeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    a188:			; <UNDEFINED> instruction: 0xf10d58eb
    a18c:			; <UNDEFINED> instruction: 0xf10d0a18
    a190:	ldmdavs	fp, {r2, r4, r8, r9, fp}
    a194:			; <UNDEFINED> instruction: 0xf04f9309
    a198:	mrsls	r0, SP_abt
    a19c:	stm	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a1a0:	suble	r2, sl, r0, lsl #24
    a1a4:	strtmi	r2, [r0], -ip, lsr #2
    a1a8:	ldmda	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a1ac:	smlabblt	r8, r1, r6, r4
    a1b0:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    a1b4:	ldrbmi	r4, [r2], -r0, lsr #12
    a1b8:			; <UNDEFINED> instruction: 0xf7ff4659
    a1bc:			; <UNDEFINED> instruction: 0x9003fdb3
    a1c0:	cmnle	r7, r0, lsl #16
    a1c4:	strcs	r9, [r1, #-3078]	; 0xfffff3fa
    a1c8:	stmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
    a1cc:			; <UNDEFINED> instruction: 0xb1a34507
    a1d0:	ldrmi	r2, [r8], -sp, lsr #2
    a1d4:			; <UNDEFINED> instruction: 0xf7f89301
    a1d8:	strmi	lr, [r2], -r6, lsl #16
    a1dc:	blls	76784 <__assert_fail@plt+0x742dc>
    a1e0:	strtmi	r2, [sl], #-300	; 0xfffffed4
    a1e4:	ldrmi	r9, [r8], -r1, lsl #4
    a1e8:	svc	0x00fcf7f7
    a1ec:	strmi	r9, [r3], -r1, lsl #20
    a1f0:	eorsle	r2, r8, r0, lsl #16
    a1f4:	addsmi	r4, r3, #721420288	; 0x2b000000
    a1f8:			; <UNDEFINED> instruction: 0x46a4d834
    a1fc:			; <UNDEFINED> instruction: 0xf04f9b02
    a200:	cdpne	14, 1, cr0, cr8, cr1, {0}
    a204:	andcs	fp, r1, r8, lsl pc
    a208:	svclt	0x008c45a0
    a20c:			; <UNDEFINED> instruction: 0xf0002300
    a210:	ldmiblt	fp, {r0, r8, r9}^
    a214:	svceq	0x00d4ebb6
    a218:	stmdbeq	r1!, {r0, r3, r8, fp, ip, lr, pc}^
    a21c:	tsteq	pc, #4	; <UNPREDICTABLE>
    a220:	vpmax.s8	d15, d3, d14
    a224:	eorcc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    a228:			; <UNDEFINED> instruction: 0xf8474313
    a22c:	strtmi	r3, [ip], #-33	; 0xffffffdf
    a230:	stmible	r9!, {r2, r5, r6, r8, sl, lr}^
    a234:	stccs	6, cr4, [r0], {76}	; 0x4c
    a238:	blls	17e910 <__assert_fail@plt+0x17c468>
    a23c:	teqlt	r3, r0, lsr #12
    a240:	muleq	r0, r3, r9
    a244:	svclt	0x00183800
    a248:	and	r2, r0, r1
    a24c:	bmi	75225c <__assert_fail@plt+0x74fdb4>
    a250:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    a254:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a258:	subsmi	r9, sl, r9, lsl #22
    a25c:	andlt	sp, fp, ip, lsr #2
    a260:	svchi	0x00f0e8bd
    a264:	ldrmi	r9, [r0], -r3, lsl #26
    a268:	bge	1dbbd4 <__assert_fail@plt+0x1d972c>
    a26c:			; <UNDEFINED> instruction: 0xf7ff9301
    a270:	blls	897dc <__assert_fail@plt+0x87334>
    a274:	stmdals	r5, {r4, r5, r6, r7, r8, fp, ip, sp, pc}
    a278:			; <UNDEFINED> instruction: 0xf990b170
    a27c:	movwls	r2, #4096	; 0x1000
    a280:	teqcs	sl, r2, asr r1
    a284:	svc	0x00aef7f7
    a288:	blls	76750 <__assert_fail@plt+0x742a8>
    a28c:	addsmi	r3, r8, #1
    a290:			; <UNDEFINED> instruction: 0xf045bf38
    a294:	pushlt	{r0, r8, sl}
    a298:			; <UNDEFINED> instruction: 0x4c06e9dd
    a29c:	stmdale	r9, {r2, r5, r6, r8, sl, lr}
    a2a0:	str	r9, [fp, r8, lsl #26]!
    a2a4:	ldrbmi	sl, [r9], -r8, lsl #20
    a2a8:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    a2ac:	blls	2386f4 <__assert_fail@plt+0x23624c>
    a2b0:	mvnsle	r2, r0, lsl #22
    a2b4:	strb	r2, [sl, r1]
    a2b8:	mrc	7, 4, APSR_nzcv, cr0, cr7, {7}
    a2bc:	andeq	r2, r1, r8, lsl ip
    a2c0:	andeq	r0, r0, r0, asr #4
    a2c4:	andeq	r2, r1, r2, asr #22
    a2c8:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    a2cc:	svclt	0x0000e002
    a2d0:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    a2d4:	b	13f779c <__assert_fail@plt+0x13f52f4>
    a2d8:	b	13cb3e4 <__assert_fail@plt+0x13c8f3c>
    a2dc:	b	fe50b7f0 <__assert_fail@plt+0xfe509348>
    a2e0:	svclt	0x00080f05
    a2e4:	svceq	0x0002ea90
    a2e8:	b	1539f6c <__assert_fail@plt+0x1537ac4>
    a2ec:	b	154d2f4 <__assert_fail@plt+0x154ae4c>
    a2f0:	b	1fcd300 <__assert_fail@plt+0x1fcae58>
    a2f4:	b	1fe148c <__assert_fail@plt+0x1fdefe4>
    a2f8:			; <UNDEFINED> instruction: 0xf0005c65
    a2fc:	b	13ea68c <__assert_fail@plt+0x13e81e4>
    a300:	bl	ff51f458 <__assert_fail@plt+0xff51cfb0>
    a304:	svclt	0x00b85555
    a308:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    a30c:	b	fe01b3c4 <__assert_fail@plt+0xfe018f1c>
    a310:	b	fe04ab20 <__assert_fail@plt+0xfe048678>
    a314:	b	fe08af28 <__assert_fail@plt+0xfe088a80>
    a318:	b	fe0ca320 <__assert_fail@plt+0xfe0c7e78>
    a31c:	b	fe00a728 <__assert_fail@plt+0xfe008280>
    a320:	b	fe04ab30 <__assert_fail@plt+0xfe048688>
    a324:	ldccs	3, cr0, [r6, #-12]!
    a328:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    a32c:	svcmi	0x0000f011
    a330:	tstcc	r1, pc, asr #20
    a334:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    a338:	tstcc	r1, ip, asr #20
    a33c:	submi	sp, r0, #2
    a340:	cmpeq	r1, r1, ror #22
    a344:	svcmi	0x0000f013
    a348:	movwcc	lr, #14927	; 0x3a4f
    a34c:	tstcc	r3, #76, 20	; 0x4c000
    a350:	subsmi	sp, r2, #2
    a354:	movteq	lr, #15203	; 0x3b63
    a358:	svceq	0x0005ea94
    a35c:	adchi	pc, r7, r0
    a360:	streq	pc, [r1], #-420	; 0xfffffe5c
    a364:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    a368:	blx	c0fa4 <__assert_fail@plt+0xbeafc>
    a36c:	blx	8c93ac <__assert_fail@plt+0x8c6f04>
    a370:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    a374:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    a378:	vpmax.s8	d15, d14, d3
    a37c:	blx	10d0584 <__assert_fail@plt+0x10ce0dc>
    a380:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    a384:			; <UNDEFINED> instruction: 0xf1a5e00e
    a388:			; <UNDEFINED> instruction: 0xf10e0520
    a38c:	bcs	4dc14 <__assert_fail@plt+0x4b76c>
    a390:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    a394:			; <UNDEFINED> instruction: 0xf04cbf28
    a398:	blx	10cd3a8 <__assert_fail@plt+0x10caf00>
    a39c:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    a3a0:	mvnvc	lr, r1, asr fp
    a3a4:	strmi	pc, [r0, #-1]
    a3a8:			; <UNDEFINED> instruction: 0xf04fd507
    a3ac:			; <UNDEFINED> instruction: 0xf1dc0e00
    a3b0:	bl	1f8d3b8 <__assert_fail@plt+0x1f8af10>
    a3b4:	bl	1b8a3bc <__assert_fail@plt+0x1b87f14>
    a3b8:			; <UNDEFINED> instruction: 0xf5b10101
    a3bc:	tstle	fp, #128, 30	; 0x200
    a3c0:	svcne	0x0000f5b1
    a3c4:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    a3c8:	eorseq	lr, r0, pc, asr sl
    a3cc:			; <UNDEFINED> instruction: 0x0c3cea4f
    a3d0:	streq	pc, [r1], #-260	; 0xfffffefc
    a3d4:	subpl	lr, r4, #323584	; 0x4f000
    a3d8:	svceq	0x0080f512
    a3dc:	addshi	pc, sl, r0, lsl #1
    a3e0:	svcmi	0x0000f1bc
    a3e4:	b	17fa00c <__assert_fail@plt+0x17f7b64>
    a3e8:			; <UNDEFINED> instruction: 0xf1500c50
    a3ec:	bl	104a3f4 <__assert_fail@plt+0x1047f4c>
    a3f0:	b	105e808 <__assert_fail@plt+0x105c360>
    a3f4:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    a3f8:	mcrreq	10, 5, lr, ip, cr15
    a3fc:	bl	105a904 <__assert_fail@plt+0x105845c>
    a400:	stfccs	f0, [r1], {1}
    a404:			; <UNDEFINED> instruction: 0xf5b1bf28
    a408:	rscle	r1, r9, #128, 30	; 0x200
    a40c:	svceq	0x0000f091
    a410:	strmi	fp, [r1], -r4, lsl #30
    a414:	blx	fec5241c <__assert_fail@plt+0xfec4ff74>
    a418:	svclt	0x0008f381
    a41c:			; <UNDEFINED> instruction: 0xf1a33320
    a420:			; <UNDEFINED> instruction: 0xf1b3030b
    a424:	ble	30acac <__assert_fail@plt+0x308804>
    a428:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    a42c:	ldfeqd	f7, [r4], {2}
    a430:	andeq	pc, ip, #-2147483600	; 0x80000030
    a434:			; <UNDEFINED> instruction: 0xf00cfa01
    a438:			; <UNDEFINED> instruction: 0xf102fa21
    a43c:			; <UNDEFINED> instruction: 0xf102e00c
    a440:	svclt	0x00d80214
    a444:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    a448:			; <UNDEFINED> instruction: 0xf102fa01
    a44c:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    a450:	b	107a3c8 <__assert_fail@plt+0x1077f20>
    a454:	addsmi	r0, r0, ip, lsl #2
    a458:	svclt	0x00a21ae4
    a45c:	tstpl	r4, r1, lsl #22
    a460:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    a464:	streq	lr, [r4], #-2671	; 0xfffff591
    a468:	ble	7194ec <__assert_fail@plt+0x717044>
    a46c:	cfstrsle	mvf3, [lr], {12}
    a470:	ldreq	pc, [r4], #-260	; 0xfffffefc
    a474:	eoreq	pc, r0, #196, 2	; 0x31
    a478:			; <UNDEFINED> instruction: 0xf004fa20
    a47c:	vpmax.u8	d15, d2, d1
    a480:	andeq	lr, r3, r0, asr #20
    a484:	vpmax.u8	d15, d4, d17
    a488:	tsteq	r3, r5, asr #20
    a48c:			; <UNDEFINED> instruction: 0xf1c4bd30
    a490:			; <UNDEFINED> instruction: 0xf1c4040c
    a494:	blx	80ad1c <__assert_fail@plt+0x808874>
    a498:	blx	864a8 <__assert_fail@plt+0x84000>
    a49c:	b	10470b4 <__assert_fail@plt+0x1044c0c>
    a4a0:	strtmi	r0, [r9], -r3
    a4a4:	blx	87996c <__assert_fail@plt+0x8774c4>
    a4a8:	strtmi	pc, [r9], -r4
    a4ac:			; <UNDEFINED> instruction: 0xf094bd30
    a4b0:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    a4b4:	svclt	0x00061380
    a4b8:	orrne	pc, r0, r1, lsl #9
    a4bc:	cfstrscc	mvf3, [r1, #-4]
    a4c0:	b	2004200 <__assert_fail@plt+0x2001d58>
    a4c4:	svclt	0x00185c64
    a4c8:			; <UNDEFINED> instruction: 0x5c65ea7f
    a4cc:	b	fe53e578 <__assert_fail@plt+0xfe53c0d0>
    a4d0:	svclt	0x00080f05
    a4d4:	svceq	0x0002ea90
    a4d8:	b	153e4f4 <__assert_fail@plt+0x153c04c>
    a4dc:	svclt	0x00040c00
    a4e0:			; <UNDEFINED> instruction: 0x46104619
    a4e4:	b	fe4799ac <__assert_fail@plt+0xfe477504>
    a4e8:	svclt	0x001e0f03
    a4ec:	andcs	r2, r0, r0, lsl #2
    a4f0:	b	17f99b8 <__assert_fail@plt+0x17f7510>
    a4f4:	tstle	r5, r4, asr ip
    a4f8:	cmpmi	r9, r0, asr #32
    a4fc:			; <UNDEFINED> instruction: 0xf041bf28
    a500:	ldflts	f4, [r0, #-0]
    a504:	streq	pc, [r0], #1300	; 0x514
    a508:			; <UNDEFINED> instruction: 0xf501bf3c
    a50c:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    a510:	strmi	pc, [r0, #-1]
    a514:	mvnsmi	pc, r5, asr #32
    a518:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    a51c:	andeq	pc, r0, pc, asr #32
    a520:	b	1ff99e8 <__assert_fail@plt+0x1ff7540>
    a524:	svclt	0x001a5c64
    a528:			; <UNDEFINED> instruction: 0x46104619
    a52c:			; <UNDEFINED> instruction: 0x5c65ea7f
    a530:			; <UNDEFINED> instruction: 0x460bbf1c
    a534:	b	141bd44 <__assert_fail@plt+0x141989c>
    a538:	svclt	0x00063401
    a53c:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    a540:	svceq	0x0003ea91
    a544:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    a548:	svclt	0x0000bd30
    a54c:	svceq	0x0000f090
    a550:	tstcs	r0, r4, lsl #30
    a554:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    a558:	strvs	pc, [r0], #1103	; 0x44f
    a55c:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    a560:	streq	pc, [r0, #-79]	; 0xffffffb1
    a564:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    a568:	svclt	0x0000e750
    a56c:	svceq	0x0000f090
    a570:	tstcs	r0, r4, lsl #30
    a574:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    a578:	strvs	pc, [r0], #1103	; 0x44f
    a57c:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    a580:	strmi	pc, [r0, #-16]
    a584:	submi	fp, r0, #72, 30	; 0x120
    a588:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    a58c:	svclt	0x0000e73e
    a590:	b	13ca6a0 <__assert_fail@plt+0x13c81f8>
    a594:	b	13cad24 <__assert_fail@plt+0x13c887c>
    a598:	b	13caa64 <__assert_fail@plt+0x13c85bc>
    a59c:	svclt	0x001f7002
    a5a0:	cmnmi	pc, #18	; <UNPREDICTABLE>
    a5a4:	svcmi	0x007ff093
    a5a8:	msrpl	SPSR_, r1, lsl #1
    a5ac:			; <UNDEFINED> instruction: 0xf0324770
    a5b0:	svclt	0x0008427f
    a5b4:			; <UNDEFINED> instruction: 0xf0934770
    a5b8:	svclt	0x00044f7f
    a5bc:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    a5c0:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    a5c4:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    a5c8:	strmi	pc, [r0, #-1]
    a5cc:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    a5d0:	svclt	0x0000e71c
    a5d4:	andeq	lr, r1, #80, 20	; 0x50000
    a5d8:	ldrbmi	fp, [r0, -r8, lsl #30]!
    a5dc:			; <UNDEFINED> instruction: 0xf04fb530
    a5e0:	and	r0, sl, r0, lsl #10
    a5e4:	andeq	lr, r1, #80, 20	; 0x50000
    a5e8:	ldrbmi	fp, [r0, -r8, lsl #30]!
    a5ec:			; <UNDEFINED> instruction: 0xf011b530
    a5f0:	strle	r4, [r2, #-1280]	; 0xfffffb00
    a5f4:	bl	185aefc <__assert_fail@plt+0x1858a54>
    a5f8:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    a5fc:			; <UNDEFINED> instruction: 0xf1046480
    a600:	b	17cb6d0 <__assert_fail@plt+0x17c9228>
    a604:			; <UNDEFINED> instruction: 0xf43f5c91
    a608:			; <UNDEFINED> instruction: 0xf04faed8
    a60c:	b	17cae20 <__assert_fail@plt+0x17c8978>
    a610:	svclt	0x00180cdc
    a614:	b	17d6e28 <__assert_fail@plt+0x17d4980>
    a618:	svclt	0x00180cdc
    a61c:	bl	96e30 <__assert_fail@plt+0x94988>
    a620:			; <UNDEFINED> instruction: 0xf1c202dc
    a624:	blx	b2ac <__assert_fail@plt+0x8e04>
    a628:	blx	84963c <__assert_fail@plt+0x847194>
    a62c:	blx	8663c <__assert_fail@plt+0x84194>
    a630:	b	1049e44 <__assert_fail@plt+0x104799c>
    a634:	blx	84a674 <__assert_fail@plt+0x8481cc>
    a638:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    a63c:	svclt	0x0000e6bd
    a640:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    a644:	svclt	0x00be2900
    a648:			; <UNDEFINED> instruction: 0xf04f2000
    a64c:	and	r4, r6, r0, lsl #2
    a650:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    a654:			; <UNDEFINED> instruction: 0xf06fbf1c
    a658:			; <UNDEFINED> instruction: 0xf04f4100
    a65c:			; <UNDEFINED> instruction: 0xf00030ff
    a660:			; <UNDEFINED> instruction: 0xf1adb857
    a664:	stmdb	sp!, {r3, sl, fp}^
    a668:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    a66c:	blcs	41298 <__assert_fail@plt+0x3edf0>
    a670:			; <UNDEFINED> instruction: 0xf000db1a
    a674:			; <UNDEFINED> instruction: 0xf8ddf853
    a678:	ldmib	sp, {r2, sp, lr, pc}^
    a67c:	andlt	r2, r4, r2, lsl #6
    a680:	submi	r4, r0, #112, 14	; 0x1c00000
    a684:	cmpeq	r1, r1, ror #22
    a688:	blle	6d5290 <__assert_fail@plt+0x6d2de8>
    a68c:			; <UNDEFINED> instruction: 0xf846f000
    a690:	ldrd	pc, [r4], -sp
    a694:	movwcs	lr, #10717	; 0x29dd
    a698:	submi	fp, r0, #4
    a69c:	cmpeq	r1, r1, ror #22
    a6a0:	bl	18daff0 <__assert_fail@plt+0x18d8b48>
    a6a4:	ldrbmi	r0, [r0, -r3, asr #6]!
    a6a8:	bl	18daff8 <__assert_fail@plt+0x18d8b50>
    a6ac:			; <UNDEFINED> instruction: 0xf0000343
    a6b0:			; <UNDEFINED> instruction: 0xf8ddf835
    a6b4:	ldmib	sp, {r2, sp, lr, pc}^
    a6b8:	andlt	r2, r4, r2, lsl #6
    a6bc:	bl	185afc4 <__assert_fail@plt+0x1858b1c>
    a6c0:	ldrbmi	r0, [r0, -r1, asr #2]!
    a6c4:	bl	18db014 <__assert_fail@plt+0x18d8b6c>
    a6c8:			; <UNDEFINED> instruction: 0xf0000343
    a6cc:			; <UNDEFINED> instruction: 0xf8ddf827
    a6d0:	ldmib	sp, {r2, sp, lr, pc}^
    a6d4:	andlt	r2, r4, r2, lsl #6
    a6d8:	bl	18db028 <__assert_fail@plt+0x18d8b80>
    a6dc:	ldrbmi	r0, [r0, -r3, asr #6]!
    a6e0:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    a6e4:	svclt	0x00082900
    a6e8:	svclt	0x001c2800
    a6ec:	mvnscc	pc, pc, asr #32
    a6f0:	rscscc	pc, pc, pc, asr #32
    a6f4:	stmdalt	ip, {ip, sp, lr, pc}
    a6f8:	stfeqd	f7, [r8], {173}	; 0xad
    a6fc:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    a700:			; <UNDEFINED> instruction: 0xf80cf000
    a704:	ldrd	pc, [r4], -sp
    a708:	movwcs	lr, #10717	; 0x29dd
    a70c:	ldrbmi	fp, [r0, -r4]!
    a710:			; <UNDEFINED> instruction: 0xf04fb502
    a714:			; <UNDEFINED> instruction: 0xf7f70008
    a718:	vstrlt	d14, [r2, #-552]	; 0xfffffdd8
    a71c:	svclt	0x00084299
    a720:	push	{r4, r7, r9, lr}
    a724:			; <UNDEFINED> instruction: 0x46044ff0
    a728:	andcs	fp, r0, r8, lsr pc
    a72c:			; <UNDEFINED> instruction: 0xf8dd460d
    a730:	svclt	0x0038c024
    a734:	cmnle	fp, #1048576	; 0x100000
    a738:			; <UNDEFINED> instruction: 0x46994690
    a73c:			; <UNDEFINED> instruction: 0xf283fab3
    a740:	rsbsle	r2, r0, r0, lsl #22
    a744:			; <UNDEFINED> instruction: 0xf385fab5
    a748:	rsble	r2, r8, r0, lsl #26
    a74c:			; <UNDEFINED> instruction: 0xf1a21ad2
    a750:	blx	24dfd8 <__assert_fail@plt+0x24bb30>
    a754:	blx	249364 <__assert_fail@plt+0x246ebc>
    a758:			; <UNDEFINED> instruction: 0xf1c2f30e
    a75c:	b	12cc3e4 <__assert_fail@plt+0x12c9f3c>
    a760:	blx	a0d374 <__assert_fail@plt+0xa0aecc>
    a764:	b	1307388 <__assert_fail@plt+0x1304ee0>
    a768:	blx	20d37c <__assert_fail@plt+0x20aed4>
    a76c:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    a770:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    a774:	andcs	fp, r0, ip, lsr pc
    a778:	movwle	r4, #42497	; 0xa601
    a77c:	bl	fed12788 <__assert_fail@plt+0xfed102e0>
    a780:	blx	b7b0 <__assert_fail@plt+0x9308>
    a784:	blx	846bc4 <__assert_fail@plt+0x84471c>
    a788:	bl	19873ac <__assert_fail@plt+0x1984f04>
    a78c:	tstmi	r9, #46137344	; 0x2c00000
    a790:	bcs	1a9d8 <__assert_fail@plt+0x18530>
    a794:	b	13fe88c <__assert_fail@plt+0x13fc3e4>
    a798:	b	13cc908 <__assert_fail@plt+0x13ca460>
    a79c:	b	120cd10 <__assert_fail@plt+0x120a868>
    a7a0:	ldrmi	r7, [r6], -fp, asr #17
    a7a4:	bl	fed427d8 <__assert_fail@plt+0xfed40330>
    a7a8:	bl	194b3d0 <__assert_fail@plt+0x1948f28>
    a7ac:	ldmne	fp, {r0, r3, r9, fp}^
    a7b0:	beq	2c54e0 <__assert_fail@plt+0x2c3038>
    a7b4:			; <UNDEFINED> instruction: 0xf14a1c5c
    a7b8:	cfsh32cc	mvfx0, mvfx1, #0
    a7bc:	strbmi	sp, [sp, #-7]
    a7c0:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    a7c4:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    a7c8:	adfccsz	f4, f1, #5.0
    a7cc:	blx	17efb0 <__assert_fail@plt+0x17cb08>
    a7d0:	blx	9483f4 <__assert_fail@plt+0x945f4c>
    a7d4:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    a7d8:	vseleq.f32	s30, s28, s11
    a7dc:	blx	950be4 <__assert_fail@plt+0x94e73c>
    a7e0:	b	11087f0 <__assert_fail@plt+0x1106348>
    a7e4:			; <UNDEFINED> instruction: 0xf1a2040e
    a7e8:			; <UNDEFINED> instruction: 0xf1c20720
    a7ec:	blx	20c074 <__assert_fail@plt+0x209bcc>
    a7f0:	blx	147400 <__assert_fail@plt+0x144f58>
    a7f4:	blx	148418 <__assert_fail@plt+0x145f70>
    a7f8:	b	1107008 <__assert_fail@plt+0x1104b60>
    a7fc:	blx	90b420 <__assert_fail@plt+0x908f78>
    a800:	bl	1188020 <__assert_fail@plt+0x1185b78>
    a804:	teqmi	r3, #1073741824	; 0x40000000
    a808:	strbmi	r1, [r5], -r0, lsl #21
    a80c:	tsteq	r3, r1, ror #22
    a810:	svceq	0x0000f1bc
    a814:	stmib	ip, {r0, ip, lr, pc}^
    a818:	pop	{r8, sl, lr}
    a81c:	blx	fed2e7e4 <__assert_fail@plt+0xfed2c33c>
    a820:	msrcc	CPSR_, #132, 6	; 0x10000002
    a824:	blx	fee44674 <__assert_fail@plt+0xfee421cc>
    a828:	blx	fed87250 <__assert_fail@plt+0xfed84da8>
    a82c:	eorcc	pc, r0, #335544322	; 0x14000002
    a830:	orrle	r2, fp, r0, lsl #26
    a834:	svclt	0x0000e7f3
    a838:	mvnsmi	lr, #737280	; 0xb4000
    a83c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    a840:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    a844:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    a848:	b	ff4c882c <__assert_fail@plt+0xff4c6384>
    a84c:	blne	1d9ba48 <__assert_fail@plt+0x1d995a0>
    a850:	strhle	r1, [sl], -r6
    a854:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    a858:	svccc	0x0004f855
    a85c:	strbmi	r3, [sl], -r1, lsl #8
    a860:	ldrtmi	r4, [r8], -r1, asr #12
    a864:	adcmi	r4, r6, #152, 14	; 0x2600000
    a868:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a86c:	svclt	0x000083f8
    a870:	andeq	r1, r1, sl, ror #24
    a874:	andeq	r1, r1, r0, ror #24
    a878:	svclt	0x00004770
    a87c:	tstcs	r0, r2, lsl #22
    a880:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    a884:	stcllt	7, cr15, [sl], #988	; 0x3dc
    a888:	andeq	r2, r1, r0, lsl #15

Disassembly of section .fini:

0000a88c <.fini>:
    a88c:	push	{r3, lr}
    a890:	pop	{r3, pc}
