<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="clkgen/dcm_sp_inst/CLKIN" logResource="clkgen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkgen/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="clkgen/dcm_sp_inst/CLKIN" logResource="clkgen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkgen/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="clkgen/dcm_sp_inst/CLKIN" logResource="clkgen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkgen/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="clkgen/dcm_sp_inst/CLK0" logResource="clkgen/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="clkgen/clk0"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmper_CLKDV" slack="33.980" period="40.000" constraintValue="40.000" deviceLimit="6.020" freqLimit="166.113" physResource="clkgen/dcm_sp_inst/CLKDV" logResource="clkgen/dcm_sp_inst/CLKDV" locationPin="DCM_X0Y1.CLKDV" clockNet="clkgen/clkdv"/><twPinLimit anchorID="12" type="MAXPERIOD" name="Tdcmper_CLKIN" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="clkgen/dcm_sp_inst/CLKIN" logResource="clkgen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkgen/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tdcmper_CLKOUT" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="clkgen/dcm_sp_inst/CLK0" logResource="clkgen/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="clkgen/clk0"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tdcmper_CLKDV" slack="3160.000" period="40.000" constraintValue="40.000" deviceLimit="3200.000" freqLimit="0.313" physResource="clkgen/dcm_sp_inst/CLKDV" logResource="clkgen/dcm_sp_inst/CLKDV" locationPin="DCM_X0Y1.CLKDV" clockNet="clkgen/clkdv"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clkgen_clkdv = PERIOD TIMEGRP &quot;clkgen_clkdv&quot; TS_clk / 2 HIGH 50%;</twConstName><twItemCnt>1674139</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5089</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>22.229</twMinPer></twConstHead><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.771</twSlack><twSrc BELType="FF">snake/M_input_counter_q_19</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.958</twTotPathDel><twClkSkew dest = "0.626" src = "0.712">0.086</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_19</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X5Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[22]</twComp><twBEL>snake/M_input_counter_q_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>snake/M_input_counter_q[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;6&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.561</twLogDel><twRouteDel>14.397</twRouteDel><twTotDel>21.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.901</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd6</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.898</twTotPathDel><twClkSkew dest = "0.321" src = "0.337">0.016</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd6</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X9Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X9Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp><twBEL>snake/M_state_q_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>snake/M_state_q_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o211</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o212</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/debug_en_M_state_q[4]_OR_555_o_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>snake/N372</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/debug_en_M_state_q[4]_OR_555_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/debug_en_M_state_q[4]_OR_555_o_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y39.A4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>snake/M_alu_b[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/alu/Mmux_alu20</twComp><twBEL>snake/M_alu_b&lt;0&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.A0</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>snake/M_alu_b[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.271</twLogDel><twRouteDel>14.627</twRouteDel><twTotDel>21.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.913</twSlack><twSrc BELType="FF">snake/M_input_counter_q_8</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.804</twTotPathDel><twClkSkew dest = "0.626" src = "0.724">0.098</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_8</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[10]</twComp><twBEL>snake/M_input_counter_q_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>snake/M_input_counter_q[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;2&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.652</twLogDel><twRouteDel>14.152</twRouteDel><twTotDel>21.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.917</twSlack><twSrc BELType="FF">snake/M_input_counter_q_19</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.812</twTotPathDel><twClkSkew dest = "0.626" src = "0.712">0.086</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_19</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X5Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[22]</twComp><twBEL>snake/M_input_counter_q_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>snake/M_input_counter_q[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;6&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.561</twLogDel><twRouteDel>14.251</twRouteDel><twTotDel>21.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.919</twSlack><twSrc BELType="FF">snake/M_input_counter_q_19</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.810</twTotPathDel><twClkSkew dest = "0.626" src = "0.712">0.086</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_19</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X5Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[22]</twComp><twBEL>snake/M_input_counter_q_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>snake/M_input_counter_q[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;6&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;2321</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[11]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.498</twLogDel><twRouteDel>14.312</twRouteDel><twTotDel>21.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.970</twSlack><twSrc BELType="FF">snake/M_input_counter_q_3</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.748</twTotPathDel><twClkSkew dest = "0.626" src = "0.723">0.097</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_3</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X5Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[3]</twComp><twBEL>snake/M_input_counter_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>snake/M_input_counter_q[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;1&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.775</twLogDel><twRouteDel>13.973</twRouteDel><twTotDel>21.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.973</twSlack><twSrc BELType="FF">snake/M_input_counter_q_19</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.756</twTotPathDel><twClkSkew dest = "0.626" src = "0.712">0.086</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_19</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X5Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[22]</twComp><twBEL>snake/M_input_counter_q_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>snake/M_input_counter_q[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;6&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N332</twComp><twBEL>snake/M_alu_a&lt;10&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>snake/N370</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N332</twComp><twBEL>snake/M_alu_a&lt;10&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>snake/M_alu_a[10]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.609</twLogDel><twRouteDel>14.147</twRouteDel><twTotDel>21.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.982</twSlack><twSrc BELType="FF">snake/M_r4_q_14</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.807</twTotPathDel><twClkSkew dest = "0.321" src = "0.347">0.026</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_r4_q_14</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X6Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X6Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>snake/M_r4_q[17]</twComp><twBEL>snake/M_r4_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>snake/M_r4_q[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;4&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.754</twLogDel><twRouteDel>14.053</twRouteDel><twTotDel>21.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.021</twSlack><twSrc BELType="FF">snake/M_r4_q_15</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.768</twTotPathDel><twClkSkew dest = "0.321" src = "0.347">0.026</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_r4_q_15</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X6Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X6Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>snake/M_r4_q[17]</twComp><twBEL>snake/M_r4_q_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>snake/M_r4_q[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;5&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.730</twLogDel><twRouteDel>14.038</twRouteDel><twTotDel>21.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.047</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd6</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.752</twTotPathDel><twClkSkew dest = "0.321" src = "0.337">0.016</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd6</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X9Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X9Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp><twBEL>snake/M_state_q_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>snake/M_state_q_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o211</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o212</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/debug_en_M_state_q[4]_OR_555_o_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>snake/N372</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/debug_en_M_state_q[4]_OR_555_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/debug_en_M_state_q[4]_OR_555_o_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y39.A4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>snake/M_alu_b[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/alu/Mmux_alu20</twComp><twBEL>snake/M_alu_b&lt;0&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.A0</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>snake/M_alu_b[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.271</twLogDel><twRouteDel>14.481</twRouteDel><twTotDel>21.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.049</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd6</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.750</twTotPathDel><twClkSkew dest = "0.321" src = "0.337">0.016</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd6</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X9Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X9Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp><twBEL>snake/M_state_q_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>snake/M_state_q_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o211</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o212</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/debug_en_M_state_q[4]_OR_555_o_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>snake/N372</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/debug_en_M_state_q[4]_OR_555_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/debug_en_M_state_q[4]_OR_555_o_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y39.A4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>snake/M_alu_b[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/alu/Mmux_alu20</twComp><twBEL>snake/M_alu_b&lt;0&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.A0</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>snake/M_alu_b[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;2321</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[11]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.208</twLogDel><twRouteDel>14.542</twRouteDel><twTotDel>21.750</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.058</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd5</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.741</twTotPathDel><twClkSkew dest = "0.321" src = "0.337">0.016</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd5</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X9Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X9Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp><twBEL>snake/M_state_q_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>134</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>snake/M_state_q_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o211</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o212</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/debug_en_M_state_q[4]_OR_555_o_inv2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>snake/N372</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp><twBEL>snake/debug_en_M_state_q[4]_OR_555_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>snake/debug_en_M_state_q[4]_OR_555_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/debug_en_M_state_q[4]_OR_555_o_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y39.A4</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>snake/M_alu_b[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/alu/Mmux_alu20</twComp><twBEL>snake/M_alu_b&lt;0&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.A0</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>snake/M_alu_b[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.271</twLogDel><twRouteDel>14.470</twRouteDel><twTotDel>21.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.059</twSlack><twSrc BELType="FF">snake/M_input_counter_q_8</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.658</twTotPathDel><twClkSkew dest = "0.626" src = "0.724">0.098</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_8</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[10]</twComp><twBEL>snake/M_input_counter_q_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>snake/M_input_counter_q[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;2&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.652</twLogDel><twRouteDel>14.006</twRouteDel><twTotDel>21.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.061</twSlack><twSrc BELType="FF">snake/M_input_counter_q_8</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.656</twTotPathDel><twClkSkew dest = "0.626" src = "0.724">0.098</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_8</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[10]</twComp><twBEL>snake/M_input_counter_q_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>snake/M_input_counter_q[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;2&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;2321</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[11]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.589</twLogDel><twRouteDel>14.067</twRouteDel><twTotDel>21.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.079</twSlack><twSrc BELType="FF">snake/M_r4_q_1</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.708</twTotPathDel><twClkSkew dest = "0.321" src = "0.349">0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_r4_q_1</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X4Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X4Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>snake/M_r4_q[2]</twComp><twBEL>snake/M_r4_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>snake/M_r4_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;0&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.894</twLogDel><twRouteDel>13.814</twRouteDel><twTotDel>21.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.106</twSlack><twSrc BELType="FF">snake/M_input_counter_q_2</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.612</twTotPathDel><twClkSkew dest = "0.626" src = "0.723">0.097</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_2</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X5Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[3]</twComp><twBEL>snake/M_input_counter_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>snake/M_input_counter_q[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;0&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.799</twLogDel><twRouteDel>13.813</twRouteDel><twTotDel>21.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.115</twSlack><twSrc BELType="FF">snake/M_input_counter_q_8</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.602</twTotPathDel><twClkSkew dest = "0.626" src = "0.724">0.098</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_8</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[10]</twComp><twBEL>snake/M_input_counter_q_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>snake/M_input_counter_q[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;2&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N332</twComp><twBEL>snake/M_alu_a&lt;10&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>snake/N370</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N332</twComp><twBEL>snake/M_alu_a&lt;10&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>snake/M_alu_a[10]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.700</twLogDel><twRouteDel>13.902</twRouteDel><twTotDel>21.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.116</twSlack><twSrc BELType="FF">snake/M_input_counter_q_3</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.602</twTotPathDel><twClkSkew dest = "0.626" src = "0.723">0.097</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_3</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X5Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[3]</twComp><twBEL>snake/M_input_counter_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>snake/M_input_counter_q[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;1&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.775</twLogDel><twRouteDel>13.827</twRouteDel><twTotDel>21.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.118</twSlack><twSrc BELType="FF">snake/M_input_counter_q_3</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.600</twTotPathDel><twClkSkew dest = "0.626" src = "0.723">0.097</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_3</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X5Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[3]</twComp><twBEL>snake/M_input_counter_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>snake/M_input_counter_q[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;1&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;2321</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[11]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.712</twLogDel><twRouteDel>13.888</twRouteDel><twTotDel>21.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.119</twSlack><twSrc BELType="FF">snake/M_input_counter_q_19</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.610</twTotPathDel><twClkSkew dest = "0.626" src = "0.712">0.086</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_19</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X5Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[22]</twComp><twBEL>snake/M_input_counter_q_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>snake/M_input_counter_q[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;6&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N332</twComp><twBEL>snake/M_alu_a&lt;10&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>snake/N370</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N332</twComp><twBEL>snake/M_alu_a&lt;10&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>snake/M_alu_a[10]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.609</twLogDel><twRouteDel>14.001</twRouteDel><twTotDel>21.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.121</twSlack><twSrc BELType="FF">snake/M_input_counter_q_19</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.608</twTotPathDel><twClkSkew dest = "0.626" src = "0.712">0.086</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_19</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X5Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[22]</twComp><twBEL>snake/M_input_counter_q_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>snake/M_input_counter_q[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;6&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N332</twComp><twBEL>snake/M_alu_a&lt;10&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>snake/N370</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N332</twComp><twBEL>snake/M_alu_a&lt;10&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>snake/M_alu_a[10]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;2321</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[11]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.546</twLogDel><twRouteDel>14.062</twRouteDel><twTotDel>21.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.128</twSlack><twSrc BELType="FF">snake/M_r4_q_14</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.661</twTotPathDel><twClkSkew dest = "0.321" src = "0.347">0.026</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_r4_q_14</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X6Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X6Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>snake/M_r4_q[17]</twComp><twBEL>snake/M_r4_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>snake/M_r4_q[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;4&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.754</twLogDel><twRouteDel>13.907</twRouteDel><twTotDel>21.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.130</twSlack><twSrc BELType="FF">snake/M_r4_q_14</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.659</twTotPathDel><twClkSkew dest = "0.321" src = "0.347">0.026</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_r4_q_14</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X6Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X6Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>snake/M_r4_q[17]</twComp><twBEL>snake/M_r4_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>snake/M_r4_q[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;4&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;2321</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[11]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.691</twLogDel><twRouteDel>13.968</twRouteDel><twTotDel>21.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.151</twSlack><twSrc BELType="FF">snake/M_r4_q_5</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.636</twTotPathDel><twClkSkew dest = "0.321" src = "0.349">0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_r4_q_5</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X5Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_r4_q[5]</twComp><twBEL>snake/M_r4_q_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>snake/M_r4_q[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;1&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.775</twLogDel><twRouteDel>13.861</twRouteDel><twTotDel>21.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.158</twSlack><twSrc BELType="FF">snake/M_input_counter_q_16</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.569</twTotPathDel><twClkSkew dest = "0.626" src = "0.714">0.088</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_16</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X5Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[18]</twComp><twBEL>snake/M_input_counter_q_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>snake/M_input_counter_q[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;5&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.684</twLogDel><twRouteDel>13.885</twRouteDel><twTotDel>21.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.163</twSlack><twSrc BELType="FF">snake/M_input_counter_q_14</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.561</twTotPathDel><twClkSkew dest = "0.626" src = "0.717">0.091</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_14</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X5Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[14]</twComp><twBEL>snake/M_input_counter_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>snake/M_input_counter_q[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;4&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.708</twLogDel><twRouteDel>13.853</twRouteDel><twTotDel>21.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.167</twSlack><twSrc BELType="FF">snake/M_r4_q_15</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.622</twTotPathDel><twClkSkew dest = "0.321" src = "0.347">0.026</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_r4_q_15</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X6Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X6Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>snake/M_r4_q[17]</twComp><twBEL>snake/M_r4_q_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>snake/M_r4_q[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;5&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.730</twLogDel><twRouteDel>13.892</twRouteDel><twTotDel>21.622</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.169</twSlack><twSrc BELType="FF">snake/M_r4_q_15</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.620</twTotPathDel><twClkSkew dest = "0.321" src = "0.347">0.026</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_r4_q_15</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X6Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X6Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>snake/M_r4_q[17]</twComp><twBEL>snake/M_r4_q_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>snake/M_r4_q[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;5&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>snake/N366</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11</twComp><twBEL>snake/M_alu_a&lt;12&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>snake/M_alu_a[12]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;2321</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[11]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.667</twLogDel><twRouteDel>13.953</twRouteDel><twTotDel>21.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.172</twSlack><twSrc BELType="FF">snake/M_input_counter_q_3</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.546</twTotPathDel><twClkSkew dest = "0.626" src = "0.723">0.097</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_input_counter_q_3</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X5Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X5Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_input_counter_q[3]</twComp><twBEL>snake/M_input_counter_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>snake/M_input_counter_q[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;1&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N332</twComp><twBEL>snake/M_alu_a&lt;10&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>snake/N370</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N332</twComp><twBEL>snake/M_alu_a&lt;10&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>snake/M_alu_a[10]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.823</twLogDel><twRouteDel>13.723</twRouteDel><twTotDel>21.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.184</twSlack><twSrc BELType="FF">snake/M_r4_q_14</twSrc><twDest BELType="DSP">snake/Maddsub_n3786</twDest><twTotPathDel>21.605</twTotPathDel><twClkSkew dest = "0.321" src = "0.347">0.026</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_r4_q_14</twSrc><twDest BELType='DSP'>snake/Maddsub_n3786</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X6Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X6Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>snake/M_r4_q[17]</twComp><twBEL>snake/M_r4_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>snake/M_r4_q[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut&lt;4&gt;</twBEL><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y50.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1167</twComp><twBEL>snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>snake/GND_31_o_M_r4_q[31]_equal_1650_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N184</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>snake/M_state_q[4]_GND_168_o_Select_2247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N332</twComp><twBEL>snake/M_alu_a&lt;10&gt;LogicTrst_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>snake/N370</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N332</twComp><twBEL>snake/M_alu_a&lt;10&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y10.B10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>snake/M_alu_a[10]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y10.M3</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>snake/alu/add/n0023[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N302</twComp><twBEL>snake/alu/add/Mmux_sum101</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>snake/alu/M_add_out[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[3]</twComp><twBEL>snake/alu/Mmux_alu203</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>snake/M_alu_alu[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>snake/N304</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp><twBEL>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>snake/PWR_28_o_ram_addr[9]_LessThan_1671_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;6&gt;232</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y9.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3786</twComp><twBEL>snake/Maddsub_n3786</twBEL></twPathDel><twLogDel>7.802</twLogDel><twRouteDel>13.803</twRouteDel><twTotDel>21.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_clkgen_clkdv = PERIOD TIMEGRP &quot;clkgen_clkdv&quot; TS_clk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem1/CLKA" logResource="vga/vram/disp_vram/Mram_mem1/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem1/CLKB" logResource="vga/vram/disp_vram/Mram_mem1/CLKB" locationPin="RAMB16_X0Y20.CLKB" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem2/CLKA" logResource="vga/vram/disp_vram/Mram_mem2/CLKA" locationPin="RAMB16_X0Y18.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem2/CLKB" logResource="vga/vram/disp_vram/Mram_mem2/CLKB" locationPin="RAMB16_X0Y18.CLKB" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem3/CLKA" logResource="vga/vram/disp_vram/Mram_mem3/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem3/CLKB" logResource="vga/vram/disp_vram/Mram_mem3/CLKB" locationPin="RAMB16_X0Y14.CLKB" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem4/CLKA" logResource="vga/vram/disp_vram/Mram_mem4/CLKA" locationPin="RAMB16_X0Y16.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem4/CLKB" logResource="vga/vram/disp_vram/Mram_mem4/CLKB" locationPin="RAMB16_X0Y16.CLKB" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="snake/disp_game_mem/Mram_ram/CLKA" logResource="snake/disp_game_mem/Mram_ram/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tbcper_I" slack="37.334" period="40.000" constraintValue="40.000" deviceLimit="2.666" freqLimit="375.094" physResource="clkgen/clkout2_buf/I0" logResource="clkgen/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="clkgen/clkdv"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="M_debugreg_q_0/CLK0" logResource="snake/M_debugreg_q_0/CK0" locationPin="OLOGIC_X1Y63.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="M_debugreg_q_1/CLK0" logResource="snake/M_debugreg_q_1/CK0" locationPin="OLOGIC_X12Y28.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="M_debugreg_q_2/CLK0" logResource="snake/M_debugreg_q_2/CK0" locationPin="OLOGIC_X12Y24.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="M_debugreg_q_3/CLK0" logResource="snake/M_debugreg_q_3/CK0" locationPin="OLOGIC_X12Y23.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="M_ps2_user2_ps2_state/CLK0" logResource="ps2_user2/ps2_state_r/CK0" locationPin="OLOGIC_X0Y18.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="M_ps2_user1_ps2_state/CLK0" logResource="ps2_user1/ps2_state_r/CK0" locationPin="OLOGIC_X2Y60.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="M_txReg_q/CLK0" logResource="avr/uart_tx/M_txReg_q/CK0" locationPin="OLOGIC_X9Y0.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="vga_clk_OBUF/CLK0" logResource="vga/oddr/CK0" locationPin="OLOGIC_X9Y2.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tockper" slack="37.960" period="40.000" constraintValue="40.000" deviceLimit="2.040" freqLimit="490.196" physResource="vga_clk_OBUF/CLK1" logResource="vga/oddr/CK1" locationPin="OLOGIC_X9Y2.CLK1" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tickper" slack="38.134" period="40.000" constraintValue="40.000" deviceLimit="1.866" freqLimit="535.906" physResource="ps2_user1/ps2k_clk_r0/CLK0" logResource="ps2_user1/ps2k_clk_r0/CLK0" locationPin="ILOGIC_X0Y21.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="97" type="MINHIGHPULSE" name="Tispwh" slack="38.134" period="40.000" constraintValue="20.000" deviceLimit="0.933" physResource="ps2_user1/ps2k_clk_r0/SR" logResource="ps2_user1/ps2k_clk_r0/SR" locationPin="ILOGIC_X0Y21.SR" clockNet="rst_n_inv"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tickper" slack="38.134" period="40.000" constraintValue="40.000" deviceLimit="1.866" freqLimit="535.906" physResource="ps2_user2/ps2k_clk_r0/CLK0" logResource="ps2_user2/ps2k_clk_r0/CLK0" locationPin="ILOGIC_X0Y29.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="99" type="MINHIGHPULSE" name="Tispwh" slack="38.134" period="40.000" constraintValue="20.000" deviceLimit="0.933" physResource="ps2_user2/ps2k_clk_r0/SR" logResource="ps2_user2/ps2k_clk_r0/SR" locationPin="ILOGIC_X0Y29.SR" clockNet="rst_n_inv"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tickper" slack="38.134" period="40.000" constraintValue="40.000" deviceLimit="1.866" freqLimit="535.906" physResource="avr/spi_slave/M_sck_reg_q[0]/CLK0" logResource="avr/spi_slave/M_sck_reg_q_0/CLK0" locationPin="ILOGIC_X2Y0.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tickper" slack="38.134" period="40.000" constraintValue="40.000" deviceLimit="1.866" freqLimit="535.906" physResource="avr/uart_rx/M_rxd_q/CLK0" logResource="avr/uart_rx/M_rxd_q/CLK0" locationPin="ILOGIC_X7Y2.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tickper" slack="38.134" period="40.000" constraintValue="40.000" deviceLimit="1.866" freqLimit="535.906" physResource="spi_ss_IBUF/CLK0" logResource="avr/spi_slave/M_ss_reg_q/CLK0" locationPin="ILOGIC_X3Y1.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="avr/M_block_q[3]/CLK" logResource="avr/Mshreg_M_block_q_2/CLK" locationPin="SLICE_X0Y13.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="b_down_a_button/M_sync_out/CLK" logResource="b_right_a_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X4Y2.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="b_down_a_button/M_sync_out/CLK" logResource="b_up_a_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X4Y2.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="b_down_a_button/M_sync_out/CLK" logResource="b_left_a_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X4Y2.CLK" clockNet="M_clkgen_clk_25"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="107"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="11.115" errors="0" errorRollup="0" items="0" itemsRollup="1674139"/><twConstRollup name="TS_clkgen_clkdv" fullName="TS_clkgen_clkdv = PERIOD TIMEGRP &quot;clkgen_clkdv&quot; TS_clk / 2 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="22.229" actualRollup="N/A" errors="0" errorRollup="0" items="1674139" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="108">0</twUnmetConstCnt><twDataSheet anchorID="109" twNameLen="15"><twClk2SUList anchorID="110" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>22.229</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="111"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1674139</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>7082</twConnCnt></twConstCov><twStats anchorID="112"><twMinPer>22.229</twMinPer><twFootnote number="1" /><twMaxFreq>44.986</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Dec 06 01:29:02 2019 </twTimestamp></twFoot><twClientInfo anchorID="113"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4629 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
