Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,38
design__inferred_latch__count,0
design__instance__count,25255
design__instance__area,153819
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,810
design__max_cap_violation__count__corner:nom_tt_025C_1v80,7
power__internal__total,0.0008646335336379707
power__switching__total,0.0003555874282028526
power__leakage__total,1.6036898387028486e-07
power__total,0.0012203813530504704
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.252611
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.252611
timing__hold__ws__corner:nom_tt_025C_1v80,0.31604
timing__setup__ws__corner:nom_tt_025C_1v80,29.447153
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.31604
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,35.823414
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,452
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,810
design__max_cap_violation__count__corner:nom_ss_100C_1v60,7
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.37242
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.37242
timing__hold__ws__corner:nom_ss_100C_1v60,0.897357
timing__setup__ws__corner:nom_ss_100C_1v60,22.533108
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.897357
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,22.533108
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,810
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,7
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.180713
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.180713
timing__hold__ws__corner:nom_ff_n40C_1v95,0.109768
timing__setup__ws__corner:nom_ff_n40C_1v95,29.538456
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109768
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,41.135223
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,517
design__max_fanout_violation__count,810
design__max_cap_violation__count,22
clock__skew__worst_hold,0.413516
clock__skew__worst_setup,0.164063
timing__hold__ws,0.107679
timing__setup__ws,22.026197
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107679
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,22.026197
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,25255
design__instance__area__stdcell,153819
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.515708
design__instance__utilization__stdcell,0.515708
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,72014611
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,451907
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1232
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,12846
route__net__special,2
route__drc_errors__iter:1,10469
route__wirelength__iter:1,562158
route__drc_errors__iter:2,3818
route__wirelength__iter:2,557348
route__drc_errors__iter:3,3817
route__wirelength__iter:3,555574
route__drc_errors__iter:4,312
route__wirelength__iter:4,554589
route__drc_errors__iter:5,24
route__wirelength__iter:5,554610
route__drc_errors__iter:6,3
route__wirelength__iter:6,554587
route__drc_errors__iter:7,0
route__wirelength__iter:7,554583
route__drc_errors,0
route__wirelength,554583
route__vias,106527
route__vias__singlecut,106527
route__vias__multicut,0
design__disconnected_pin__count,297
design__critical_disconnected_pin__count,0
route__wirelength__max,1023.51
timing__unannotated_net__count__corner:nom_tt_025C_1v80,501
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,501
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,501
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,810
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.229036
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.229036
timing__hold__ws__corner:min_tt_025C_1v80,0.312457
timing__setup__ws__corner:min_tt_025C_1v80,29.472757
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312457
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,36.122608
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,501
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,395
design__max_fanout_violation__count__corner:min_ss_100C_1v60,810
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.33634
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.33634
timing__hold__ws__corner:min_ss_100C_1v60,0.891198
timing__setup__ws__corner:min_ss_100C_1v60,23.058403
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.891198
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,23.058403
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,501
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,810
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.164063
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.164063
timing__hold__ws__corner:min_ff_n40C_1v95,0.107679
timing__setup__ws__corner:min_ff_n40C_1v95,29.557257
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107679
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,41.332443
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,501
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,23
design__max_fanout_violation__count__corner:max_tt_025C_1v80,810
design__max_cap_violation__count__corner:max_tt_025C_1v80,22
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.280326
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.280326
timing__hold__ws__corner:max_tt_025C_1v80,0.318776
timing__setup__ws__corner:max_tt_025C_1v80,29.416563
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.318776
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,35.544628
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,501
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,517
design__max_fanout_violation__count__corner:max_ss_100C_1v60,810
design__max_cap_violation__count__corner:max_ss_100C_1v60,22
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.413516
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.413516
timing__hold__ws__corner:max_ss_100C_1v60,0.90309
timing__setup__ws__corner:max_ss_100C_1v60,22.026197
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.90309
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,22.026197
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,501
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,810
design__max_cap_violation__count__corner:max_ff_n40C_1v95,22
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.200611
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.200611
timing__hold__ws__corner:max_ff_n40C_1v95,0.112028
timing__setup__ws__corner:max_ff_n40C_1v95,29.512371
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112028
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,40.950012
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,501
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,501
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000052712
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000499208
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000838979
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000499208
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000008529999999999999645765129396846049303348991088569164276123046875
ir__drop__worst,0.0000527000000000000002622034533938943923203623853623867034912109375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
