// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1427\sampleModel1427_5_sub\Mysubsystem_44.v
// Created: 2024-06-30 23:25:58
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_44
// Source Path: sampleModel1427_5_sub/Subsystem/Mysubsystem_44
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_44
          (In1,
           Out1);


  input   In1;
  output  signed [7:0] Out1;  // int8


  wire signed [7:0] cfblk129_out1;  // int8


  assign cfblk129_out1 = (In1 > 1'b0 ? 8'sb00000001 :
              8'sb00000000);



  assign Out1 = cfblk129_out1;

endmodule  // Mysubsystem_44

