
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Wed Mar 22 21:07:56 2023
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../dualcore.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell dualcore
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Mar 22 21:15:03 2023
viaInitial ends at Wed Mar 22 21:15:03 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading WC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib.
Read 811 cells in library tcbn65gpluswc.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading BC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib.
Read 811 cells in library tcbn65gplusbc.
Library reading multithread flow ended.
*** End library_loading (cpu=0.08min, real=0.02min, mem=68.0M, fe_cpu=1.58min, fe_real=7.13min, fe_mem=782.6M) ***
#% Begin Load netlist data ... (date=03/22 21:15:04, mem=521.5M)
*** Begin netlist parsing (mem=782.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../dualcore.out.v'

*** Memory Usage v#1 (Current mem = 783.570M, initial mem = 291.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=783.6M) ***
#% End Load netlist data ... (date=03/22 21:15:04, total cpu=0:00:00.3, real=0:00:00.0, peak res=550.6M, current mem=550.6M)
Set top cell to dualcore.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dualcore ...
*** Netlist is unique.
** info: there are 2186 modules.
** info: there are 37245 stdCell insts.

*** Memory Usage v#1 (Current mem = 828.984M, initial mem = 291.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../dualcore.sdc' ...
Current (total cpu=0:01:36, real=0:07:10, peak res=792.4M, current mem=792.4M)
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'norm_gate' (File ../dualcore.sdc, Line 12).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'norm_gate' (File ../dualcore.sdc, Line 12).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../dualcore.sdc, Line 12).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../dualcore.sdc, Line 12).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk2' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../dualcore.sdc, Line 15).

INFO (CTE): Reading of timing constraints file ../dualcore.sdc completed, with 3 Warnings and 2 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=836.4M, current mem=836.4M)
Current (total cpu=0:01:37, real=0:07:10, peak res=836.4M, current mem=836.4M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-513           2  The software could not find a matching o...
ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
ERROR     TCLNL-312            1  %s: Invalid list of pins: '%s'           
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1636 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 8 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1414.49 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=1436.2)
Total number of fetched objects 39555
End delay calculation. (MEM=1882.74 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1799.66 CPU=0:00:08.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:12.2 real=0:00:04.0 totSessionCpu=0:01:53 mem=1767.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.297  | -1.297  |  0.236  | -0.205  |
|           TNS (ns):|-128.823 |-114.418 |  0.000  | -14.405 |
|    Violating Paths:|  3441   |  3353   |    0    |   88    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

Density: 49.981%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 17.0 sec
Total Real time: 7.0 sec
Total Memory Usage: 1441.136719 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
37245 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
37245 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/22 21:15:14, mem=1049.1M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1441.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/22 21:15:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1051.0M, current mem=1051.0M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=03/22 21:15:14, mem=1051.0M)

Initialize fgc environment(mem: 1441.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1441.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1441.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1441.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1441.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 4, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 4 CPU(s).
Multi-CPU acceleration using 4 CPU(s).
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-4063):	Multi-CPU is set to 2 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 2, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 2 CPU(s).
Multi-CPU acceleration using 2 CPU(s).
Multi-CPU acceleration using 2 CPU(s).
Multi-CPU acceleration using 2 CPU(s).
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/22 21:15:15, total cpu=0:00:00.6, real=0:00:01.0, peak res=1051.5M, current mem=1051.5M)
<CMD> sroute
#% Begin sroute (date=03/22 21:15:15, mem=1051.5M)
*** Begin SPECIAL ROUTE on Wed Mar 22 21:15:15 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2585.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 185 used
Read in 185 components
  185 core components: 185 unplaced, 0 placed, 0 fixed
Read in 305 logical pins
Read in 305 nets
Read in 2 special nets, 2 routed
Read in 370 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 586
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 293
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2596.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 879 wires.
ViaGen created 18166 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       879      |       NA       |
|  VIA1  |      6446      |        0       |
|  VIA2  |      5860      |        0       |
|  VIA3  |      5860      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/22 21:15:17, total cpu=0:00:01.7, real=0:00:02.0, peak res=1065.7M, current mem=1065.7M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk* core_gate* rst* inst_core* mem_in_*}
Successfully spread [104] pins.
editPin : finished (cpu = 0:00:01.2 real = 0:00:01.0, mem = 1479.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {s_valid* norm_valid psum_norm* out_core* }
Successfully spread [201] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1480.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin
#% Begin legalizePin (date=03/22 21:15:18, mem=1104.9M)

Start pin legalization for the partition [dualcore]:
Moving Pin [out_core1[87]] to LEGAL location ( 213.100    0.000 2 )
Moving Pin [out_core1[86]] to LEGAL location ( 213.900    0.000 2 )
Moving Pin [out_core1[85]] to LEGAL location ( 214.700    0.000 2 )
Moving Pin [out_core1[84]] to LEGAL location ( 215.500    0.000 2 )
Moving Pin [out_core1[83]] to LEGAL location ( 216.300    0.000 2 )
Moving Pin [out_core1[82]] to LEGAL location ( 217.100    0.000 2 )
Moving Pin [out_core1[81]] to LEGAL location ( 217.900    0.000 2 )
Moving Pin [out_core1[80]] to LEGAL location ( 218.700    0.000 2 )
Moving Pin [out_core1[79]] to LEGAL location ( 219.500    0.000 2 )
Moving Pin [out_core1[78]] to LEGAL location ( 220.300    0.000 2 )
Moving Pin [out_core1[77]] to LEGAL location ( 221.100    0.000 2 )
Moving Pin [out_core1[76]] to LEGAL location ( 221.900    0.000 2 )
Moving Pin [out_core1[75]] to LEGAL location ( 222.700    0.000 2 )
Moving Pin [out_core1[74]] to LEGAL location ( 223.500    0.000 2 )
Moving Pin [out_core1[73]] to LEGAL location ( 224.300    0.000 2 )
Moving Pin [out_core1[72]] to LEGAL location ( 225.100    0.000 2 )
Moving Pin [out_core1[71]] to LEGAL location ( 225.900    0.000 2 )
Moving Pin [out_core1[70]] to LEGAL location ( 226.700    0.000 2 )
Moving Pin [out_core1[69]] to LEGAL location ( 227.500    0.000 2 )
Moving Pin [out_core1[68]] to LEGAL location ( 228.300    0.000 2 )
Moving Pin [out_core1[67]] to LEGAL location ( 229.100    0.000 2 )
Moving Pin [out_core1[66]] to LEGAL location ( 229.900    0.000 2 )
Moving Pin [out_core1[65]] to LEGAL location ( 230.700    0.000 2 )
Moving Pin [out_core1[64]] to LEGAL location ( 231.500    0.000 2 )
Moving Pin [out_core1[63]] to LEGAL location ( 232.300    0.000 2 )
Moving Pin [out_core1[62]] to LEGAL location ( 233.100    0.000 2 )
Moving Pin [out_core1[61]] to LEGAL location ( 233.900    0.000 2 )
Moving Pin [out_core1[60]] to LEGAL location ( 234.700    0.000 2 )
Moving Pin [out_core1[59]] to LEGAL location ( 235.500    0.000 2 )
Moving Pin [out_core1[58]] to LEGAL location ( 236.300    0.000 2 )
Moving Pin [out_core1[57]] to LEGAL location ( 237.100    0.000 2 )
Moving Pin [out_core1[56]] to LEGAL location ( 237.900    0.000 2 )
Moving Pin [out_core1[55]] to LEGAL location ( 238.700    0.000 2 )
Moving Pin [out_core1[54]] to LEGAL location ( 239.500    0.000 2 )
Moving Pin [out_core1[53]] to LEGAL location ( 240.300    0.000 2 )
Moving Pin [out_core1[52]] to LEGAL location ( 241.100    0.000 2 )
Moving Pin [out_core1[51]] to LEGAL location ( 241.900    0.000 2 )
Moving Pin [out_core1[50]] to LEGAL location ( 242.700    0.000 2 )
Moving Pin [out_core1[49]] to LEGAL location ( 243.500    0.000 2 )
Moving Pin [out_core1[48]] to LEGAL location ( 244.300    0.000 2 )
Moving Pin [out_core1[47]] to LEGAL location ( 245.100    0.000 2 )
Moving Pin [out_core1[46]] to LEGAL location ( 245.900    0.000 2 )
Moving Pin [out_core1[45]] to LEGAL location ( 246.700    0.000 2 )
Moving Pin [out_core1[44]] to LEGAL location ( 247.500    0.000 2 )
Moving Pin [out_core1[43]] to LEGAL location ( 248.300    0.000 2 )
Moving Pin [out_core1[42]] to LEGAL location ( 249.100    0.000 2 )
Moving Pin [out_core1[41]] to LEGAL location ( 249.900    0.000 2 )
Moving Pin [out_core1[40]] to LEGAL location ( 250.700    0.000 2 )
Moving Pin [out_core1[39]] to LEGAL location ( 251.500    0.000 2 )
Moving Pin [out_core1[38]] to LEGAL location ( 252.300    0.000 2 )
Moving Pin [out_core1[37]] to LEGAL location ( 253.100    0.000 2 )
Moving Pin [out_core1[36]] to LEGAL location ( 253.900    0.000 2 )
Moving Pin [out_core1[35]] to LEGAL location ( 254.700    0.000 2 )
Moving Pin [out_core1[34]] to LEGAL location ( 255.500    0.000 2 )
Moving Pin [out_core1[33]] to LEGAL location ( 256.300    0.000 2 )
Moving Pin [out_core1[32]] to LEGAL location ( 257.100    0.000 2 )
Moving Pin [out_core1[31]] to LEGAL location ( 257.900    0.000 2 )
Moving Pin [out_core1[30]] to LEGAL location ( 258.700    0.000 2 )
Moving Pin [out_core1[29]] to LEGAL location ( 259.500    0.000 2 )
Moving Pin [out_core1[28]] to LEGAL location ( 260.300    0.000 2 )
Moving Pin [out_core1[27]] to LEGAL location ( 261.100    0.000 2 )
Moving Pin [out_core1[26]] to LEGAL location ( 261.900    0.000 2 )
Moving Pin [out_core1[25]] to LEGAL location ( 262.700    0.000 2 )
Moving Pin [out_core1[24]] to LEGAL location ( 263.500    0.000 2 )
Moving Pin [out_core1[23]] to LEGAL location ( 264.300    0.000 2 )
Moving Pin [out_core1[22]] to LEGAL location ( 265.100    0.000 2 )
Moving Pin [out_core1[21]] to LEGAL location ( 265.900    0.000 2 )
Moving Pin [out_core1[20]] to LEGAL location ( 266.700    0.000 2 )
Moving Pin [out_core1[19]] to LEGAL location ( 267.500    0.000 2 )
Moving Pin [out_core1[18]] to LEGAL location ( 268.300    0.000 2 )
Moving Pin [out_core1[17]] to LEGAL location ( 269.100    0.000 2 )
Moving Pin [out_core1[16]] to LEGAL location ( 269.900    0.000 2 )
Moving Pin [out_core1[15]] to LEGAL location ( 270.700    0.000 2 )
Moving Pin [out_core1[14]] to LEGAL location ( 271.500    0.000 2 )
Moving Pin [out_core1[13]] to LEGAL location ( 272.300    0.000 2 )
Moving Pin [out_core1[12]] to LEGAL location ( 273.100    0.000 2 )
Moving Pin [out_core1[11]] to LEGAL location ( 273.900    0.000 2 )
Moving Pin [out_core1[10]] to LEGAL location ( 274.700    0.000 2 )
Moving Pin [out_core1[9]] to LEGAL location ( 275.500    0.000 2 )
Moving Pin [out_core1[8]] to LEGAL location ( 276.300    0.000 2 )
Moving Pin [out_core1[7]] to LEGAL location ( 277.100    0.000 2 )
Moving Pin [out_core1[6]] to LEGAL location ( 277.900    0.000 2 )
Moving Pin [out_core1[5]] to LEGAL location ( 278.700    0.000 2 )
Moving Pin [out_core1[4]] to LEGAL location ( 279.500    0.000 2 )
Moving Pin [out_core1[3]] to LEGAL location ( 280.300    0.000 2 )
Moving Pin [out_core1[2]] to LEGAL location ( 281.100    0.000 2 )
Moving Pin [out_core1[1]] to LEGAL location ( 281.900    0.000 2 )
Moving Pin [out_core1[0]] to LEGAL location ( 282.700    0.000 2 )
Moving Pin [out_core2[87]] to LEGAL location ( 283.500    0.000 2 )
Moving Pin [out_core2[86]] to LEGAL location ( 284.300    0.000 2 )
Moving Pin [out_core2[85]] to LEGAL location ( 285.100    0.000 2 )
Moving Pin [out_core2[84]] to LEGAL location ( 285.900    0.000 2 )
Moving Pin [out_core2[83]] to LEGAL location ( 286.700    0.000 2 )
Moving Pin [out_core2[82]] to LEGAL location ( 287.500    0.000 2 )
Moving Pin [out_core2[81]] to LEGAL location ( 288.300    0.000 2 )
Moving Pin [out_core2[80]] to LEGAL location ( 289.100    0.000 2 )
Moving Pin [out_core2[79]] to LEGAL location ( 289.900    0.000 2 )
Moving Pin [out_core2[78]] to LEGAL location ( 290.700    0.000 2 )
Moving Pin [out_core2[77]] to LEGAL location ( 291.500    0.000 2 )
Moving Pin [out_core2[76]] to LEGAL location ( 292.300    0.000 2 )
Moving Pin [out_core2[75]] to LEGAL location ( 293.100    0.000 2 )
Moving Pin [out_core2[74]] to LEGAL location ( 293.900    0.000 2 )
Moving Pin [out_core2[73]] to LEGAL location ( 294.700    0.000 2 )
Moving Pin [out_core2[72]] to LEGAL location ( 295.500    0.000 2 )
Moving Pin [out_core2[71]] to LEGAL location ( 296.300    0.000 2 )
Moving Pin [out_core2[70]] to LEGAL location ( 297.100    0.000 2 )
Moving Pin [out_core2[69]] to LEGAL location ( 297.900    0.000 2 )
Moving Pin [out_core2[68]] to LEGAL location ( 298.700    0.000 2 )
Moving Pin [out_core2[67]] to LEGAL location ( 299.500    0.000 2 )
Moving Pin [out_core2[66]] to LEGAL location ( 300.300    0.000 2 )
Moving Pin [out_core2[65]] to LEGAL location ( 301.100    0.000 2 )
Moving Pin [out_core2[64]] to LEGAL location ( 301.900    0.000 2 )
Moving Pin [out_core2[63]] to LEGAL location ( 302.700    0.000 2 )
Moving Pin [out_core2[62]] to LEGAL location ( 303.500    0.000 2 )
Moving Pin [out_core2[61]] to LEGAL location ( 304.300    0.000 2 )
Moving Pin [out_core2[60]] to LEGAL location ( 305.100    0.000 2 )
Moving Pin [out_core2[59]] to LEGAL location ( 305.900    0.000 2 )
Moving Pin [out_core2[58]] to LEGAL location ( 306.700    0.000 2 )
Moving Pin [out_core2[57]] to LEGAL location ( 307.500    0.000 2 )
Moving Pin [out_core2[56]] to LEGAL location ( 308.300    0.000 2 )
Moving Pin [out_core2[55]] to LEGAL location ( 309.100    0.000 2 )
Moving Pin [out_core2[54]] to LEGAL location ( 309.900    0.000 2 )
Moving Pin [out_core2[53]] to LEGAL location ( 310.700    0.000 2 )
Moving Pin [out_core2[52]] to LEGAL location ( 311.500    0.000 2 )
Moving Pin [out_core2[51]] to LEGAL location ( 312.300    0.000 2 )
Moving Pin [out_core2[50]] to LEGAL location ( 313.100    0.000 2 )
Moving Pin [out_core2[49]] to LEGAL location ( 313.900    0.000 2 )
Moving Pin [out_core2[48]] to LEGAL location ( 314.700    0.000 2 )
Moving Pin [out_core2[47]] to LEGAL location ( 315.500    0.000 2 )
Moving Pin [out_core2[46]] to LEGAL location ( 316.300    0.000 2 )
Moving Pin [out_core2[45]] to LEGAL location ( 317.100    0.000 2 )
Moving Pin [out_core2[44]] to LEGAL location ( 317.900    0.000 2 )
Moving Pin [out_core2[43]] to LEGAL location ( 318.700    0.000 2 )
Moving Pin [out_core2[42]] to LEGAL location ( 319.500    0.000 2 )
Moving Pin [out_core2[41]] to LEGAL location ( 320.300    0.000 2 )
Moving Pin [out_core2[40]] to LEGAL location ( 321.100    0.000 2 )
Moving Pin [out_core2[39]] to LEGAL location ( 321.900    0.000 2 )
Moving Pin [out_core2[38]] to LEGAL location ( 322.700    0.000 2 )
Moving Pin [out_core2[37]] to LEGAL location ( 323.500    0.000 2 )
Moving Pin [out_core2[36]] to LEGAL location ( 324.300    0.000 2 )
Moving Pin [out_core2[35]] to LEGAL location ( 325.100    0.000 2 )
Moving Pin [out_core2[34]] to LEGAL location ( 325.900    0.000 2 )
Moving Pin [out_core2[33]] to LEGAL location ( 326.700    0.000 2 )
Moving Pin [out_core2[32]] to LEGAL location ( 327.500    0.000 2 )
Moving Pin [out_core2[31]] to LEGAL location ( 328.300    0.000 2 )
Moving Pin [out_core2[30]] to LEGAL location ( 329.100    0.000 2 )
Moving Pin [out_core2[29]] to LEGAL location ( 329.900    0.000 2 )
Moving Pin [out_core2[28]] to LEGAL location ( 330.700    0.000 2 )
Moving Pin [out_core2[27]] to LEGAL location ( 331.500    0.000 2 )
Moving Pin [out_core2[26]] to LEGAL location ( 332.300    0.000 2 )
Moving Pin [out_core2[25]] to LEGAL location ( 333.100    0.000 2 )
Moving Pin [out_core2[24]] to LEGAL location ( 333.900    0.000 2 )
Moving Pin [out_core2[23]] to LEGAL location ( 334.700    0.000 2 )
Moving Pin [out_core2[22]] to LEGAL location ( 335.500    0.000 2 )
Moving Pin [out_core2[21]] to LEGAL location ( 336.300    0.000 2 )
Moving Pin [out_core2[20]] to LEGAL location ( 337.100    0.000 2 )
Moving Pin [out_core2[19]] to LEGAL location ( 337.900    0.000 2 )
Moving Pin [out_core2[18]] to LEGAL location ( 338.700    0.000 2 )
Moving Pin [out_core2[17]] to LEGAL location ( 339.500    0.000 2 )
Moving Pin [out_core2[16]] to LEGAL location ( 340.300    0.000 2 )
Moving Pin [out_core2[15]] to LEGAL location ( 341.100    0.000 2 )
Moving Pin [out_core2[14]] to LEGAL location ( 341.900    0.000 2 )
Moving Pin [out_core2[13]] to LEGAL location ( 342.700    0.000 2 )
Moving Pin [out_core2[12]] to LEGAL location ( 343.500    0.000 2 )
Moving Pin [out_core2[11]] to LEGAL location ( 344.300    0.000 2 )
Moving Pin [out_core2[10]] to LEGAL location ( 345.100    0.000 2 )
Moving Pin [out_core2[9]] to LEGAL location ( 345.900    0.000 2 )
Moving Pin [out_core2[8]] to LEGAL location ( 346.700    0.000 2 )
Moving Pin [out_core2[7]] to LEGAL location ( 347.500    0.000 2 )
Moving Pin [out_core2[6]] to LEGAL location ( 348.300    0.000 2 )
Moving Pin [out_core2[5]] to LEGAL location ( 349.100    0.000 2 )
Moving Pin [out_core2[4]] to LEGAL location ( 349.900    0.000 2 )
Moving Pin [out_core2[3]] to LEGAL location ( 350.700    0.000 2 )
Moving Pin [out_core2[2]] to LEGAL location ( 351.500    0.000 2 )
Moving Pin [out_core2[1]] to LEGAL location ( 352.300    0.000 2 )
Moving Pin [out_core2[0]] to LEGAL location ( 353.100    0.000 2 )
Moving Pin [s_valid1] to LEGAL location ( 193.100    0.000 2 )
Moving Pin [s_valid2] to LEGAL location ( 193.900    0.000 2 )
Moving Pin [psum_norm_1[10]] to LEGAL location ( 195.500    0.000 2 )
Moving Pin [psum_norm_1[9]] to LEGAL location ( 196.300    0.000 2 )
Moving Pin [psum_norm_1[8]] to LEGAL location ( 197.100    0.000 2 )
Moving Pin [psum_norm_1[7]] to LEGAL location ( 197.900    0.000 2 )
Moving Pin [psum_norm_1[6]] to LEGAL location ( 198.700    0.000 2 )
Moving Pin [psum_norm_1[5]] to LEGAL location ( 199.500    0.000 2 )
Moving Pin [psum_norm_1[4]] to LEGAL location ( 200.300    0.000 2 )
Moving Pin [psum_norm_1[3]] to LEGAL location ( 201.100    0.000 2 )
Moving Pin [psum_norm_1[2]] to LEGAL location ( 201.900    0.000 2 )
Moving Pin [psum_norm_1[1]] to LEGAL location ( 202.700    0.000 2 )
Moving Pin [psum_norm_1[0]] to LEGAL location ( 203.500    0.000 2 )
Moving Pin [psum_norm_2[10]] to LEGAL location ( 204.300    0.000 2 )
Moving Pin [psum_norm_2[9]] to LEGAL location ( 205.100    0.000 2 )
Moving Pin [psum_norm_2[8]] to LEGAL location ( 205.900    0.000 2 )
Moving Pin [psum_norm_2[7]] to LEGAL location ( 206.700    0.000 2 )
Moving Pin [psum_norm_2[6]] to LEGAL location ( 207.500    0.000 2 )
Moving Pin [psum_norm_2[5]] to LEGAL location ( 208.300    0.000 2 )
Moving Pin [psum_norm_2[4]] to LEGAL location ( 209.100    0.000 2 )
Moving Pin [psum_norm_2[3]] to LEGAL location ( 209.900    0.000 2 )
Moving Pin [psum_norm_2[2]] to LEGAL location ( 210.700    0.000 2 )
Moving Pin [psum_norm_2[1]] to LEGAL location ( 211.500    0.000 2 )
Moving Pin [psum_norm_2[0]] to LEGAL location ( 212.300    0.000 2 )
Moving Pin [norm_valid] to LEGAL location ( 194.700    0.000 2 )
Summary report for top level: [dualcore] 
	Total Pads                         : 0
	Total Pins                         : 305
	Legally Assigned Pins              : 305
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
201 pin(s) of the Partition dualcore were legalized.
End pin legalization for the partition [dualcore].

#% End legalizePin (date=03/22 21:15:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1106.1M, current mem=1106.1M)
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/22 21:15:18, mem=1106.1M)
Checking pins of top cell dualcore ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
dualcore    |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/22 21:15:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1106.3M, current mem=1106.3M)
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/22 21:15:18, mem=1106.5M)
% Begin Save ccopt configuration ... (date=03/22 21:15:18, mem=1109.5M)
% End Save ccopt configuration ... (date=03/22 21:15:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.4M, current mem=1110.4M)
% Begin Save netlist data ... (date=03/22 21:15:18, mem=1110.4M)
Writing Binary DB to floorplan.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 21:15:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1114.4M, current mem=1114.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 21:15:18, mem=1115.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 21:15:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1115.4M, current mem=1115.4M)
% Begin Save clock tree data ... (date=03/22 21:15:18, mem=1126.6M)
% End Save clock tree data ... (date=03/22 21:15:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1126.6M, current mem=1126.6M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file floorplan.enc.dat.tmp/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file floorplan.enc.dat.tmp/dualcore.prop
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1571.6M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1571.6M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1555.6M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 21:15:19, mem=1129.0M)
% End Save power constraints data ... (date=03/22 21:15:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.1M, current mem=1129.1M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/22 21:15:21, total cpu=0:00:02.2, real=0:00:03.0, peak res=1129.9M, current mem=1129.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 413 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD6' removed
*       :      1 instance  of type 'INVD4' removed
*       :      3 instances of type 'INVD3' removed
*       :     10 instances of type 'INVD2' removed
*       :     83 instances of type 'INVD1' removed
*       :    177 instances of type 'INVD0' removed
*       :      2 instances of type 'CKND6' removed
*       :      2 instances of type 'CKND4' removed
*       :      4 instances of type 'CKND3' removed
*       :     36 instances of type 'CKND2' removed
*       :      2 instances of type 'CKND16' removed
*       :      2 instances of type 'CKND12' removed
*       :      1 instance  of type 'CKBD8' removed
*       :      6 instances of type 'CKBD4' removed
*       :      2 instances of type 'CKBD2' removed
*       :      7 instances of type 'CKBD1' removed
*       :      5 instances of type 'BUFFD8' removed
*       :      4 instances of type 'BUFFD6' removed
*       :      1 instance  of type 'BUFFD3' removed
*       :     18 instances of type 'BUFFD2' removed
*       :      2 instances of type 'BUFFD16' removed
*       :      1 instance  of type 'BUFFD12' removed
*       :     31 instances of type 'BUFFD1' removed
*       :     11 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.1) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-22 21:15:26 (2023-Mar-23 04:15:26 GMT)
2023-Mar-22 21:15:26 (2023-Mar-23 04:15:26 GMT): 10%
2023-Mar-22 21:15:26 (2023-Mar-23 04:15:26 GMT): 20%
2023-Mar-22 21:15:26 (2023-Mar-23 04:15:26 GMT): 30%
2023-Mar-22 21:15:26 (2023-Mar-23 04:15:26 GMT): 40%
2023-Mar-22 21:15:26 (2023-Mar-23 04:15:26 GMT): 50%
2023-Mar-22 21:15:26 (2023-Mar-23 04:15:26 GMT): 60%
2023-Mar-22 21:15:26 (2023-Mar-23 04:15:26 GMT): 70%
2023-Mar-22 21:15:26 (2023-Mar-23 04:15:26 GMT): 80%
2023-Mar-22 21:15:26 (2023-Mar-23 04:15:26 GMT): 90%

Finished Levelizing
2023-Mar-22 21:15:26 (2023-Mar-23 04:15:26 GMT)

Starting Activity Propagation
2023-Mar-22 21:15:26 (2023-Mar-23 04:15:26 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-22 21:15:27 (2023-Mar-23 04:15:27 GMT): 10%
2023-Mar-22 21:15:27 (2023-Mar-23 04:15:27 GMT): 20%

Finished Activity Propagation
2023-Mar-22 21:15:27 (2023-Mar-23 04:15:27 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 28846 (74.3%) nets
3		: 5058 (13.0%) nets
4     -	14	: 4192 (10.8%) nets
15    -	39	: 595 (1.5%) nets
40    -	79	: 63 (0.2%) nets
80    -	159	: 79 (0.2%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=36914 (0 fixed + 36914 movable) #buf cell=0 #inv cell=4317 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38837 #term=124857 #term/net=3.21, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=305
stdCell: 36914 single + 0 double + 0 multi
Total standard cell length = 76.5312 (mm), area = 0.1378 (mm^2)
Average module density = 0.500.
Density for the design = 0.500.
       = stdcell_area 382656 sites (137756 um^2) / alloc_area 764829 sites (275338 um^2).
Pin Density = 0.1625.
            = total # of pins 124857 / total area 768544.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.369e+05 (9.58e+04 1.41e+05)
              Est.  stn bbox = 2.692e+05 (1.18e+05 1.51e+05)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 1695.3M
Iteration  2: Total net bbox = 2.369e+05 (9.58e+04 1.41e+05)
              Est.  stn bbox = 2.692e+05 (1.18e+05 1.51e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1696.3M
*** Finished SKP initialization (cpu=0:00:14.0, real=0:00:09.0)***
Iteration  3: Total net bbox = 1.746e+05 (6.94e+04 1.05e+05)
              Est.  stn bbox = 2.185e+05 (9.54e+04 1.23e+05)
              cpu = 0:00:27.9 real = 0:00:13.0 mem = 2494.0M
Iteration  4: Total net bbox = 2.953e+05 (1.03e+05 1.92e+05)
              Est.  stn bbox = 3.823e+05 (1.32e+05 2.51e+05)
              cpu = 0:01:23 real = 0:00:23.0 mem = 2581.9M
Iteration  5: Total net bbox = 2.953e+05 (1.03e+05 1.92e+05)
              Est.  stn bbox = 3.823e+05 (1.32e+05 2.51e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2581.9M
Iteration  6: Total net bbox = 3.681e+05 (1.48e+05 2.20e+05)
              Est.  stn bbox = 5.030e+05 (2.03e+05 3.00e+05)
              cpu = 0:00:46.9 real = 0:00:13.0 mem = 2609.9M
Iteration  7: Total net bbox = 3.866e+05 (1.63e+05 2.24e+05)
              Est.  stn bbox = 5.204e+05 (2.17e+05 3.03e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 2251.9M
Iteration  8: Total net bbox = 3.866e+05 (1.63e+05 2.24e+05)
              Est.  stn bbox = 5.204e+05 (2.17e+05 3.03e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2251.9M
Iteration  9: Total net bbox = 4.261e+05 (1.87e+05 2.39e+05)
              Est.  stn bbox = 5.741e+05 (2.50e+05 3.24e+05)
              cpu = 0:00:47.9 real = 0:00:15.0 mem = 2237.5M
Iteration 10: Total net bbox = 4.261e+05 (1.87e+05 2.39e+05)
              Est.  stn bbox = 5.741e+05 (2.50e+05 3.24e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2237.5M
Iteration 11: Total net bbox = 4.365e+05 (1.93e+05 2.44e+05)
              Est.  stn bbox = 5.867e+05 (2.56e+05 3.31e+05)
              cpu = 0:00:42.4 real = 0:00:14.0 mem = 2237.7M
Iteration 12: Total net bbox = 4.365e+05 (1.93e+05 2.44e+05)
              Est.  stn bbox = 5.867e+05 (2.56e+05 3.31e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2237.7M
Iteration 13: Total net bbox = 4.649e+05 (2.11e+05 2.54e+05)
              Est.  stn bbox = 6.070e+05 (2.73e+05 3.34e+05)
              cpu = 0:02:47 real = 0:00:49.0 mem = 2248.3M
Iteration 14: Total net bbox = 4.649e+05 (2.11e+05 2.54e+05)
              Est.  stn bbox = 6.070e+05 (2.73e+05 3.34e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2248.3M
Iteration 15: Total net bbox = 4.649e+05 (2.11e+05 2.54e+05)
              Est.  stn bbox = 6.070e+05 (2.73e+05 3.34e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2248.3M
Finished Global Placement (cpu=0:07:00, real=0:02:11, mem=2248.3M)
0 delay mode for cte disabled.
Info: 336 clock gating cells identified, 336 (on average) moved 2352/7
net ignore based on current view = 0
*** Starting refinePlace (0:09:11 mem=1912.2M) ***
Total net bbox length = 4.649e+05 (2.111e+05 2.538e+05) (ext = 2.654e+04)
Move report: Detail placement moves 36914 insts, mean move: 1.16 um, max move: 46.57 um
	Max move on inst (normalizer_inst/clk_gate_shift_reg_0__7_/latch): (268.04, 40.99) --> (311.40, 44.20)
	Runtime: CPU: 0:00:09.2 REAL: 0:00:05.0 MEM: 1912.2MB
Summary Report:
Instances move: 36914 (out of 36914 movable)
Instances flipped: 0
Mean displacement: 1.16 um
Max displacement: 46.57 um (Instance: normalizer_inst/clk_gate_shift_reg_0__7_/latch) (268.04, 40.9945) -> (311.4, 44.2)
	Length: 18 sites, height: 1 rows, site name: core, cell type: CKLNQD1
Total net bbox length = 4.473e+05 (1.904e+05 2.569e+05) (ext = 2.639e+04)
Runtime: CPU: 0:00:09.3 REAL: 0:00:05.0 MEM: 1912.2MB
*** Finished refinePlace (0:09:20 mem=1912.2M) ***
*** Finished Initial Placement (cpu=0:07:11, real=0:02:17, mem=1909.0M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1909.04 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1909.04 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38837  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38837 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38837 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.545314e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       144( 0.16%)        13( 0.01%)   ( 0.17%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        11( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              156( 0.02%)        13( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.74 seconds, mem = 1909.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 124552
[NR-eGR]     M2  (2V) length: 2.463264e+05um, number of vias: 183637
[NR-eGR]     M3  (3H) length: 2.391329e+05um, number of vias: 5682
[NR-eGR]     M4  (4V) length: 6.675998e+04um, number of vias: 1186
[NR-eGR]     M5  (5H) length: 1.761500e+04um, number of vias: 445
[NR-eGR]     M6  (6V) length: 7.668295e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 4.654000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 2.974000e+02um, number of vias: 0
[NR-eGR] Total length: 5.782654e+05um, number of vias: 315510
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.131260e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.40 seconds, mem = 1786.0M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.2, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 7:22, real = 0: 2:25, mem = 1778.0M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1288.4M, totSessionCpu=0:09:23 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:04, mem = 1633.1M, totSessionCpu=0:09:31 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2102.05 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2123.80 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2123.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38837  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38837 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38837 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.616144e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       165( 0.18%)        20( 0.02%)   ( 0.21%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              176( 0.03%)        20( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 124552
[NR-eGR]     M2  (2V) length: 2.479586e+05um, number of vias: 183094
[NR-eGR]     M3  (3H) length: 2.412484e+05um, number of vias: 5906
[NR-eGR]     M4  (4V) length: 6.955852e+04um, number of vias: 1291
[NR-eGR]     M5  (5H) length: 1.855800e+04um, number of vias: 461
[NR-eGR]     M6  (6V) length: 7.409990e+03um, number of vias: 6
[NR-eGR]     M7  (7H) length: 4.656000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 2.974000e+02um, number of vias: 0
[NR-eGR] Total length: 5.854965e+05um, number of vias: 315314
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.411630e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.63 sec, Real: 1.46 sec, Curr Mem: 2128.40 MB )
Extraction called for design 'dualcore' of instances=36914 and nets=38952 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2120.402M)
** Profile ** Start :  cpu=0:00:00.0, mem=2120.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=2123.5M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2227.12)
Total number of fetched objects 39224
End delay calculation. (MEM=2562.96 CPU=0:00:05.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2562.96 CPU=0:00:07.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:03.0 totSessionCpu=0:09:44 mem=2531.0M)
** Profile ** Overall slacks :  cpu=0:00:09.9, mem=2539.0M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2561.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -10.750 |
|           TNS (ns):| -2688.0 |
|    Violating Paths:|  4685   |
|          All Paths:|  10993  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    302 (302)     |   -0.335   |    354 (354)     |
|   max_tran     |   551 (11439)    |   -5.027   |   551 (11443)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.790%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2561.5M
**optDesign ... cpu = 0:00:22, real = 0:00:09, mem = 1789.2M, totSessionCpu=0:09:46 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2253.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2253.0M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1810.25MB/3501.86MB/1810.25MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1810.26MB/3501.86MB/1810.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1810.27MB/3501.86MB/1810.27MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 21:17:57 (2023-Mar-23 04:17:57 GMT)
2023-Mar-22 21:17:57 (2023-Mar-23 04:17:57 GMT): 10%
2023-Mar-22 21:17:57 (2023-Mar-23 04:17:57 GMT): 20%
2023-Mar-22 21:17:57 (2023-Mar-23 04:17:57 GMT): 30%
2023-Mar-22 21:17:57 (2023-Mar-23 04:17:57 GMT): 40%
2023-Mar-22 21:17:57 (2023-Mar-23 04:17:57 GMT): 50%
2023-Mar-22 21:17:57 (2023-Mar-23 04:17:57 GMT): 60%
2023-Mar-22 21:17:57 (2023-Mar-23 04:17:57 GMT): 70%
2023-Mar-22 21:17:57 (2023-Mar-23 04:17:57 GMT): 80%
2023-Mar-22 21:17:57 (2023-Mar-23 04:17:57 GMT): 90%

Finished Levelizing
2023-Mar-22 21:17:58 (2023-Mar-23 04:17:58 GMT)

Starting Activity Propagation
2023-Mar-22 21:17:58 (2023-Mar-23 04:17:58 GMT)
2023-Mar-22 21:17:58 (2023-Mar-23 04:17:58 GMT): 10%
2023-Mar-22 21:17:58 (2023-Mar-23 04:17:58 GMT): 20%

Finished Activity Propagation
2023-Mar-22 21:17:59 (2023-Mar-23 04:17:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1811.04MB/3502.86MB/1811.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 21:17:59 (2023-Mar-23 04:17:59 GMT)
2023-Mar-22 21:18:00 (2023-Mar-23 04:18:00 GMT): 10%
2023-Mar-22 21:18:00 (2023-Mar-23 04:18:00 GMT): 20%
2023-Mar-22 21:18:00 (2023-Mar-23 04:18:00 GMT): 30%
2023-Mar-22 21:18:00 (2023-Mar-23 04:18:00 GMT): 40%
2023-Mar-22 21:18:00 (2023-Mar-23 04:18:00 GMT): 50%
2023-Mar-22 21:18:00 (2023-Mar-23 04:18:00 GMT): 60%
2023-Mar-22 21:18:00 (2023-Mar-23 04:18:00 GMT): 70%
2023-Mar-22 21:18:00 (2023-Mar-23 04:18:00 GMT): 80%
2023-Mar-22 21:18:00 (2023-Mar-23 04:18:00 GMT): 90%

Finished Calculating power
2023-Mar-22 21:18:00 (2023-Mar-23 04:18:00 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=1813.19MB/3566.87MB/1813.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1813.19MB/3566.87MB/1813.25MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=1813.25MB/3566.87MB/1813.25MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1813.26MB/3566.87MB/1813.26MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 21:18:00 (2023-Mar-23 04:18:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       40.37291843 	   64.2117%
Total Switching Power:      21.47727469 	   34.1589%
Total Leakage Power:         1.02450757 	    1.6294%
Total Power:                62.87470063
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         24.28       3.207      0.5778       28.06       44.63
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   4.835e-05
Combinational                      15.01       18.27      0.4331       33.72       53.63
Clock (Combinational)            0.00261           0   1.615e-05    0.002627    0.004177
Clock (Sequential)                  1.08           0     0.01351       1.093       1.739
-----------------------------------------------------------------------------------------
Total                              40.37       21.48       1.025       62.87         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      40.37       21.48       1.025       62.87         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5205           0    0.006642      0.5272      0.8385
clk1                              0.5617           0    0.006885      0.5686      0.9043
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.096       1.743
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:    normalizer_inst/U10910 (ND2D8):          0.04958
*              Highest Leakage Power:     normalizer_inst/U3528 (XNR3D4):        0.0001759
*                Total Cap:      1.58497e-10 F
*                Total instances in design: 36914
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1823.46MB/3579.12MB/1823.46MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -11.321 ns

 268 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        261          7        268

 268 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:11.3 real=0:00:06.0 mem=2643.5M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:58.9/0:10:05.8 (1.0), mem = 2643.5M
(I,S,L,T): WC_VIEW: 40.1391, 21.0127, 0.988379, 62.1402

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :2851.5M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :2851.5M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :2851.5M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :2851.5M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :2851.5M)
CPU of: netlist preparation :0:00:00.1 (mem :2851.5M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :2851.5M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 40.1391, 21.0127, 0.988379, 62.1402
*** AreaOpt [finish] : cpu/real = 0:00:05.8/0:00:05.3 (1.1), totSession cpu/real = 0:10:04.7/0:10:11.1 (1.0), mem = 2643.5M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt high fanout net optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:05.9/0:10:11.8 (1.0), mem = 2397.5M
(I,S,L,T): WC_VIEW: 40.1391, 21.0127, 0.988379, 62.1402
(I,S,L,T): WC_VIEW: 40.1391, 21.0127, 0.988379, 62.1402
*** DrvOpt [finish] : cpu/real = 0:00:05.6/0:00:04.5 (1.2), totSession cpu/real = 0:10:11.4/0:10:16.3 (1.0), mem = 2397.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:11.5/0:10:16.5 (1.0), mem = 2397.5M
(I,S,L,T): WC_VIEW: 40.1391, 21.0127, 0.988379, 62.1402
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1475| 14971|    -5.17|   415|   415|    -0.35|     0|     0|     0|     0|   -11.32| -2702.15|       0|       0|       0|  49.62|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.01|  -989.27|     119|       0|     378|  49.79| 0:00:02.0|  2959.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.01|  -989.27|       0|       0|       0|  49.79| 0:00:00.0|  2959.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:10.1 real=0:00:03.0 mem=2959.7M) ***

(I,S,L,T): WC_VIEW: 38.7448, 21.01, 0.997339, 60.7521
*** DrvOpt [finish] : cpu/real = 0:00:14.3/0:00:06.3 (2.3), totSession cpu/real = 0:10:25.9/0:10:22.8 (1.0), mem = 2751.7M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:03, real = 0:00:35, mem = 1913.9M, totSessionCpu=0:10:26 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:26.4/0:10:23.3 (1.0), mem = 2446.2M
(I,S,L,T): WC_VIEW: 38.7448, 21.01, 0.997339, 60.7521
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -6.013  TNS Slack -989.268 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -6.013|-989.268|    49.79%|   0:00:00.0| 2682.2M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -4.898|-409.312|    50.19%|   0:00:06.0| 3071.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.500|-373.081|    50.33%|   0:00:03.0| 3117.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.500|-373.081|    50.33%|   0:00:00.0| 3117.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.902|-137.184|    50.61%|   0:00:05.0| 3117.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -3.597|-113.217|    50.71%|   0:00:04.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.578|-105.736|    50.76%|   0:00:01.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.578|-105.736|    50.76%|   0:00:01.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.441| -91.557|    50.84%|   0:00:01.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.233| -81.956|    50.90%|   0:00:02.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.207| -79.955|    50.92%|   0:00:01.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.207| -79.955|    50.92%|   0:00:00.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.109| -76.534|    50.94%|   0:00:01.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -3.059| -74.592|    51.00%|   0:00:02.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -3.044| -74.255|    51.02%|   0:00:00.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -3.044| -74.255|    51.02%|   0:00:01.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.980| -72.277|    51.04%|   0:00:00.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.988| -71.276|    51.05%|   0:00:02.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.987| -70.390|    51.07%|   0:00:01.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.987| -70.390|    51.07%|   0:00:00.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.930| -69.375|    51.09%|   0:00:01.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.931| -69.017|    51.10%|   0:00:01.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.906| -68.471|    51.12%|   0:00:01.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.906| -68.471|    51.12%|   0:00:00.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.889| -67.251|    51.14%|   0:00:01.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.889| -67.981|    51.13%|   0:00:01.0| 3218.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:32 real=0:00:37.0 mem=3218.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:32 real=0:00:37.0 mem=3218.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -2.889  TNS Slack -67.981 
(I,S,L,T): WC_VIEW: 40.022, 22.1376, 1.08497, 63.2446
*** SetupOpt [finish] : cpu/real = 0:02:42.2/0:00:46.8 (3.5), totSession cpu/real = 0:13:08.6/0:11:10.1 (1.2), mem = 3009.3M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -2.889
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:10.6/0:11:12.1 (1.2), mem = 2785.3M
(I,S,L,T): WC_VIEW: 40.022, 22.1376, 1.08497, 63.2446
Reclaim Optimization WNS Slack -2.889  TNS Slack -67.981 Density 51.13
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.13%|        -|  -2.889| -67.981|   0:00:00.0| 2785.3M|
|    51.09%|      243|  -2.881| -67.803|   0:00:04.0| 3090.6M|
|    51.09%|        8|  -2.881| -67.803|   0:00:00.0| 3090.6M|
|    51.09%|        0|  -2.881| -67.803|   0:00:01.0| 3090.6M|
|    51.09%|        0|  -2.881| -67.803|   0:00:00.0| 3090.6M|
|    51.06%|       42|  -2.881| -67.803|   0:00:00.0| 3090.6M|
|    50.78%|      854|  -2.863| -67.156|   0:00:08.0| 3090.6M|
|    50.77%|       70|  -2.863| -67.138|   0:00:00.0| 3090.6M|
|    50.76%|        8|  -2.863| -67.138|   0:00:01.0| 3090.6M|
|    50.76%|        0|  -2.863| -67.138|   0:00:00.0| 3090.6M|
|    50.76%|        0|  -2.863| -67.138|   0:00:00.0| 3090.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.863  TNS Slack -67.138 Density 50.76
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:45.6) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 39.9124, 21.9811, 1.07389, 62.9673
*** AreaOpt [finish] : cpu/real = 0:00:44.8/0:00:16.2 (2.8), totSession cpu/real = 0:13:55.3/0:11:28.3 (1.2), mem = 3090.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:46, real=0:00:17, mem=2577.58M, totSessionCpu=0:13:56).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2603.45 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2603.45 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39334  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39293 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39293 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.569596e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       174( 0.19%)        27( 0.03%)         2( 0.00%)   ( 0.23%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        19( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              195( 0.03%)        27( 0.00%)         2( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.88 seconds, mem = 2612.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.0, real=0:00:03.0)***
Iteration  7: Total net bbox = 3.717e+05 (1.64e+05 2.08e+05)
              Est.  stn bbox = 4.931e+05 (2.19e+05 2.74e+05)
              cpu = 0:00:33.4 real = 0:00:10.0 mem = 3324.5M
Iteration  8: Total net bbox = 4.040e+05 (1.86e+05 2.18e+05)
              Est.  stn bbox = 5.318e+05 (2.46e+05 2.86e+05)
              cpu = 0:01:20 real = 0:00:23.0 mem = 3311.5M
Iteration  9: Total net bbox = 4.151e+05 (1.95e+05 2.20e+05)
              Est.  stn bbox = 5.447e+05 (2.58e+05 2.87e+05)
              cpu = 0:01:46 real = 0:00:29.0 mem = 3311.6M
Iteration 10: Total net bbox = 4.349e+05 (2.04e+05 2.30e+05)
              Est.  stn bbox = 5.625e+05 (2.66e+05 2.96e+05)
              cpu = 0:01:02 real = 0:00:18.0 mem = 3220.0M
Iteration 11: Total net bbox = 4.517e+05 (2.10e+05 2.41e+05)
              Est.  stn bbox = 5.780e+05 (2.71e+05 3.07e+05)
              cpu = 0:00:24.5 real = 0:00:07.0 mem = 3222.7M
Move report: Timing Driven Placement moves 37411 insts, mean move: 21.97 um, max move: 130.40 um
	Max move on inst (normalizer_inst/FE_OFC1902_sum_1): (387.80, 55.00) --> (417.88, 155.32)

Finished Incremental Placement (cpu=0:05:26, real=0:01:37, mem=2963.5M)
*** Starting refinePlace (0:19:25 mem=2966.6M) ***
Total net bbox length = 4.572e+05 (2.160e+05 2.412e+05) (ext = 2.128e+04)
Move report: Detail placement moves 37411 insts, mean move: 0.93 um, max move: 22.66 um
	Max move on inst (core1_inst/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1004_q_temp_216): (164.93, 262.81) --> (186.60, 263.80)
	Runtime: CPU: 0:00:07.4 REAL: 0:00:04.0 MEM: 2966.6MB
Summary Report:
Instances move: 37411 (out of 37411 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 22.66 um (Instance: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1004_q_temp_216) (164.935, 262.81) -> (186.6, 263.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.418e+05 (1.956e+05 2.463e+05) (ext = 2.122e+04)
Runtime: CPU: 0:00:07.5 REAL: 0:00:04.0 MEM: 2966.6MB
*** Finished refinePlace (0:19:32 mem=2966.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2966.61 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2966.61 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39334  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39334 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39334 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.226858e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       163( 0.18%)        22( 0.02%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              178( 0.03%)        22( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.88 seconds, mem = 2966.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 125507
[NR-eGR]     M2  (2V) length: 2.250248e+05um, number of vias: 181570
[NR-eGR]     M3  (3H) length: 2.242896e+05um, number of vias: 6911
[NR-eGR]     M4  (4V) length: 6.947124e+04um, number of vias: 1451
[NR-eGR]     M5  (5H) length: 2.079710e+04um, number of vias: 510
[NR-eGR]     M6  (6V) length: 6.667635e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 2.266000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 5.040000e+01um, number of vias: 0
[NR-eGR] Total length: 5.465274e+05um, number of vias: 315957
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.974660e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.48 seconds, mem = 2922.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:39, real=0:01:43)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2583.4M)
Extraction called for design 'dualcore' of instances=37411 and nets=39454 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2583.371M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:13, real = 0:03:26, mem = 1806.0M, totSessionCpu=0:19:37 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2487.63)
Total number of fetched objects 39721
End delay calculation. (MEM=2834.54 CPU=0:00:05.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2834.54 CPU=0:00:07.1 REAL=0:00:01.0)
*** Timing NOT met, worst failing slack is -2.854
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:52.9/0:13:19.2 (1.5), mem = 2802.5M
(I,S,L,T): WC_VIEW: 39.8493, 20.9226, 1.07389, 61.8457
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.854 TNS Slack -68.916 Density 50.76
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.030| -0.319|
|reg2cgate | 0.019|  0.000|
|reg2reg   |-2.854|-68.597|
|HEPG      |-2.854|-68.597|
|All Paths |-2.854|-68.916|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.854|   -2.854| -68.597|  -68.916|    50.76%|   0:00:01.0| 3045.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.787|   -2.787| -66.642|  -66.961|    50.77%|   0:00:00.0| 3045.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.757|   -2.757| -66.411|  -66.730|    50.77%|   0:00:00.0| 3045.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.741|   -2.741| -66.253|  -66.572|    50.77%|   0:00:01.0| 3053.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.729|   -2.729| -66.161|  -66.479|    50.77%|   0:00:00.0| 3053.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.716|   -2.716| -65.789|  -66.108|    50.77%|   0:00:00.0| 3053.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.686|   -2.686| -65.633|  -65.952|    50.77%|   0:00:00.0| 3053.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.669|   -2.669| -65.197|  -65.516|    50.77%|   0:00:00.0| 3053.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.664|   -2.664| -65.070|  -65.389|    50.77%|   0:00:00.0| 3053.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.647|   -2.647| -64.700|  -65.018|    50.78%|   0:00:01.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.628|   -2.628| -64.345|  -64.664|    50.78%|   0:00:00.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.616|   -2.616| -64.134|  -64.452|    50.78%|   0:00:00.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.608|   -2.608| -63.857|  -64.176|    50.78%|   0:00:00.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.591|   -2.591| -63.617|  -63.936|    50.79%|   0:00:01.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.583|   -2.583| -63.305|  -63.623|    50.79%|   0:00:00.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.578|   -2.578| -63.065|  -63.383|    50.79%|   0:00:00.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.556|   -2.556| -62.804|  -63.122|    50.79%|   0:00:00.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.546|   -2.546| -62.629|  -62.947|    50.79%|   0:00:00.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.539|   -2.539| -62.221|  -62.540|    50.79%|   0:00:01.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.533|   -2.533| -62.065|  -62.383|    50.79%|   0:00:00.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.524|   -2.524| -61.875|  -62.193|    50.79%|   0:00:00.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.503|   -2.503| -61.551|  -61.869|    50.79%|   0:00:00.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.498|   -2.498| -61.190|  -61.509|    50.80%|   0:00:00.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.492|   -2.492| -61.053|  -61.371|    50.80%|   0:00:01.0| 3069.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.486|   -2.486| -60.696|  -61.015|    50.80%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.482|   -2.482| -60.628|  -60.947|    50.80%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.481|   -2.481| -60.513|  -60.832|    50.80%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.481|   -2.481| -60.504|  -60.822|    50.80%|   0:00:01.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.480|   -2.480| -60.474|  -60.792|    50.80%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.475|   -2.475| -60.411|  -60.730|    50.80%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.471|   -2.471| -60.374|  -60.692|    50.80%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.466|   -2.466| -60.256|  -60.575|    50.81%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.461|   -2.461| -60.156|  -60.474|    50.81%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.456|   -2.456| -60.029|  -60.347|    50.81%|   0:00:01.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.453|   -2.453| -59.883|  -60.202|    50.81%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.448|   -2.448| -59.572|  -59.891|    50.81%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.448|   -2.448| -59.537|  -59.856|    50.81%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.446|   -2.446| -59.536|  -59.855|    50.82%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.441|   -2.441| -59.497|  -59.815|    50.82%|   0:00:01.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.441|   -2.441| -59.452|  -59.771|    50.82%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.436|   -2.436| -59.443|  -59.761|    50.82%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.431|   -2.431| -59.324|  -59.643|    50.82%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.431|   -2.431| -59.266|  -59.585|    50.82%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.431|   -2.431| -59.262|  -59.580|    50.82%|   0:00:01.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.426|   -2.426| -59.215|  -59.533|    50.82%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.424|   -2.424| -59.066|  -59.385|    50.82%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.424|   -2.424| -59.008|  -59.327|    50.82%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.420|   -2.420| -58.994|  -59.313|    50.82%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.413|   -2.413| -58.869|  -59.187|    50.82%|   0:00:01.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.413|   -2.413| -58.768|  -59.087|    50.82%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.409|   -2.409| -58.595|  -58.914|    50.83%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.404|   -2.404| -58.549|  -58.867|    50.83%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.403|   -2.403| -58.467|  -58.786|    50.83%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.403|   -2.403| -58.464|  -58.783|    50.83%|   0:00:01.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.394|   -2.394| -58.410|  -58.729|    50.83%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.391|   -2.391| -58.275|  -58.593|    50.83%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.391|   -2.391| -58.045|  -58.364|    50.83%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.385|   -2.385| -57.900|  -58.219|    50.83%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.371|   -2.371| -57.752|  -58.070|    50.83%|   0:00:01.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.369|   -2.369| -57.696|  -58.015|    50.84%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.369|   -2.369| -57.594|  -57.912|    50.84%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.363|   -2.363| -57.348|  -57.667|    50.85%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.354|   -2.354| -57.211|  -57.530|    50.85%|   0:00:01.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.354|   -2.354| -57.139|  -57.457|    50.85%|   0:00:00.0| 3077.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.354|   -2.354| -57.134|  -57.452|    50.85%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.344|   -2.344| -56.961|  -57.279|    50.85%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.343|   -2.343| -56.874|  -57.192|    50.85%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.343|   -2.343| -56.830|  -57.149|    50.85%|   0:00:01.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.341|   -2.341| -56.765|  -57.083|    50.85%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.341|   -2.341| -56.724|  -57.042|    50.86%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.336|   -2.336| -56.628|  -56.946|    50.86%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.334|   -2.334| -56.460|  -56.779|    50.86%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.334|   -2.334| -56.437|  -56.755|    50.86%|   0:00:01.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.331|   -2.331| -56.282|  -56.600|    50.87%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.329|   -2.329| -56.272|  -56.590|    50.87%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.329|   -2.329| -56.237|  -56.556|    50.87%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.327|   -2.327| -56.200|  -56.519|    50.87%|   0:00:01.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.327|   -2.327| -56.189|  -56.507|    50.87%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.318|   -2.318| -56.119|  -56.437|    50.88%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.318|   -2.318| -56.013|  -56.332|    50.88%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.314|   -2.314| -55.961|  -56.280|    50.89%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.309|   -2.309| -55.931|  -56.249|    50.89%|   0:00:01.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.307|   -2.307| -55.805|  -56.123|    50.89%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.307|   -2.307| -55.743|  -56.062|    50.89%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.304|   -2.304| -55.617|  -55.935|    50.89%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.304|   -2.304| -55.565|  -55.884|    50.89%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.298|   -2.298| -55.504|  -55.822|    50.90%|   0:00:01.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.293|   -2.293| -55.379|  -55.698|    50.90%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.289|   -2.289| -55.285|  -55.604|    50.90%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.289|   -2.289| -55.266|  -55.585|    50.90%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.286|   -2.286| -55.154|  -55.473|    50.91%|   0:00:01.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.285|   -2.285| -55.164|  -55.482|    50.91%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.281|   -2.281| -55.034|  -55.352|    50.91%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.281|   -2.281| -54.969|  -55.287|    50.91%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.276|   -2.276| -54.911|  -55.230|    50.92%|   0:00:01.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.272|   -2.272| -54.794|  -55.112|    50.92%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.269|   -2.269| -54.684|  -55.003|    50.92%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.270|   -2.270| -54.671|  -54.990|    50.92%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.257|   -2.257| -54.417|  -54.735|    50.92%|   0:00:01.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.255|   -2.255| -54.366|  -54.685|    50.92%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.255|   -2.255| -54.362|  -54.681|    50.92%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.241|   -2.241| -53.952|  -54.271|    50.93%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.238|   -2.238| -53.883|  -54.202|    50.93%|   0:00:01.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.238|   -2.238| -53.857|  -54.175|    50.93%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.238|   -2.238| -53.853|  -54.172|    50.93%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.233|   -2.233| -53.607|  -53.926|    50.94%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.232|   -2.232| -53.571|  -53.889|    50.94%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.223|   -2.223| -53.460|  -53.779|    50.94%|   0:00:01.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.217|   -2.217| -53.352|  -53.671|    50.95%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.217|   -2.217| -53.329|  -53.647|    50.95%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.213|   -2.213| -53.157|  -53.475|    50.95%|   0:00:01.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.211|   -2.211| -53.114|  -53.433|    50.95%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.211|   -2.211| -53.079|  -53.398|    50.96%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.207|   -2.207| -52.858|  -53.177|    50.96%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.207|   -2.207| -52.830|  -53.148|    50.96%|   0:00:01.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.207|   -2.207| -52.829|  -53.148|    50.96%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.203|   -2.203| -52.674|  -52.993|    50.97%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.203|   -2.203| -52.614|  -52.933|    50.97%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.200|   -2.200| -52.425|  -52.743|    50.98%|   0:00:01.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.200|   -2.200| -52.393|  -52.711|    50.98%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.197|   -2.197| -52.323|  -52.642|    50.99%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.195|   -2.195| -52.252|  -52.571|    50.99%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.195|   -2.195| -52.243|  -52.562|    50.99%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.189|   -2.189| -52.103|  -52.422|    51.00%|   0:00:01.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.189|   -2.189| -52.069|  -52.388|    51.00%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.180|   -2.180| -51.919|  -52.238|    51.01%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.180|   -2.180| -51.913|  -52.232|    51.01%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.180|   -2.180| -51.907|  -52.225|    51.01%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.179|   -2.179| -51.917|  -52.235|    51.02%|   0:00:01.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.175|   -2.175| -51.876|  -52.195|    51.02%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.176|   -2.176| -51.865|  -52.183|    51.02%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.171|   -2.171| -51.610|  -51.929|    51.03%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.170|   -2.170| -51.570|  -51.889|    51.03%|   0:00:01.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.170|   -2.170| -51.569|  -51.888|    51.03%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.170|   -2.170| -51.515|  -51.834|    51.03%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.169|   -2.169| -51.406|  -51.724|    51.04%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.169|   -2.169| -51.382|  -51.701|    51.04%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.165|   -2.165| -51.249|  -51.567|    51.04%|   0:00:01.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.165|   -2.165| -51.247|  -51.566|    51.04%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.160|   -2.160| -51.162|  -51.481|    51.05%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.159|   -2.159| -51.140|  -51.459|    51.05%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.154|   -2.154| -51.026|  -51.344|    51.05%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.152|   -2.152| -50.975|  -51.294|    51.05%|   0:00:01.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.146|   -2.146| -50.754|  -51.073|    51.06%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.146|   -2.146| -50.695|  -51.014|    51.06%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.137|   -2.137| -50.537|  -50.856|    51.08%|   0:00:01.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.137|   -2.137| -50.517|  -50.835|    51.08%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.134|   -2.134| -50.396|  -50.714|    51.09%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.134|   -2.134| -50.358|  -50.677|    51.09%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.129|   -2.129| -50.284|  -50.603|    51.10%|   0:00:01.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.129|   -2.129| -50.226|  -50.544|    51.10%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.123|   -2.123| -50.121|  -50.440|    51.10%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.123|   -2.123| -50.070|  -50.388|    51.10%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.118|   -2.118| -49.970|  -50.289|    51.12%|   0:00:01.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.117|   -2.117| -49.960|  -50.279|    51.12%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.117|   -2.117| -49.938|  -50.257|    51.12%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.117|   -2.117| -49.937|  -50.256|    51.12%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.113|   -2.113| -49.827|  -50.146|    51.13%|   0:00:01.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.113|   -2.113| -49.814|  -50.132|    51.13%|   0:00:00.0| 3088.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.109|   -2.109| -49.696|  -50.015|    51.13%|   0:00:00.0| 3145.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.103|   -2.103| -49.586|  -49.905|    51.13%|   0:00:01.0| 3145.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.103|   -2.103| -49.538|  -49.857|    51.14%|   0:00:00.0| 3145.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.103|   -2.103| -49.537|  -49.856|    51.14%|   0:00:00.0| 3145.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.097|   -2.097| -49.290|  -49.608|    51.15%|   0:00:00.0| 3145.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.097|   -2.097| -49.291|  -49.610|    51.15%|   0:00:00.0| 3145.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.092|   -2.092| -49.200|  -49.518|    51.15%|   0:00:01.0| 3145.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.092|   -2.092| -49.145|  -49.464|    51.15%|   0:00:00.0| 3145.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.088|   -2.088| -48.974|  -49.293|    51.17%|   0:00:01.0| 3145.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.080|   -2.080| -48.917|  -49.235|    51.18%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.079|   -2.079| -48.882|  -49.201|    51.18%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.079|   -2.079| -48.874|  -49.193|    51.18%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.076|   -2.076| -48.772|  -49.090|    51.20%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.076|   -2.076| -48.761|  -49.080|    51.20%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.072|   -2.072| -48.715|  -49.034|    51.20%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.071|   -2.071| -48.694|  -49.013|    51.20%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.070|   -2.070| -48.631|  -48.950|    51.21%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.068|   -2.068| -48.618|  -48.937|    51.21%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.068|   -2.068| -48.616|  -48.934|    51.21%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.064|   -2.064| -48.497|  -48.816|    51.22%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.064|   -2.064| -48.439|  -48.757|    51.22%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.061|   -2.061| -48.338|  -48.656|    51.23%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.059|   -2.059| -48.292|  -48.610|    51.23%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.059|   -2.059| -48.287|  -48.605|    51.23%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.054|   -2.054| -48.035|  -48.354|    51.25%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.053|   -2.053| -48.020|  -48.339|    51.25%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.041|   -2.041| -47.746|  -48.065|    51.25%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.041|   -2.041| -47.430|  -47.749|    51.26%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.035|   -2.035| -47.545|  -47.863|    51.26%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.030|   -2.030| -47.528|  -47.847|    51.27%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.030|   -2.030| -47.515|  -47.833|    51.27%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.024|   -2.024| -47.401|  -47.719|    51.27%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.022|   -2.022| -47.387|  -47.706|    51.27%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.022|   -2.022| -47.383|  -47.701|    51.27%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.019|   -2.019| -47.358|  -47.676|    51.28%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.017|   -2.017| -47.333|  -47.652|    51.28%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.013|   -2.013| -47.247|  -47.566|    51.29%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.013|   -2.013| -47.192|  -47.510|    51.29%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.013|   -2.013| -47.181|  -47.499|    51.29%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.003|   -2.003| -47.089|  -47.407|    51.29%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.003|   -2.003| -47.090|  -47.409|    51.30%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.000|   -2.000| -47.028|  -47.346|    51.31%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.000|   -2.000| -47.020|  -47.339|    51.31%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.995|   -1.995| -46.917|  -47.236|    51.31%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.995|   -1.995| -46.903|  -47.222|    51.31%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.990|   -1.990| -46.643|  -46.961|    51.32%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.990|   -1.990| -46.592|  -46.910|    51.32%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.986|   -1.986| -46.484|  -46.802|    51.33%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.986|   -1.986| -46.453|  -46.771|    51.33%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.982|   -1.982| -46.334|  -46.652|    51.34%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.982|   -1.982| -46.260|  -46.578|    51.34%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.978|   -1.978| -46.191|  -46.509|    51.34%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.978|   -1.978| -46.179|  -46.498|    51.34%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.972|   -1.972| -46.162|  -46.480|    51.35%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.969|   -1.969| -46.050|  -46.369|    51.36%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.966|   -1.966| -45.969|  -46.287|    51.36%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.966|   -1.966| -45.962|  -46.281|    51.36%|   0:00:00.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.956|   -1.956| -45.722|  -46.041|    51.39%|   0:00:01.0| 3268.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.956|   -1.956| -45.721|  -46.040|    51.39%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.950|   -1.950| -45.599|  -45.918|    51.40%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.950|   -1.950| -45.557|  -45.875|    51.40%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.947|   -1.947| -45.555|  -45.874|    51.41%|   0:00:01.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.947|   -1.947| -45.509|  -45.828|    51.42%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.947|   -1.947| -45.503|  -45.822|    51.42%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.946|   -1.946| -45.479|  -45.798|    51.42%|   0:00:01.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.946|   -1.946| -45.449|  -45.768|    51.42%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.943|   -1.943| -45.319|  -45.637|    51.43%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.941|   -1.941| -45.248|  -45.566|    51.44%|   0:00:01.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.941|   -1.941| -45.239|  -45.558|    51.44%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.939|   -1.939| -45.237|  -45.556|    51.44%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.939|   -1.939| -45.236|  -45.555|    51.44%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.935|   -1.935| -45.235|  -45.553|    51.45%|   0:00:01.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.935|   -1.935| -45.234|  -45.553|    51.45%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.932|   -1.932| -45.163|  -45.482|    51.45%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.932|   -1.932| -45.158|  -45.476|    51.45%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.927|   -1.927| -45.000|  -45.319|    51.46%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.927|   -1.927| -44.998|  -45.317|    51.46%|   0:00:01.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.925|   -1.925| -44.935|  -45.254|    51.47%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.925|   -1.925| -44.926|  -45.244|    51.47%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.925|   -1.925| -44.925|  -45.243|    51.47%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.922|   -1.922| -44.876|  -45.194|    51.48%|   0:00:01.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.919|   -1.919| -44.796|  -45.115|    51.48%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.919|   -1.919| -44.787|  -45.106|    51.48%|   0:00:01.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.915|   -1.915| -44.675|  -44.993|    51.51%|   0:00:01.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.915|   -1.915| -44.655|  -44.973|    51.51%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.915|   -1.915| -44.654|  -44.973|    51.51%|   0:00:00.0| 3276.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.909|   -1.909| -44.495|  -44.814|    51.52%|   0:00:01.0| 3295.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.909|   -1.909| -44.485|  -44.803|    51.52%|   0:00:01.0| 3295.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.903|   -1.903| -44.387|  -44.706|    51.54%|   0:00:00.0| 3295.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.902|   -1.902| -44.342|  -44.661|    51.54%|   0:00:00.0| 3295.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.902|   -1.902| -44.337|  -44.656|    51.54%|   0:00:01.0| 3295.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.902|   -1.902| -44.337|  -44.656|    51.54%|   0:00:00.0| 3295.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.899|   -1.899| -44.282|  -44.600|    51.55%|   0:00:01.0| 3295.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.899|   -1.899| -44.248|  -44.567|    51.55%|   0:00:00.0| 3295.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.895|   -1.895| -44.099|  -44.418|    51.56%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.892|   -1.892| -44.040|  -44.359|    51.57%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.892|   -1.892| -44.020|  -44.339|    51.57%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.888|   -1.888| -44.005|  -44.323|    51.58%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.887|   -1.887| -43.942|  -44.260|    51.58%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.887|   -1.887| -43.940|  -44.259|    51.58%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.884|   -1.884| -43.779|  -44.097|    51.61%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.884|   -1.884| -43.759|  -44.077|    51.61%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.884|   -1.884| -43.742|  -44.061|    51.61%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.878|   -1.878| -43.639|  -43.958|    51.63%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.876|   -1.876| -43.632|  -43.951|    51.63%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.876|   -1.876| -43.632|  -43.950|    51.63%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.876|   -1.876| -43.621|  -43.939|    51.63%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.868|   -1.868| -43.374|  -43.692|    51.64%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.867|   -1.867| -43.359|  -43.678|    51.64%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.867|   -1.867| -43.359|  -43.677|    51.64%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.863|   -1.863| -43.179|  -43.498|    51.66%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.863|   -1.863| -43.150|  -43.468|    51.66%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.859|   -1.859| -43.063|  -43.381|    51.68%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.859|   -1.859| -43.055|  -43.373|    51.68%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.854|   -1.854| -42.907|  -43.225|    51.69%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.855|   -1.855| -42.899|  -43.218|    51.69%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.852|   -1.852| -42.869|  -43.187|    51.70%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.852|   -1.852| -42.837|  -43.156|    51.71%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.852|   -1.852| -42.835|  -43.153|    51.72%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.852|   -1.852| -42.828|  -43.146|    51.72%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.852|   -1.852| -42.822|  -43.141|    51.72%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.852|   -1.852| -42.809|  -43.127|    51.72%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.852|   -1.852| -42.804|  -43.123|    51.72%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.852|   -1.852| -42.771|  -43.090|    51.72%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.852|   -1.852| -42.769|  -43.088|    51.72%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.852|   -1.852| -42.719|  -43.038|    51.73%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.852|   -1.852| -42.708|  -43.027|    51.73%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.852|   -1.852| -42.689|  -43.008|    51.74%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.852|   -1.852| -42.671|  -42.990|    51.74%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.852|   -1.852| -42.667|  -42.986|    51.74%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.852|   -1.852| -42.665|  -42.984|    51.75%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.852|   -1.852| -42.633|  -42.952|    51.75%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.852|   -1.852| -42.633|  -42.951|    51.75%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.852|   -1.852| -42.592|  -42.911|    51.76%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.852|   -1.852| -42.575|  -42.894|    51.76%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.852|   -1.852| -42.550|  -42.868|    51.77%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.852|   -1.852| -42.506|  -42.825|    51.78%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.852|   -1.852| -42.498|  -42.817|    51.78%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.852|   -1.852| -42.464|  -42.783|    51.78%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.852|   -1.852| -42.466|  -42.785|    51.78%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.852|   -1.852| -42.325|  -42.643|    51.78%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.852|   -1.852| -42.206|  -42.525|    51.79%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.852|   -1.852| -42.205|  -42.523|    51.79%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.852|   -1.852| -42.200|  -42.519|    51.79%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.854|   -1.854| -42.196|  -42.515|    51.79%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.855|   -1.855| -42.191|  -42.510|    51.79%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.855|   -1.855| -42.195|  -42.514|    51.80%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.855|   -1.855| -42.184|  -42.502|    51.80%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.855|   -1.855| -42.165|  -42.483|    51.80%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.855|   -1.855| -42.150|  -42.469|    51.80%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.855|   -1.855| -42.124|  -42.442|    51.80%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.855|   -1.855| -42.115|  -42.433|    51.80%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.855|   -1.855| -42.112|  -42.431|    51.81%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.855|   -1.855| -42.097|  -42.415|    51.81%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.855|   -1.855| -42.092|  -42.411|    51.81%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.855|   -1.855| -42.052|  -42.370|    51.81%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.855|   -1.855| -42.049|  -42.368|    51.81%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.855|   -1.855| -41.865|  -42.183|    51.81%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.855|   -1.855| -41.853|  -42.171|    51.81%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.855|   -1.855| -41.828|  -42.146|    51.81%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.856|   -1.856| -41.819|  -42.138|    51.81%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.856|   -1.856| -41.816|  -42.134|    51.81%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.857|   -1.857| -41.770|  -42.089|    51.81%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.857|   -1.857| -41.767|  -42.086|    51.82%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.857|   -1.857| -41.757|  -42.076|    51.82%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.857|   -1.857| -41.747|  -42.065|    51.82%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.857|   -1.857| -41.741|  -42.060|    51.82%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.857|   -1.857| -41.732|  -42.051|    51.82%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.857|   -1.857| -41.731|  -42.049|    51.82%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.857|   -1.857| -41.675|  -41.994|    51.83%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.857|   -1.857| -41.614|  -41.933|    51.83%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.857|   -1.857| -41.527|  -41.846|    51.84%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.857|   -1.857| -41.478|  -41.796|    51.84%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.857|   -1.857| -41.414|  -41.733|    51.84%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.857|   -1.857| -41.409|  -41.728|    51.84%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.857|   -1.857| -41.406|  -41.725|    51.84%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.857|   -1.857| -41.403|  -41.722|    51.85%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.857|   -1.857| -41.402|  -41.721|    51.85%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.857|   -1.857| -41.390|  -41.708|    51.85%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.857|   -1.857| -41.387|  -41.706|    51.85%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.857|   -1.857| -41.384|  -41.703|    51.85%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.857|   -1.857| -41.380|  -41.699|    51.85%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.857|   -1.857| -41.370|  -41.688|    51.85%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.857|   -1.857| -41.362|  -41.681|    51.85%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.857|   -1.857| -41.359|  -41.677|    51.85%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.857|   -1.857| -41.191|  -41.510|    51.86%|   0:00:01.0| 3352.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -1.857|   -1.857| -40.515|  -40.833|    51.86%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.857|   -1.857| -40.433|  -40.752|    51.87%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.857|   -1.857| -40.424|  -40.743|    51.87%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.857|   -1.857| -40.415|  -40.734|    51.87%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.857|   -1.857| -40.415|  -40.734|    51.87%|   0:00:00.0| 3352.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:07 real=0:01:39 mem=3352.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:07 real=0:01:39 mem=3352.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.030| -0.319|
|reg2cgate | 0.019|  0.000|
|reg2reg   |-1.857|-40.415|
|HEPG      |-1.857|-40.415|
|All Paths |-1.857|-40.734|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.857 TNS Slack -40.734 Density 51.87
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:11.7/0:15:08.8 (1.7), mem = 3352.6M
(I,S,L,T): WC_VIEW: 41.5116, 22.3101, 1.1243, 64.946
Reclaim Optimization WNS Slack -1.857  TNS Slack -40.734 Density 51.87
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.87%|        -|  -1.857| -40.734|   0:00:00.0| 3352.6M|
|    51.85%|       25|  -1.857| -40.732|   0:00:01.0| 3352.6M|
|    51.72%|      472|  -1.846| -40.553|   0:00:07.0| 3352.6M|
|    51.71%|        2|  -1.846| -40.553|   0:00:00.0| 3352.6M|
|    51.71%|        0|  -1.846| -40.553|   0:00:01.0| 3352.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.846  TNS Slack -40.553 Density 51.71
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:24.6) (real = 0:00:10.0) **
(I,S,L,T): WC_VIEW: 41.3596, 22.2232, 1.11745, 64.7002
*** AreaOpt [finish] : cpu/real = 0:00:24.8/0:00:10.4 (2.4), totSession cpu/real = 0:25:36.5/0:15:19.1 (1.7), mem = 3352.6M
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:10, mem=3219.59M, totSessionCpu=0:25:37).
** GigaOpt Optimizer WNS Slack -1.846 TNS Slack -40.553 Density 51.71
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.030| -0.285|
|reg2cgate | 0.019|  0.000|
|reg2reg   |-1.846|-40.268|
|HEPG      |-1.846|-40.268|
|All Paths |-1.846|-40.553|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:05:32 real=0:01:49 mem=3219.6M) ***

(I,S,L,T): WC_VIEW: 41.3596, 22.2232, 1.11745, 64.7002
*** SetupOpt [finish] : cpu/real = 0:05:44.5/0:02:00.7 (2.9), totSession cpu/real = 0:25:37.4/0:15:19.9 (1.7), mem = 3011.6M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2727.50 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2727.50 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39585  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39582 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39582 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.249556e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-13)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       183( 0.20%)         1( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        13( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              200( 0.03%)         1( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.83 seconds, mem = 2736.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.4, real=0:00:04.0)***
Iteration  7: Total net bbox = 3.714e+05 (1.68e+05 2.03e+05)
              Est.  stn bbox = 4.913e+05 (2.26e+05 2.66e+05)
              cpu = 0:00:35.2 real = 0:00:10.0 mem = 3455.8M
Iteration  8: Total net bbox = 4.062e+05 (1.89e+05 2.17e+05)
              Est.  stn bbox = 5.329e+05 (2.50e+05 2.83e+05)
              cpu = 0:01:21 real = 0:00:23.0 mem = 3439.8M
Iteration  9: Total net bbox = 4.165e+05 (1.97e+05 2.19e+05)
              Est.  stn bbox = 5.451e+05 (2.60e+05 2.86e+05)
              cpu = 0:01:54 real = 0:00:31.0 mem = 3441.6M
Iteration 10: Total net bbox = 4.363e+05 (2.07e+05 2.29e+05)
              Est.  stn bbox = 5.630e+05 (2.69e+05 2.94e+05)
              cpu = 0:01:01 real = 0:00:18.0 mem = 3350.2M
Iteration 11: Total net bbox = 4.533e+05 (2.13e+05 2.40e+05)
              Est.  stn bbox = 5.788e+05 (2.74e+05 3.05e+05)
              cpu = 0:00:22.8 real = 0:00:07.0 mem = 3355.5M
Move report: Timing Driven Placement moves 37664 insts, mean move: 15.38 um, max move: 96.52 um
	Max move on inst (normalizer_inst/FE_RC_312_0): (438.40, 145.00) --> (457.43, 222.49)

Finished Incremental Placement (cpu=0:05:35, real=0:01:38, mem=3096.3M)
*** Starting refinePlace (0:31:15 mem=3099.5M) ***
Total net bbox length = 4.588e+05 (2.185e+05 2.403e+05) (ext = 2.115e+04)
Move report: Detail placement moves 37664 insts, mean move: 0.93 um, max move: 18.87 um
	Max move on inst (core2_inst/ofifo_inst/col_idx_2__fifo_instance/clk_gate_q5_reg/latch): (283.44, 284.22) --> (265.20, 283.60)
	Runtime: CPU: 0:00:07.3 REAL: 0:00:03.0 MEM: 3099.5MB
Summary Report:
Instances move: 37664 (out of 37664 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 18.87 um (Instance: core2_inst/ofifo_inst/col_idx_2__fifo_instance/clk_gate_q5_reg/latch) (283.444, 284.224) -> (265.2, 283.6)
	Length: 18 sites, height: 1 rows, site name: core, cell type: CKLNQD1
Total net bbox length = 4.430e+05 (1.976e+05 2.454e+05) (ext = 2.103e+04)
Runtime: CPU: 0:00:07.4 REAL: 0:00:03.0 MEM: 3099.5MB
*** Finished refinePlace (0:31:22 mem=3099.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3099.48 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3099.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39585  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39585 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39585 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.226930e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       154( 0.17%)        15( 0.02%)         2( 0.00%)   ( 0.19%) 
[NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              159( 0.03%)        15( 0.00%)         2( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.83 seconds, mem = 3099.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 126040
[NR-eGR]     M2  (2V) length: 2.263296e+05um, number of vias: 182018
[NR-eGR]     M3  (3H) length: 2.266457e+05um, number of vias: 6698
[NR-eGR]     M4  (4V) length: 6.560028e+04um, number of vias: 1396
[NR-eGR]     M5  (5H) length: 2.017350e+04um, number of vias: 480
[NR-eGR]     M6  (6V) length: 7.286765e+03um, number of vias: 6
[NR-eGR]     M7  (7H) length: 2.570000e+02um, number of vias: 2
[NR-eGR]     M8  (8V) length: 3.260000e+01um, number of vias: 0
[NR-eGR] Total length: 5.463254e+05um, number of vias: 316640
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.916100e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.48 seconds, mem = 3052.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:46, real=0:01:45)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2713.2M)
Extraction called for design 'dualcore' of instances=37664 and nets=39705 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2713.246M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:22:03, real = 0:07:19, mem = 1840.1M, totSessionCpu=0:31:26 **
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2620)
Total number of fetched objects 39972
End delay calculation. (MEM=2982.91 CPU=0:00:07.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2982.91 CPU=0:00:09.5 REAL=0:00:02.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -2.011
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:31:44.1/0:17:13.0 (1.8), mem = 2982.9M
(I,S,L,T): WC_VIEW: 41.3608, 22.2444, 1.11745, 64.7226
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.011 TNS Slack -46.434 Density 51.71
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.049| -0.525|
|reg2cgate | 0.001|  0.000|
|reg2reg   |-2.011|-45.908|
|HEPG      |-2.011|-45.908|
|All Paths |-2.011|-46.434|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.011|   -2.011| -45.908|  -46.434|    51.71%|   0:00:00.0| 3194.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.000|   -2.000| -45.447|  -45.972|    51.72%|   0:00:01.0| 3194.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.981|   -1.981| -45.188|  -45.713|    51.72%|   0:00:00.0| 3194.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.960|   -1.960| -44.879|  -45.404|    51.72%|   0:00:00.0| 3194.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.951|   -1.951| -44.551|  -45.076|    51.72%|   0:00:01.0| 3194.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.941|   -1.941| -44.414|  -44.939|    51.72%|   0:00:00.0| 3194.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.932|   -1.932| -44.373|  -44.898|    51.72%|   0:00:00.0| 3194.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.923|   -1.923| -44.270|  -44.795|    51.73%|   0:00:00.0| 3194.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.914|   -1.914| -44.072|  -44.597|    51.73%|   0:00:01.0| 3194.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.906|   -1.906| -43.946|  -44.471|    51.73%|   0:00:01.0| 3288.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.904|   -1.904| -43.722|  -44.246|    51.73%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.894|   -1.894| -43.637|  -44.162|    51.73%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.891|   -1.891| -43.484|  -44.009|    51.73%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.891|   -1.891| -43.416|  -43.941|    51.74%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.891|   -1.891| -43.405|  -43.930|    51.74%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.881|   -1.881| -43.317|  -43.842|    51.74%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.880|   -1.880| -43.236|  -43.761|    51.74%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.880|   -1.880| -43.170|  -43.695|    51.74%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.872|   -1.872| -43.139|  -43.664|    51.75%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.872|   -1.872| -43.082|  -43.607|    51.75%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.870|   -1.870| -43.057|  -43.582|    51.75%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.867|   -1.867| -42.924|  -43.449|    51.76%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.860|   -1.860| -42.916|  -43.441|    51.76%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.860|   -1.860| -42.897|  -43.422|    51.76%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.859|   -1.859| -42.893|  -43.418|    51.76%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.859|   -1.859| -42.854|  -43.380|    51.76%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.851|   -1.851| -42.663|  -43.188|    51.77%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.851|   -1.851| -42.626|  -43.151|    51.77%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.843|   -1.843| -42.500|  -43.025|    51.78%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.843|   -1.843| -42.486|  -43.011|    51.78%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.843|   -1.843| -42.486|  -43.011|    51.78%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.837|   -1.837| -42.258|  -42.784|    51.80%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.837|   -1.837| -42.253|  -42.778|    51.80%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.828|   -1.828| -42.107|  -42.632|    51.81%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.830|   -1.830| -42.070|  -42.595|    51.81%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.822|   -1.822| -41.884|  -42.409|    51.82%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.817|   -1.817| -41.741|  -42.265|    51.84%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.818|   -1.818| -41.731|  -42.256|    51.84%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.810|   -1.810| -41.604|  -42.129|    51.85%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.810|   -1.810| -41.572|  -42.097|    51.85%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.810|   -1.810| -41.558|  -42.083|    51.85%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.805|   -1.805| -41.433|  -41.958|    51.86%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.805|   -1.805| -41.411|  -41.936|    51.87%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.801|   -1.801| -41.192|  -41.717|    51.87%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.801|   -1.801| -41.192|  -41.716|    51.87%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.800|   -1.800| -41.175|  -41.700|    51.88%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.794|   -1.794| -41.063|  -41.588|    51.89%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.793|   -1.793| -41.048|  -41.573|    51.89%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.787|   -1.787| -40.780|  -41.305|    51.92%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.786|   -1.786| -40.783|  -41.308|    51.92%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.786|   -1.786| -40.691|  -41.216|    51.94%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.779|   -1.779| -40.576|  -41.101|    51.95%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.779|   -1.779| -40.570|  -41.095|    51.95%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.777|   -1.777| -40.509|  -41.034|    51.96%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.771|   -1.771| -40.451|  -40.976|    51.96%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.771|   -1.771| -40.443|  -40.968|    51.96%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.770|   -1.770| -40.324|  -40.849|    51.99%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.770|   -1.770| -40.307|  -40.832|    51.99%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.765|   -1.765| -40.268|  -40.793|    52.00%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.765|   -1.765| -40.263|  -40.788|    52.00%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.763|   -1.763| -40.030|  -40.555|    52.01%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.762|   -1.762| -40.015|  -40.540|    52.01%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.759|   -1.759| -39.943|  -40.467|    52.02%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.759|   -1.759| -39.926|  -40.451|    52.02%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.753|   -1.753| -39.845|  -40.370|    52.02%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.753|   -1.753| -39.812|  -40.337|    52.02%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.749|   -1.749| -39.733|  -40.258|    52.04%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.749|   -1.749| -39.718|  -40.243|    52.04%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.744|   -1.744| -39.633|  -40.158|    52.04%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.744|   -1.744| -39.600|  -40.125|    52.04%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.740|   -1.740| -39.508|  -40.033|    52.07%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.738|   -1.738| -39.419|  -39.944|    52.08%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.738|   -1.738| -39.404|  -39.929|    52.08%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.729|   -1.729| -39.485|  -40.010|    52.10%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.730|   -1.730| -39.481|  -40.006|    52.10%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.723|   -1.723| -39.296|  -39.821|    52.12%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.722|   -1.722| -39.179|  -39.704|    52.14%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.722|   -1.722| -39.179|  -39.704|    52.14%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.716|   -1.716| -39.125|  -39.650|    52.14%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.716|   -1.716| -39.102|  -39.627|    52.14%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.714|   -1.714| -39.060|  -39.585|    52.16%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.714|   -1.714| -39.044|  -39.569|    52.16%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.717|   -1.717| -38.960|  -39.485|    52.17%|   0:00:01.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.711|   -1.711| -38.958|  -39.483|    52.17%|   0:00:00.0| 3296.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.707|   -1.707| -38.748|  -39.273|    52.18%|   0:00:01.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.703|   -1.703| -38.708|  -39.233|    52.18%|   0:00:01.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.703|   -1.703| -38.704|  -39.229|    52.18%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.702|   -1.702| -38.631|  -39.156|    52.18%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.702|   -1.702| -38.628|  -39.153|    52.18%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.701|   -1.701| -38.616|  -39.140|    52.18%|   0:00:01.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.701|   -1.701| -38.611|  -39.136|    52.18%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.696|   -1.696| -38.565|  -39.090|    52.19%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.696|   -1.696| -38.555|  -39.080|    52.19%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.694|   -1.694| -38.463|  -38.988|    52.19%|   0:00:01.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.693|   -1.693| -38.442|  -38.967|    52.21%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.689|   -1.689| -38.386|  -38.911|    52.22%|   0:00:01.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.689|   -1.689| -38.384|  -38.909|    52.22%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.687|   -1.687| -38.339|  -38.863|    52.23%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.687|   -1.687| -38.333|  -38.858|    52.23%|   0:00:01.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.687|   -1.687| -38.333|  -38.858|    52.23%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.687|   -1.687| -38.297|  -38.822|    52.24%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.682|   -1.682| -38.171|  -38.696|    52.24%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.679|   -1.679| -38.027|  -38.552|    52.25%|   0:00:01.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.676|   -1.676| -37.973|  -38.498|    52.26%|   0:00:01.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.674|   -1.674| -37.932|  -38.458|    52.26%|   0:00:01.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.672|   -1.672| -37.984|  -38.509|    52.26%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.670|   -1.670| -37.932|  -38.458|    52.26%|   0:00:01.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.662|   -1.662| -37.902|  -38.427|    52.25%|   0:00:00.0| 3315.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.655|   -1.655| -37.681|  -38.206|    52.25%|   0:00:01.0| 3372.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.650|   -1.650| -37.633|  -38.158|    52.25%|   0:00:02.0| 3382.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.648|   -1.648| -37.599|  -38.125|    52.26%|   0:00:05.0| 3453.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.646|   -1.646| -37.527|  -38.052|    52.25%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.644|   -1.644| -37.508|  -38.033|    52.25%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.640|   -1.640| -37.407|  -37.931|    52.26%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.636|   -1.636| -37.371|  -37.896|    52.26%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.635|   -1.635| -37.341|  -37.866|    52.26%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.632|   -1.632| -37.327|  -37.852|    52.27%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.629|   -1.629| -37.279|  -37.804|    52.27%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.629|   -1.629| -37.247|  -37.772|    52.28%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.629|   -1.629| -37.243|  -37.768|    52.28%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.625|   -1.625| -37.125|  -37.650|    52.29%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.622|   -1.622| -37.077|  -37.602|    52.29%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.619|   -1.619| -37.014|  -37.539|    52.30%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.617|   -1.617| -36.933|  -37.458|    52.31%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.615|   -1.615| -36.898|  -37.423|    52.31%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.614|   -1.614| -36.887|  -37.412|    52.31%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.613|   -1.613| -36.850|  -37.375|    52.31%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.612|   -1.612| -36.847|  -37.372|    52.31%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.612|   -1.612| -36.836|  -37.361|    52.31%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.609|   -1.609| -36.797|  -37.322|    52.35%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.609|   -1.609| -36.771|  -37.296|    52.35%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.609|   -1.609| -36.755|  -37.279|    52.36%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.605|   -1.605| -36.738|  -37.263|    52.37%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.603|   -1.603| -36.664|  -37.189|    52.37%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.603|   -1.603| -36.659|  -37.184|    52.38%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.599|   -1.599| -36.484|  -37.008|    52.40%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.599|   -1.599| -36.420|  -36.945|    52.40%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.590|   -1.590| -36.300|  -36.825|    52.42%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.590|   -1.590| -36.290|  -36.815|    52.42%|   0:00:05.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.589|   -1.589| -36.288|  -36.813|    52.42%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.588|   -1.588| -36.216|  -36.741|    52.42%|   0:00:04.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.585|   -1.585| -36.017|  -36.542|    52.46%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.585|   -1.585| -36.016|  -36.541|    52.46%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.582|   -1.582| -35.910|  -36.435|    52.47%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.578|   -1.578| -35.902|  -36.427|    52.48%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.578|   -1.578| -35.854|  -36.379|    52.48%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.577|   -1.577| -35.784|  -36.309|    52.50%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.576|   -1.576| -35.755|  -36.280|    52.50%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.574|   -1.574| -35.710|  -36.235|    52.50%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.571|   -1.571| -35.688|  -36.213|    52.50%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.570|   -1.570| -35.675|  -36.200|    52.50%|   0:00:03.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.571|   -1.571| -35.650|  -36.175|    52.50%|   0:00:03.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.568|   -1.568| -35.535|  -36.060|    52.52%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.569|   -1.569| -35.533|  -36.058|    52.52%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.565|   -1.565| -35.466|  -35.991|    52.53%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.565|   -1.565| -35.466|  -35.991|    52.53%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.562|   -1.562| -35.389|  -35.914|    52.55%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.558|   -1.558| -35.363|  -35.888|    52.55%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.556|   -1.556| -35.337|  -35.862|    52.55%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.556|   -1.556| -35.334|  -35.859|    52.55%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.552|   -1.552| -35.160|  -35.685|    52.57%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.551|   -1.551| -35.141|  -35.666|    52.57%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.551|   -1.551| -35.126|  -35.651|    52.57%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.549|   -1.549| -35.086|  -35.611|    52.58%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.548|   -1.548| -35.007|  -35.532|    52.59%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.544|   -1.544| -34.986|  -35.511|    52.60%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.543|   -1.543| -34.975|  -35.500|    52.60%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.543|   -1.543| -34.975|  -35.500|    52.60%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.543|   -1.543| -34.970|  -35.495|    52.60%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.541|   -1.541| -34.877|  -35.402|    52.62%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.540|   -1.540| -34.847|  -35.372|    52.62%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.535|   -1.535| -34.753|  -35.278|    52.64%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.535|   -1.535| -34.710|  -35.235|    52.64%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.531|   -1.531| -34.674|  -35.199|    52.65%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.531|   -1.531| -34.667|  -35.193|    52.65%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.530|   -1.530| -34.603|  -35.128|    52.67%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.526|   -1.526| -34.522|  -35.048|    52.68%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.525|   -1.525| -34.522|  -35.047|    52.68%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.524|   -1.524| -34.447|  -34.972|    52.69%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.524|   -1.524| -34.427|  -34.952|    52.69%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.520|   -1.520| -34.395|  -34.920|    52.70%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.520|   -1.520| -34.386|  -34.911|    52.70%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.519|   -1.519| -34.386|  -34.911|    52.70%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.518|   -1.518| -34.281|  -34.806|    52.71%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.517|   -1.517| -34.278|  -34.803|    52.71%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.517|   -1.517| -34.267|  -34.792|    52.71%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.515|   -1.515| -34.208|  -34.734|    52.72%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.512|   -1.512| -34.160|  -34.685|    52.73%|   0:00:03.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.512|   -1.512| -34.153|  -34.678|    52.72%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.508|   -1.508| -34.061|  -34.586|    52.74%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.507|   -1.507| -34.055|  -34.580|    52.74%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.507|   -1.507| -34.053|  -34.578|    52.74%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.503|   -1.503| -33.924|  -34.449|    52.75%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.501|   -1.501| -33.913|  -34.438|    52.75%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.501|   -1.501| -33.902|  -34.427|    52.75%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.501|   -1.501| -33.907|  -34.432|    52.75%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.496|   -1.496| -33.729|  -34.254|    52.77%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.494|   -1.494| -33.707|  -34.232|    52.77%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.494|   -1.494| -33.703|  -34.228|    52.77%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.490|   -1.490| -33.565|  -34.090|    52.78%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.490|   -1.490| -33.536|  -34.061|    52.80%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.489|   -1.489| -33.479|  -34.004|    52.80%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.488|   -1.488| -33.477|  -34.002|    52.80%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.484|   -1.484| -33.381|  -33.906|    52.81%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.484|   -1.484| -33.379|  -33.904|    52.81%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.484|   -1.484| -33.374|  -33.899|    52.81%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.482|   -1.482| -33.345|  -33.869|    52.82%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.482|   -1.482| -33.313|  -33.838|    52.82%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.482|   -1.482| -33.312|  -33.837|    52.82%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.478|   -1.478| -33.214|  -33.739|    52.83%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.478|   -1.478| -33.212|  -33.737|    52.83%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.477|   -1.477| -33.152|  -33.677|    52.84%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.473|   -1.473| -33.199|  -33.724|    52.85%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.473|   -1.473| -33.204|  -33.729|    52.85%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.473|   -1.473| -33.196|  -33.721|    52.85%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.472|   -1.472| -33.156|  -33.681|    52.86%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.472|   -1.472| -33.155|  -33.680|    52.86%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.472|   -1.472| -33.131|  -33.656|    52.87%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.469|   -1.469| -33.091|  -33.616|    52.87%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.469|   -1.469| -33.090|  -33.615|    52.87%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.468|   -1.468| -33.071|  -33.596|    52.88%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.466|   -1.466| -33.035|  -33.560|    52.88%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.466|   -1.466| -33.035|  -33.560|    52.88%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.466|   -1.466| -33.033|  -33.558|    52.88%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.466|   -1.466| -32.927|  -33.452|    52.90%|   0:00:01.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.462|   -1.462| -32.899|  -33.424|    52.90%|   0:00:00.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.461|   -1.461| -32.886|  -33.411|    52.91%|   0:00:02.0| 3478.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.462|   -1.462| -32.885|  -33.410|    52.91%|   0:00:02.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.458|   -1.458| -32.858|  -33.383|    52.92%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.457|   -1.457| -32.845|  -33.370|    52.92%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.457|   -1.457| -32.834|  -33.359|    52.92%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.455|   -1.455| -32.752|  -33.277|    52.94%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.454|   -1.454| -32.702|  -33.227|    52.95%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.453|   -1.453| -32.701|  -33.226|    52.95%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.453|   -1.453| -32.700|  -33.225|    52.95%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.450|   -1.450| -32.643|  -33.167|    52.95%|   0:00:00.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.448|   -1.448| -32.594|  -33.119|    52.96%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.448|   -1.448| -32.584|  -33.109|    52.96%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.447|   -1.447| -32.577|  -33.102|    52.97%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.447|   -1.447| -32.570|  -33.095|    52.97%|   0:00:00.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.445|   -1.445| -32.480|  -33.005|    52.98%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.444|   -1.444| -32.469|  -32.994|    52.98%|   0:00:02.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.443|   -1.443| -32.432|  -32.957|    52.99%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.442|   -1.442| -32.408|  -32.933|    52.99%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.441|   -1.441| -32.362|  -32.887|    53.00%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.440|   -1.440| -32.352|  -32.877|    53.00%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.439|   -1.439| -32.295|  -32.820|    53.01%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.439|   -1.439| -32.249|  -32.774|    53.01%|   0:00:00.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.438|   -1.438| -32.221|  -32.746|    53.01%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.436|   -1.436| -32.189|  -32.714|    53.02%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.436|   -1.436| -32.188|  -32.713|    53.02%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.434|   -1.434| -32.161|  -32.686|    53.03%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.434|   -1.434| -32.153|  -32.678|    53.03%|   0:00:02.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.433|   -1.433| -32.119|  -32.644|    53.03%|   0:00:00.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.431|   -1.431| -32.031|  -32.556|    53.03%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.431|   -1.431| -32.031|  -32.556|    53.03%|   0:00:01.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.430|   -1.430| -32.112|  -32.637|    53.05%|   0:00:02.0| 3497.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.429|   -1.429| -32.071|  -32.596|    53.05%|   0:00:01.0| 3495.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.429|   -1.429| -32.063|  -32.588|    53.05%|   0:00:03.0| 3495.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.427|   -1.427| -32.001|  -32.526|    53.06%|   0:00:00.0| 3495.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.426|   -1.426| -31.993|  -32.519|    53.06%|   0:00:01.0| 3495.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.426|   -1.426| -31.991|  -32.516|    53.06%|   0:00:00.0| 3495.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.423|   -1.423| -31.941|  -32.466|    53.08%|   0:00:01.0| 3495.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.423|   -1.423| -31.927|  -32.452|    53.08%|   0:00:02.0| 3495.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.423|   -1.423| -31.924|  -32.449|    53.08%|   0:00:00.0| 3495.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.422|   -1.422| -31.922|  -32.447|    53.10%|   0:00:01.0| 3495.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.418|   -1.418| -31.892|  -32.417|    53.10%|   0:00:01.0| 3495.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.418|   -1.418| -31.882|  -32.407|    53.10%|   0:00:02.0| 3495.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.417|   -1.417| -31.878|  -32.403|    53.10%|   0:00:01.0| 3495.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.417|   -1.417| -31.793|  -32.318|    53.13%|   0:00:02.0| 3489.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.416|   -1.416| -31.793|  -32.318|    53.14%|   0:00:01.0| 3489.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.415|   -1.415| -31.770|  -32.295|    53.14%|   0:00:01.0| 3489.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.415|   -1.415| -31.767|  -32.292|    53.14%|   0:00:02.0| 3489.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.412|   -1.412| -31.732|  -32.257|    53.15%|   0:00:00.0| 3489.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.413|   -1.413| -31.714|  -32.239|    53.15%|   0:00:02.0| 3489.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.412|   -1.412| -31.671|  -32.196|    53.16%|   0:00:00.0| 3489.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.411|   -1.411| -31.653|  -32.178|    53.17%|   0:00:01.0| 3489.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.411|   -1.411| -31.646|  -32.171|    53.17%|   0:00:01.0| 3470.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410| -31.629|  -32.154|    53.17%|   0:00:01.0| 3470.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.408|   -1.408| -31.620|  -32.145|    53.17%|   0:00:00.0| 3470.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.408|   -1.408| -31.616|  -32.141|    53.17%|   0:00:01.0| 3470.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.407|   -1.407| -31.562|  -32.087|    53.18%|   0:00:01.0| 3470.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.406|   -1.406| -31.530|  -32.055|    53.19%|   0:00:03.0| 3489.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.406|   -1.406| -31.498|  -32.023|    53.20%|   0:00:03.0| 3489.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410| -31.616|  -32.141|    53.34%|   0:00:10.0| 3509.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.408|   -1.408| -31.597|  -32.123|    53.35%|   0:00:00.0| 3509.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.408|   -1.408| -31.585|  -32.110|    53.35%|   0:00:02.0| 3509.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.409|   -1.409| -31.624|  -32.149|    53.38%|   0:00:02.0| 3509.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:20:56 real=0:04:17 mem=3509.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.049|   -1.409|  -0.525|  -32.149|    53.38%|   0:00:01.0| 3509.0M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_77_/D           |
|   0.002|   -1.408|   0.000|  -31.624|    53.39%|   0:00:00.0| 3623.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_64_/D           |
|   0.007|   -1.408|   0.000|  -31.624|    53.39%|   0:00:01.0| 3623.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_84_/D           |
|   0.014|   -1.408|   0.000|  -31.624|    53.39%|   0:00:00.0| 3623.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_53_/D           |
|   0.019|   -1.408|   0.000|  -31.624|    53.40%|   0:00:00.0| 3623.5M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_5_/D                |
|   0.019|   -1.409|   0.000|  -31.624|    53.40%|   0:00:00.0| 3623.5M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_5_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.0 real=0:00:02.0 mem=3623.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:21:00 real=0:04:19 mem=3623.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.001|  0.000|
|reg2reg   |-1.409|-31.624|
|HEPG      |-1.409|-31.624|
|All Paths |-1.409|-31.624|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.409 TNS Slack -31.624 Density 53.40
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:52:56.4/0:21:43.3 (2.4), mem = 3623.5M
(I,S,L,T): WC_VIEW: 43.5673, 24.2343, 1.1829, 68.9845
Reclaim Optimization WNS Slack -1.409  TNS Slack -31.624 Density 53.40
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.40%|        -|  -1.409| -31.624|   0:00:00.0| 3623.5M|
|    53.38%|       18|  -1.420| -31.584|   0:00:01.0| 3623.5M|
|    53.16%|      793|  -1.410| -31.539|   0:00:09.0| 3623.5M|
|    53.16%|        9|  -1.410| -31.539|   0:00:00.0| 3623.5M|
|    53.16%|        0|  -1.410| -31.539|   0:00:00.0| 3623.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.410  TNS Slack -31.539 Density 53.16
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 301 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:30.1) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 43.3221, 24.0509, 1.17364, 68.5466
*** AreaOpt [finish] : cpu/real = 0:00:30.3/0:00:12.4 (2.5), totSession cpu/real = 0:53:26.7/0:21:55.7 (2.4), mem = 3623.5M
End: Area Reclaim Optimization (cpu=0:00:30, real=0:00:13, mem=3418.48M, totSessionCpu=0:53:27).
*** Starting refinePlace (0:53:27 mem=3418.5M) ***
Total net bbox length = 4.473e+05 (2.005e+05 2.468e+05) (ext = 2.104e+04)
Move report: Timing Driven Placement moves 992 insts, mean move: 3.11 um, max move: 24.20 um
	Max move on inst (normalizer_inst/U5017): (457.80, 161.20) --> (478.40, 164.80)
	Runtime: CPU: 0:00:05.8 REAL: 0:00:03.0 MEM: 3432.5MB
Move report: Detail placement moves 7868 insts, mean move: 0.67 um, max move: 5.60 um
	Max move on inst (normalizer_inst/U4825): (405.20, 119.80) --> (405.00, 125.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3436.4MB
Summary Report:
Instances move: 8231 (out of 38011 movable)
Instances flipped: 12
Mean displacement: 0.99 um
Max displacement: 24.20 um (Instance: normalizer_inst/U5017) (457.8, 161.2) -> (478.4, 164.8)
	Length: 14 sites, height: 1 rows, site name: core, cell type: AO21D4
Total net bbox length = 4.506e+05 (2.029e+05 2.477e+05) (ext = 2.104e+04)
Runtime: CPU: 0:00:07.0 REAL: 0:00:04.0 MEM: 3436.4MB
*** Finished refinePlace (0:53:34 mem=3436.4M) ***
Finished re-routing un-routed nets (0:00:00.0 3436.5M)


Density : 0.5316
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:08.3 real=0:00:04.0 mem=3436.5M) ***
** GigaOpt Optimizer WNS Slack -1.415 TNS Slack -31.621 Density 53.16
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.001|  0.000|
|reg2reg   |-1.415|-31.621|
|HEPG      |-1.415|-31.621|
|All Paths |-1.415|-31.621|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.415|   -1.415| -31.621|  -31.621|    53.16%|   0:00:00.0| 3436.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.396|   -1.396| -31.290|  -31.290|    53.21%|   0:00:30.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.390|   -1.390| -31.132|  -31.132|    53.25%|   0:00:01.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.388|   -1.388| -31.092|  -31.092|    53.26%|   0:00:03.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.388|   -1.388| -31.087|  -31.087|    53.26%|   0:00:04.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.387|   -1.387| -30.917|  -30.917|    53.32%|   0:00:00.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.383|   -1.383| -30.850|  -30.850|    53.34%|   0:00:01.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.381|   -1.381| -30.839|  -30.839|    53.35%|   0:00:02.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.381|   -1.381| -30.839|  -30.839|    53.35%|   0:00:01.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.374|   -1.374| -30.728|  -30.728|    53.39%|   0:00:01.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.374|   -1.374| -30.722|  -30.722|    53.39%|   0:00:00.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.374|   -1.374| -30.720|  -30.720|    53.39%|   0:00:00.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.369|   -1.369| -30.539|  -30.539|    53.46%|   0:00:01.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.369|   -1.369| -30.530|  -30.530|    53.46%|   0:00:00.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.369|   -1.369| -30.530|  -30.530|    53.46%|   0:00:01.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.369|   -1.369| -30.472|  -30.472|    53.51%|   0:00:00.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.366|   -1.366| -30.409|  -30.409|    53.53%|   0:00:00.0| 3560.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.362|   -1.362| -30.327|  -30.327|    53.56%|   0:00:02.0| 3524.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.360|   -1.360| -30.212|  -30.212|    53.59%|   0:00:04.0| 3706.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.358|   -1.358| -30.172|  -30.172|    53.62%|   0:00:01.0| 3706.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.358|   -1.358| -30.168|  -30.168|    53.62%|   0:00:00.0| 3706.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.355|   -1.355| -30.082|  -30.082|    53.63%|   0:00:01.0| 3706.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.353|   -1.353| -30.032|  -30.032|    53.66%|   0:00:02.0| 3706.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.349|   -1.349| -29.934|  -29.934|    53.68%|   0:00:01.0| 3706.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.349|   -1.349| -29.927|  -29.927|    53.68%|   0:00:00.0| 3706.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.348|   -1.348| -29.903|  -29.903|    53.72%|   0:00:01.0| 3706.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.346|   -1.346| -29.859|  -29.859|    53.75%|   0:00:02.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.346|   -1.346| -29.848|  -29.848|    53.75%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.343|   -1.343| -29.868|  -29.868|    53.78%|   0:00:00.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.339|   -1.339| -29.919|  -29.919|    53.81%|   0:00:02.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.338|   -1.338| -29.921|  -29.921|    53.85%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.334|   -1.334| -29.915|  -29.915|    53.87%|   0:00:00.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.332|   -1.332| -29.934|  -29.934|    53.92%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.330|   -1.330| -29.878|  -29.878|    53.95%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.327|   -1.327| -29.896|  -29.896|    53.98%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.327|   -1.327| -29.877|  -29.877|    53.98%|   0:00:00.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.325|   -1.325| -29.777|  -29.777|    54.01%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.325|   -1.325| -29.764|  -29.764|    54.01%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.322|   -1.322| -29.714|  -29.714|    54.04%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.321|   -1.321| -29.666|  -29.666|    54.04%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.321|   -1.321| -29.663|  -29.663|    54.04%|   0:00:00.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.320|   -1.320| -29.682|  -29.682|    54.12%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.320|   -1.320| -29.681|  -29.681|    54.12%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.317|   -1.317| -29.669|  -29.669|    54.15%|   0:00:00.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.315|   -1.315| -29.583|  -29.583|    54.20%|   0:00:02.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.315|   -1.315| -29.581|  -29.581|    54.20%|   0:00:00.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.315|   -1.315| -29.531|  -29.531|    54.23%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.312|   -1.312| -29.518|  -29.518|    54.23%|   0:00:00.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.312|   -1.312| -29.517|  -29.517|    54.23%|   0:00:00.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.309|   -1.309| -29.495|  -29.495|    54.27%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.309|   -1.309| -29.493|  -29.493|    54.27%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.308|   -1.308| -29.465|  -29.465|    54.27%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.307|   -1.307| -29.475|  -29.475|    54.30%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.306|   -1.306| -29.427|  -29.427|    54.33%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.304|   -1.304| -29.384|  -29.384|    54.35%|   0:00:01.0| 3725.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.303|   -1.303| -29.405|  -29.405|    54.38%|   0:00:07.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.303|   -1.303| -29.365|  -29.365|    54.38%|   0:00:06.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.300|   -1.300| -29.313|  -29.313|    54.40%|   0:00:00.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.299|   -1.299| -29.294|  -29.294|    54.40%|   0:00:03.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.299|   -1.299| -29.277|  -29.277|    54.40%|   0:00:02.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.296|   -1.296| -29.349|  -29.349|    54.42%|   0:00:00.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.296|   -1.296| -29.331|  -29.331|    54.41%|   0:00:05.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.296|   -1.296| -29.307|  -29.307|    54.41%|   0:00:01.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.294|   -1.294| -29.264|  -29.264|    54.43%|   0:00:01.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.294|   -1.294| -29.260|  -29.260|    54.43%|   0:00:01.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.293|   -1.293| -29.246|  -29.246|    54.45%|   0:00:00.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.293|   -1.293| -29.224|  -29.224|    54.45%|   0:00:06.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.292|   -1.292| -29.181|  -29.181|    54.46%|   0:00:01.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.292|   -1.292| -29.175|  -29.175|    54.46%|   0:00:02.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.288|   -1.288| -29.136|  -29.136|    54.48%|   0:00:01.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.288|   -1.288| -29.130|  -29.130|    54.48%|   0:00:03.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.288|   -1.288| -29.128|  -29.128|    54.48%|   0:00:00.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.288|   -1.288| -29.118|  -29.118|    54.50%|   0:00:01.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.288|   -1.288| -29.092|  -29.092|    54.51%|   0:00:00.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.284|   -1.284| -29.056|  -29.056|    54.52%|   0:00:01.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.284|   -1.284| -29.047|  -29.047|    54.52%|   0:00:06.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.283|   -1.283| -29.001|  -29.001|    54.56%|   0:00:02.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.281|   -1.281| -28.991|  -28.991|    54.57%|   0:00:00.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.281|   -1.281| -29.005|  -29.005|    54.57%|   0:00:02.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.279|   -1.279| -28.929|  -28.929|    54.60%|   0:00:02.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.279|   -1.279| -28.925|  -28.925|    54.60%|   0:00:02.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.278|   -1.278| -28.938|  -28.938|    54.65%|   0:00:01.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.277|   -1.277| -28.922|  -28.922|    54.65%|   0:00:03.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.277|   -1.277| -28.921|  -28.921|    54.67%|   0:00:01.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.276|   -1.276| -28.934|  -28.934|    54.69%|   0:00:01.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.277|   -1.277| -28.930|  -28.930|    54.70%|   0:00:01.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.281|   -1.281| -28.849|  -28.849|    54.83%|   0:00:03.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.282|   -1.282| -28.825|  -28.825|    54.91%|   0:00:02.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.282|   -1.282| -28.823|  -28.823|    54.92%|   0:00:01.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.282|   -1.282| -28.823|  -28.823|    54.92%|   0:00:01.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.282|   -1.282| -28.822|  -28.822|    54.92%|   0:00:00.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.282|   -1.282| -29.962|  -29.962|    55.09%|   0:00:04.0| 3723.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:13:56 real=0:02:35 mem=3723.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.282|   0.000|  -29.962|    55.09%|   0:00:00.0| 3723.9M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_2_/D                |
|   0.005|   -1.282|   0.000|  -29.962|    55.10%|   0:00:01.0| 3762.0M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_10_/D               |
|   0.010|   -1.282|   0.000|  -29.962|    55.10%|   0:00:00.0| 3762.0M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_5_/D                |
|   0.018|   -1.282|   0.000|  -29.962|    55.11%|   0:00:00.0| 3762.0M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_2_/D            |
|   0.018|   -1.282|   0.000|  -29.962|    55.11%|   0:00:00.0| 3762.0M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_2_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=3762.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:13:58 real=0:02:36 mem=3762.0M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate | 0.001|  0.000|
|reg2reg   |-1.282|-29.962|
|HEPG      |-1.282|-29.962|
|All Paths |-1.282|-29.962|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.282 TNS Slack -29.962 Density 55.11
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:07:33.7/0:24:37.1 (2.7), mem = 3762.0M
(I,S,L,T): WC_VIEW: 46.1281, 26.1768, 1.24096, 73.5458
Reclaim Optimization WNS Slack -1.282  TNS Slack -29.962 Density 55.11
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.11%|        -|  -1.282| -29.962|   0:00:00.0| 3762.0M|
|    55.07%|       60|  -1.281| -29.208|   0:00:01.0| 3762.0M|
|    54.80%|      925|  -1.269| -28.947|   0:00:10.0| 3762.0M|
|    54.80%|        4|  -1.269| -28.944|   0:00:00.0| 3762.0M|
|    54.80%|        0|  -1.269| -28.944|   0:00:00.0| 3762.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.269  TNS Slack -28.944 Density 54.80
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 394 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:32.7) (real = 0:00:13.0) **
(I,S,L,T): WC_VIEW: 45.737, 25.8871, 1.22977, 72.8539
*** AreaOpt [finish] : cpu/real = 0:00:32.9/0:00:13.7 (2.4), totSession cpu/real = 1:08:06.6/0:24:50.8 (2.7), mem = 3762.0M
End: Area Reclaim Optimization (cpu=0:00:33, real=0:00:14, mem=3536.04M, totSessionCpu=1:08:07).
*** Starting refinePlace (1:08:07 mem=3536.0M) ***
Total net bbox length = 4.532e+05 (2.046e+05 2.486e+05) (ext = 2.104e+04)
Move report: Timing Driven Placement moves 15270 insts, mean move: 11.58 um, max move: 86.00 um
	Max move on inst (normalizer_inst/FE_RC_1254_0): (415.80, 152.20) --> (449.60, 204.40)
	Runtime: CPU: 0:00:19.1 REAL: 0:00:08.0 MEM: 3555.8MB
Move report: Detail placement moves 8995 insts, mean move: 0.45 um, max move: 3.40 um
	Max move on inst (normalizer_inst/U2052): (506.80, 73.00) --> (505.20, 71.20)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3552.8MB
Summary Report:
Instances move: 15397 (out of 38586 movable)
Instances flipped: 28
Mean displacement: 11.51 um
Max displacement: 87.40 um (Instance: normalizer_inst/FE_RC_1254_0) (415.8, 152.2) -> (451, 204.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 4.638e+05 (2.102e+05 2.536e+05) (ext = 2.114e+04)
Runtime: CPU: 0:00:20.4 REAL: 0:00:09.0 MEM: 3552.8MB
*** Finished refinePlace (1:08:28 mem=3552.8M) ***
Finished re-routing un-routed nets (0:00:00.3 3552.8M)


Density : 0.5480
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:24.6 real=0:00:11.0 mem=3552.8M) ***
** GigaOpt Optimizer WNS Slack -1.421 TNS Slack -30.327 Density 54.80
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate | 0.035|  0.000|
|reg2reg   |-1.421|-30.327|
|HEPG      |-1.421|-30.327|
|All Paths |-1.421|-30.327|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.421|   -1.421| -30.327|  -30.327|    54.80%|   0:00:00.0| 3552.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.332|   -1.332| -29.948|  -29.948|    54.80%|   0:00:07.0| 3552.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.326|   -1.326| -29.926|  -29.926|    54.80%|   0:00:02.0| 3590.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.322|   -1.322| -29.893|  -29.893|    54.80%|   0:00:02.0| 3590.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.321|   -1.321| -29.857|  -29.857|    54.80%|   0:00:04.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.318|   -1.318| -29.853|  -29.853|    54.80%|   0:00:00.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.310|   -1.310| -29.695|  -29.695|    54.82%|   0:00:03.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.309|   -1.309| -29.680|  -29.680|    54.82%|   0:00:00.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.309|   -1.309| -29.671|  -29.671|    54.82%|   0:00:01.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.302|   -1.302| -29.575|  -29.575|    54.83%|   0:00:00.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.302|   -1.302| -29.567|  -29.567|    54.83%|   0:00:01.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.297|   -1.297| -29.307|  -29.307|    54.88%|   0:00:00.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.294|   -1.294| -29.254|  -29.254|    54.92%|   0:00:02.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.294|   -1.294| -29.245|  -29.245|    54.92%|   0:00:00.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.289|   -1.289| -29.186|  -29.186|    54.95%|   0:00:00.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.289|   -1.289| -29.183|  -29.183|    54.95%|   0:00:01.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.288|   -1.288| -29.171|  -29.171|    55.00%|   0:00:00.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.280|   -1.280| -29.113|  -29.113|    55.01%|   0:00:01.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.277|   -1.277| -29.066|  -29.066|    55.07%|   0:00:02.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.273|   -1.273| -28.967|  -28.967|    55.11%|   0:00:01.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.273|   -1.273| -28.972|  -28.972|    55.11%|   0:00:01.0| 3610.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.268|   -1.268| -28.889|  -28.889|    55.17%|   0:00:02.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.267|   -1.267| -28.799|  -28.799|    55.20%|   0:00:03.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.263|   -1.263| -28.746|  -28.746|    55.24%|   0:00:02.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.263|   -1.263| -28.745|  -28.745|    55.24%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.263|   -1.263| -28.744|  -28.744|    55.24%|   0:00:00.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.263|   -1.263| -28.697|  -28.697|    55.27%|   0:00:00.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.261|   -1.261| -28.655|  -28.655|    55.28%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.261|   -1.261| -28.655|  -28.655|    55.28%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.256|   -1.256| -28.605|  -28.605|    55.31%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.259|   -1.259| -28.560|  -28.560|    55.37%|   0:00:04.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.253|   -1.253| -28.506|  -28.506|    55.39%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.253|   -1.253| -28.465|  -28.465|    55.45%|   0:00:02.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.251|   -1.251| -28.408|  -28.408|    55.45%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.249|   -1.249| -28.380|  -28.380|    55.47%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.248|   -1.248| -28.342|  -28.342|    55.49%|   0:00:02.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.246|   -1.246| -28.310|  -28.310|    55.52%|   0:00:02.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.245|   -1.245| -28.293|  -28.293|    55.55%|   0:00:02.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.245|   -1.245| -28.291|  -28.291|    55.55%|   0:00:00.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.243|   -1.243| -28.188|  -28.188|    55.56%|   0:00:00.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.243|   -1.243| -28.187|  -28.187|    55.56%|   0:00:00.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.241|   -1.241| -28.173|  -28.173|    55.58%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.241|   -1.241| -28.173|  -28.173|    55.58%|   0:00:00.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.241|   -1.241| -28.168|  -28.168|    55.61%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.240|   -1.240| -28.128|  -28.128|    55.64%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.238|   -1.238| -28.095|  -28.095|    55.65%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.236|   -1.236| -28.080|  -28.080|    55.67%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.234|   -1.234| -28.059|  -28.059|    55.71%|   0:00:03.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.233|   -1.233| -28.014|  -28.014|    55.73%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.233|   -1.233| -27.999|  -27.999|    55.76%|   0:00:02.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.232|   -1.232| -27.984|  -27.984|    55.77%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.231|   -1.231| -27.977|  -27.977|    55.77%|   0:00:00.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.229|   -1.229| -27.966|  -27.966|    55.79%|   0:00:02.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.229|   -1.229| -27.937|  -27.937|    55.81%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.228|   -1.228| -27.935|  -27.935|    55.83%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.227|   -1.227| -27.924|  -27.924|    55.84%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.227|   -1.227| -27.861|  -27.861|    55.86%|   0:00:00.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.226|   -1.226| -27.859|  -27.859|    55.86%|   0:00:04.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.226|   -1.226| -27.841|  -27.841|    55.88%|   0:00:01.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.223|   -1.223| -27.810|  -27.810|    55.89%|   0:00:00.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.222|   -1.222| -27.800|  -27.800|    55.89%|   0:00:03.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.220|   -1.220| -27.739|  -27.739|    55.95%|   0:00:10.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.220|   -1.220| -27.766|  -27.766|    55.97%|   0:00:03.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.227|   -1.227| -27.973|  -27.973|    56.33%|   0:00:07.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.228|   -1.228| -27.978|  -27.978|    56.36%|   0:00:00.0| 3850.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:13 real=0:01:39 mem=3850.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.228|   0.000|  -27.978|    56.36%|   0:00:01.0| 3850.3M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_4_/D                |
|   0.011|   -1.228|   0.000|  -27.978|    56.36%|   0:00:00.0| 3850.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_62_/D           |
|   0.014|   -1.228|   0.000|  -27.978|    56.37%|   0:00:00.0| 3850.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_53_/D           |
|   0.020|   -1.228|   0.000|  -27.978|    56.37%|   0:00:00.0| 3850.3M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_5_/D                |
|   0.019|   -1.228|   0.000|  -27.978|    56.37%|   0:00:00.0| 3850.3M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_5_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=3850.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:14 real=0:01:40 mem=3850.3M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.035|  0.000|
|reg2reg   |-1.228|-27.978|
|HEPG      |-1.228|-27.978|
|All Paths |-1.228|-27.978|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.228 TNS Slack -27.978 Density 56.37
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:16:46.3/0:26:42.4 (2.9), mem = 3850.3M
(I,S,L,T): WC_VIEW: 47.9326, 27.9369, 1.2856, 77.1551
Reclaim Optimization WNS Slack -1.228  TNS Slack -27.978 Density 56.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.37%|        -|  -1.228| -27.978|   0:00:00.0| 3850.3M|
|    56.31%|       85|  -1.229| -27.957|   0:00:02.0| 3850.3M|
|    55.95%|     1192|  -1.213| -27.592|   0:00:11.0| 3850.3M|
|    55.95%|        7|  -1.213| -27.592|   0:00:00.0| 3850.3M|
|    55.95%|        0|  -1.213| -27.592|   0:00:00.0| 3850.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.213  TNS Slack -27.592 Density 55.95
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 449 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:38.9) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 47.3454, 27.5337, 1.27013, 76.1493
*** AreaOpt [finish] : cpu/real = 0:00:39.2/0:00:15.3 (2.6), totSession cpu/real = 1:17:25.5/0:26:57.7 (2.9), mem = 3850.3M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:16, mem=3663.31M, totSessionCpu=1:17:26).
*** Starting refinePlace (1:17:26 mem=3663.3M) ***
Total net bbox length = 4.661e+05 (2.114e+05 2.547e+05) (ext = 2.114e+04)
Move report: Timing Driven Placement moves 14888 insts, mean move: 6.98 um, max move: 93.60 um
	Max move on inst (normalizer_inst/FE_OCPC2605_sum_0): (368.40, 33.40) --> (427.80, 67.60)
	Runtime: CPU: 0:00:20.2 REAL: 0:00:08.0 MEM: 3682.9MB
Move report: Detail placement moves 9807 insts, mean move: 0.53 um, max move: 3.60 um
	Max move on inst (core2_inst/psum_mem_instance/U120): (331.20, 96.40) --> (333.00, 98.20)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 3682.9MB
Summary Report:
Instances move: 15267 (out of 38713 movable)
Instances flipped: 8
Mean displacement: 6.86 um
Max displacement: 93.20 um (Instance: normalizer_inst/FE_OCPC2605_sum_0) (368.4, 33.4) -> (427.4, 67.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 4.703e+05 (2.128e+05 2.575e+05) (ext = 2.118e+04)
Runtime: CPU: 0:00:21.6 REAL: 0:00:08.0 MEM: 3682.9MB
*** Finished refinePlace (1:17:48 mem=3682.9M) ***
Finished re-routing un-routed nets (0:00:00.3 3682.9M)


Density : 0.5595
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:25.8 real=0:00:10.0 mem=3682.9M) ***
** GigaOpt Optimizer WNS Slack -1.336 TNS Slack -29.386 Density 55.95
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-1.336|-29.386|
|HEPG      |-1.336|-29.386|
|All Paths |-1.336|-29.386|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.336|   -1.336| -29.386|  -29.386|    55.95%|   0:00:00.0| 3682.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.272|   -1.272| -28.961|  -28.961|    55.95%|   0:00:06.0| 3740.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.272|   -1.272| -28.936|  -28.936|    55.95%|   0:00:04.0| 3740.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.264|   -1.264| -28.834|  -28.834|    55.96%|   0:00:00.0| 3740.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.260|   -1.260| -28.777|  -28.777|    55.96%|   0:00:02.0| 3740.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.260|   -1.260| -28.715|  -28.715|    55.96%|   0:00:02.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.253|   -1.253| -28.538|  -28.538|    55.97%|   0:00:00.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.253|   -1.253| -28.467|  -28.467|    55.97%|   0:00:02.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.244|   -1.244| -28.371|  -28.371|    55.99%|   0:00:01.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.244|   -1.244| -28.306|  -28.306|    55.99%|   0:00:04.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.246|   -1.246| -28.213|  -28.213|    56.03%|   0:00:01.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.242|   -1.242| -28.198|  -28.198|    56.04%|   0:00:00.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.240|   -1.240| -28.185|  -28.185|    56.07%|   0:00:01.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.238|   -1.238| -28.189|  -28.189|    56.07%|   0:00:01.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.236|   -1.236| -28.234|  -28.234|    56.10%|   0:00:00.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.236|   -1.236| -28.201|  -28.201|    56.10%|   0:00:01.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.233|   -1.233| -28.158|  -28.158|    56.14%|   0:00:00.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.229|   -1.229| -28.135|  -28.135|    56.17%|   0:00:01.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.229|   -1.229| -28.127|  -28.127|    56.17%|   0:00:01.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.229|   -1.229| -28.096|  -28.096|    56.22%|   0:00:00.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.226|   -1.226| -28.075|  -28.075|    56.23%|   0:00:00.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.225|   -1.225| -28.042|  -28.042|    56.27%|   0:00:01.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.222|   -1.222| -28.003|  -28.003|    56.27%|   0:00:01.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.225|   -1.225| -27.946|  -27.946|    56.32%|   0:00:01.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.220|   -1.220| -27.916|  -27.916|    56.32%|   0:00:00.0| 3759.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.216|   -1.216| -27.887|  -27.887|    56.37%|   0:00:04.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.216|   -1.216| -27.884|  -27.884|    56.37%|   0:00:00.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.215|   -1.215| -27.879|  -27.879|    56.43%|   0:00:01.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.215|   -1.215| -27.865|  -27.865|    56.43%|   0:00:00.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.216|   -1.216| -27.795|  -27.795|    56.46%|   0:00:02.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.212|   -1.212| -27.794|  -27.794|    56.47%|   0:00:00.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.213|   -1.213| -27.793|  -27.793|    56.51%|   0:00:02.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.212|   -1.212| -27.751|  -27.751|    56.53%|   0:00:01.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.211|   -1.211| -27.733|  -27.733|    56.54%|   0:00:00.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.210|   -1.210| -27.711|  -27.711|    56.54%|   0:00:00.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.209|   -1.209| -27.689|  -27.689|    56.57%|   0:00:01.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.207|   -1.207| -27.660|  -27.660|    56.59%|   0:00:01.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.206|   -1.206| -27.636|  -27.636|    56.59%|   0:00:00.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.204|   -1.204| -27.566|  -27.566|    56.61%|   0:00:01.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.204|   -1.204| -27.548|  -27.548|    56.65%|   0:00:04.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.202|   -1.202| -27.534|  -27.534|    56.66%|   0:00:01.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.202|   -1.202| -27.540|  -27.540|    56.68%|   0:00:01.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.204|   -1.204| -27.487|  -27.487|    56.70%|   0:00:01.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.200|   -1.200| -27.478|  -27.478|    56.71%|   0:00:00.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.198|   -1.198| -27.400|  -27.400|    56.76%|   0:00:04.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.198|   -1.198| -27.398|  -27.398|    56.75%|   0:00:00.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.197|   -1.197| -27.380|  -27.380|    56.77%|   0:00:03.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.195|   -1.195| -27.337|  -27.337|    56.80%|   0:00:03.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.195|   -1.195| -27.335|  -27.335|    56.80%|   0:00:00.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.194|   -1.194| -27.317|  -27.317|    56.85%|   0:00:02.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.194|   -1.194| -27.309|  -27.309|    56.87%|   0:00:02.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.192|   -1.192| -27.297|  -27.297|    56.88%|   0:00:00.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.192|   -1.192| -27.281|  -27.281|    56.88%|   0:00:00.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.196|   -1.196| -27.279|  -27.279|    56.91%|   0:00:02.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.194|   -1.194| -27.273|  -27.273|    56.91%|   0:00:01.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.193|   -1.193| -27.255|  -27.255|    56.92%|   0:00:00.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.198|   -1.198| -27.359|  -27.359|    57.27%|   0:00:15.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.197|   -1.197| -27.352|  -27.352|    57.28%|   0:00:00.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.197|   -1.197| -27.363|  -27.363|    57.28%|   0:00:01.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.196|   -1.196| -27.352|  -27.352|    57.28%|   0:00:01.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.196|   -1.196| -27.343|  -27.343|    57.28%|   0:00:02.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.198|   -1.198| -27.393|  -27.393|    57.38%|   0:00:02.0| 3778.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:25 real=0:01:28 mem=3778.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -1.198|   0.000|  -27.393|    57.38%|   0:00:01.0| 3778.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_44_/D           |
|   0.010|   -1.198|   0.000|  -27.393|    57.38%|   0:00:00.0| 3835.6M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_1_/D            |
|   0.018|   -1.198|   0.000|  -27.393|    57.38%|   0:00:00.0| 3835.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_37_/D           |
|   0.018|   -1.198|   0.000|  -27.393|    57.38%|   0:00:00.0| 3835.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_37_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=3835.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:26 real=0:01:29 mem=3835.6M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-1.198|-27.393|
|HEPG      |-1.198|-27.393|
|All Paths |-1.198|-27.393|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.198 TNS Slack -27.393 Density 57.38
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:25:18.2/0:28:38.3 (3.0), mem = 3835.6M
(I,S,L,T): WC_VIEW: 49.4088, 29.3073, 1.31951, 80.0356
Reclaim Optimization WNS Slack -1.198  TNS Slack -27.393 Density 57.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.38%|        -|  -1.198| -27.393|   0:00:00.0| 3835.6M|
|    57.34%|       68|  -1.198| -27.329|   0:00:01.0| 3835.6M|
|    56.95%|     1235|  -1.183| -26.979|   0:00:11.0| 3835.6M|
|    56.95%|        4|  -1.183| -26.979|   0:00:00.0| 3835.6M|
|    56.95%|        0|  -1.183| -26.979|   0:00:00.0| 3835.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.183  TNS Slack -26.979 Density 56.95
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 486 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:38.6) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 48.8007, 28.8659, 1.30382, 78.9704
*** AreaOpt [finish] : cpu/real = 0:00:38.8/0:00:14.6 (2.7), totSession cpu/real = 1:25:57.0/0:28:52.9 (3.0), mem = 3835.6M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:15, mem=3663.56M, totSessionCpu=1:25:57).
*** Starting refinePlace (1:25:57 mem=3663.6M) ***
Total net bbox length = 4.724e+05 (2.138e+05 2.586e+05) (ext = 2.118e+04)
Move report: Timing Driven Placement moves 16172 insts, mean move: 11.81 um, max move: 123.40 um
	Max move on inst (normalizer_inst/FE_RC_1863_0): (389.80, 155.80) --> (426.80, 242.20)
	Runtime: CPU: 0:00:20.3 REAL: 0:00:08.0 MEM: 3683.7MB
Move report: Detail placement moves 9462 insts, mean move: 0.49 um, max move: 4.40 um
	Max move on inst (core2_inst/psum_mem_instance/memory13_reg_26_): (301.80, 184.60) --> (299.20, 186.40)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3683.7MB
Summary Report:
Instances move: 16539 (out of 38840 movable)
Instances flipped: 5
Mean displacement: 11.58 um
Max displacement: 123.40 um (Instance: normalizer_inst/FE_RC_1863_0) (389.8, 155.8) -> (426.8, 242.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.818e+05 (2.161e+05 2.657e+05) (ext = 2.117e+04)
Runtime: CPU: 0:00:21.5 REAL: 0:00:08.0 MEM: 3683.7MB
*** Finished refinePlace (1:26:19 mem=3683.7M) ***
Finished re-routing un-routed nets (0:00:00.4 3683.7M)


Density : 0.5695
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:26.5 real=0:00:10.0 mem=3683.7M) ***
** GigaOpt Optimizer WNS Slack -1.326 TNS Slack -28.584 Density 56.95
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.004| -0.004|
|reg2cgate |-0.032| -0.032|
|reg2reg   |-1.326|-28.548|
|HEPG      |-1.326|-28.581|
|All Paths |-1.326|-28.584|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.326|   -1.326| -28.581|  -28.584|    56.95%|   0:00:01.0| 3683.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.237|   -1.237| -28.123|  -28.127|    56.94%|   0:00:10.0| 3740.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.237|   -1.237| -28.111|  -28.115|    56.94%|   0:00:01.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.243|   -1.243| -28.078|  -28.082|    56.96%|   0:00:01.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.238|   -1.238| -28.009|  -28.013|    56.97%|   0:00:00.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.229|   -1.229| -27.978|  -27.982|    56.97%|   0:00:00.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.230|   -1.230| -27.966|  -27.971|    56.97%|   0:00:04.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.229|   -1.229| -27.961|  -27.965|    56.96%|   0:00:01.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.221|   -1.221| -27.883|  -27.887|    56.99%|   0:00:01.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.220|   -1.220| -27.742|  -27.746|    57.05%|   0:00:02.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.220|   -1.220| -27.741|  -27.745|    57.05%|   0:00:00.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.218|   -1.218| -27.725|  -27.729|    57.06%|   0:00:01.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.218|   -1.218| -27.684|  -27.688|    57.06%|   0:00:00.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.213|   -1.213| -27.653|  -27.657|    57.07%|   0:00:01.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.213|   -1.213| -27.634|  -27.638|    57.07%|   0:00:00.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.210|   -1.210| -27.557|  -27.561|    57.09%|   0:00:01.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.210|   -1.210| -27.555|  -27.559|    57.09%|   0:00:00.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.208|   -1.208| -27.522|  -27.526|    57.12%|   0:00:02.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.204|   -1.204| -27.494|  -27.498|    57.16%|   0:00:01.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.204|   -1.204| -27.493|  -27.497|    57.16%|   0:00:01.0| 3760.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.203|   -1.203| -27.462|  -27.466|    57.21%|   0:00:03.0| 3779.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.203|   -1.203| -27.462|  -27.466|    57.21%|   0:00:01.0| 3779.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.200|   -1.200| -27.435|  -27.439|    57.25%|   0:00:00.0| 3779.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.200|   -1.200| -27.435|  -27.439|    57.25%|   0:00:00.0| 3779.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.200|   -1.200| -27.391|  -27.395|    57.29%|   0:00:01.0| 3779.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.196|   -1.196| -27.452|  -27.456|    57.32%|   0:00:02.0| 3798.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.196|   -1.196| -27.446|  -27.450|    57.32%|   0:00:00.0| 3798.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.195|   -1.195| -27.385|  -27.389|    57.37%|   0:00:02.0| 3798.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.193|   -1.193| -27.351|  -27.355|    57.41%|   0:00:03.0| 3798.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.193|   -1.193| -27.350|  -27.354|    57.41%|   0:00:00.0| 3798.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.194|   -1.194| -27.346|  -27.350|    57.43%|   0:00:01.0| 3798.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.195|   -1.195| -27.422|  -27.426|    57.74%|   0:00:15.0| 3798.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.194|   -1.194| -27.410|  -27.413|    57.75%|   0:00:00.0| 3798.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.194|   -1.194| -27.396|  -27.400|    57.75%|   0:00:03.0| 3836.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.194|   -1.194| -27.396|  -27.399|    57.75%|   0:00:04.0| 3836.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.193|   -1.193| -27.392|  -27.396|    57.78%|   0:00:01.0| 3836.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.192|   -1.192| -27.385|  -27.389|    57.79%|   0:00:00.0| 3836.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.192|   -1.192| -27.365|  -27.369|    57.79%|   0:00:03.0| 3836.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.192|   -1.192| -27.365|  -27.369|    57.80%|   0:00:02.0| 3836.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.191|   -1.191| -27.364|  -27.368|    57.80%|   0:00:00.0| 3836.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.190|   -1.190| -27.352|  -27.356|    57.80%|   0:00:05.0| 3836.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.190|   -1.190| -27.298|  -27.302|    57.83%|   0:00:02.0| 3836.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.193|   -1.193| -27.363|  -27.367|    58.07%|   0:00:06.0| 3836.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.193|   -1.193| -27.363|  -27.367|    58.07%|   0:00:00.0| 3836.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:31 real=0:01:22 mem=3836.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -1.193|  -0.004|  -27.367|    58.07%|   0:00:01.0| 3836.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_26_/D           |
|   0.004|   -1.193|   0.000|  -27.363|    58.08%|   0:00:00.0| 3836.3M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_4_/D                |
|   0.010|   -1.193|   0.000|  -27.363|    58.08%|   0:00:00.0| 3836.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_31_/D           |
|   0.015|   -1.193|   0.000|  -27.363|    58.08%|   0:00:00.0| 3836.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_37_/D           |
|   0.015|   -1.193|   0.000|  -27.363|    58.08%|   0:00:00.0| 3836.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_37_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=3836.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:33 real=0:01:23 mem=3836.3M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate |-0.032| -0.032|
|reg2reg   |-1.193|-27.331|
|HEPG      |-1.193|-27.363|
|All Paths |-1.193|-27.363|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.193 TNS Slack -27.363 Density 58.08
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:33:57.1/0:30:26.4 (3.1), mem = 3836.3M
(I,S,L,T): WC_VIEW: 50.4386, 30.3464, 1.34326, 82.1282
Reclaim Optimization WNS Slack -1.193  TNS Slack -27.363 Density 58.08
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.08%|        -|  -1.193| -27.363|   0:00:00.0| 3836.3M|
|    58.04%|       54|  -1.193| -27.271|   0:00:02.0| 3836.3M|
|    57.62%|     1337|  -1.180| -26.948|   0:00:11.0| 3836.3M|
|    57.61%|        5|  -1.180| -26.947|   0:00:00.0| 3836.3M|
|    57.61%|        0|  -1.180| -26.947|   0:00:00.0| 3836.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.180  TNS Slack -26.947 Density 57.61
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 507 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:40.0) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 49.6555, 29.7875, 1.32596, 80.769
*** AreaOpt [finish] : cpu/real = 0:00:40.2/0:00:15.3 (2.6), totSession cpu/real = 1:34:37.3/0:30:41.7 (3.1), mem = 3836.3M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:16, mem=3712.29M, totSessionCpu=1:34:37).
*** Starting refinePlace (1:34:38 mem=3712.3M) ***
Total net bbox length = 4.834e+05 (2.169e+05 2.664e+05) (ext = 2.117e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3712.3MB
Move report: Detail placement moves 7149 insts, mean move: 0.66 um, max move: 5.00 um
	Max move on inst (normalizer_inst/FE_OCPC3422_FE_OFN573_sum_7): (434.00, 73.00) --> (432.60, 76.60)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3737.0MB
Summary Report:
Instances move: 7149 (out of 38910 movable)
Instances flipped: 0
Mean displacement: 0.66 um
Max displacement: 5.00 um (Instance: normalizer_inst/FE_OCPC3422_FE_OFN573_sum_7) (434, 73) -> (432.6, 76.6)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
Total net bbox length = 4.856e+05 (2.184e+05 2.671e+05) (ext = 2.117e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3737.0MB
*** Finished refinePlace (1:34:39 mem=3737.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3737.0M)


Density : 0.5761
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:01.0 mem=3737.0M) ***
** GigaOpt Optimizer WNS Slack -1.181 TNS Slack -27.001 Density 57.61
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate |-0.032| -0.032|
|reg2reg   |-1.181|-26.969|
|HEPG      |-1.181|-27.001|
|All Paths |-1.181|-27.001|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.181|   -1.181| -27.001|  -27.001|    57.61%|   0:00:00.0| 3737.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.184|   -1.184| -26.910|  -26.910|    57.66%|   0:00:21.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.182|   -1.182| -26.903|  -26.903|    57.68%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.181|   -1.181| -26.908|  -26.908|    57.68%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.514986)
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.145|   -1.145| -27.539|  -27.539|    58.05%|   0:00:17.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.138|   -1.138| -27.299|  -27.299|    58.05%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.136|   -1.136| -27.135|  -27.135|    58.05%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.128|   -1.128| -27.067|  -27.067|    58.05%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.123|   -1.123| -26.893|  -26.893|    58.05%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.122|   -1.122| -26.812|  -26.812|    58.05%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.114|   -1.114| -26.715|  -26.715|    58.05%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.112|   -1.112| -26.518|  -26.518|    58.05%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.106|   -1.106| -26.469|  -26.469|    58.05%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.105|   -1.105| -26.395|  -26.395|    58.05%|   0:00:02.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.104|   -1.104| -26.273|  -26.273|    58.05%|   0:00:02.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.103|   -1.103| -26.259|  -26.259|    58.05%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.095|   -1.095| -26.023|  -26.023|    58.05%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.095|   -1.095| -25.968|  -25.968|    58.05%|   0:00:03.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.094|   -1.094| -25.966|  -25.966|    58.05%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.094|   -1.094| -25.947|  -25.947|    58.05%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.093|   -1.093| -25.756|  -25.756|    58.06%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.091|   -1.091| -25.751|  -25.751|    58.06%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.083|   -1.083| -25.687|  -25.687|    58.06%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.082|   -1.082| -25.617|  -25.617|    58.06%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.082|   -1.082| -25.579|  -25.579|    58.07%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.075|   -1.075| -25.520|  -25.520|    58.07%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.074|   -1.074| -25.495|  -25.495|    58.07%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.074|   -1.074| -25.439|  -25.439|    58.07%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.073|   -1.073| -25.363|  -25.363|    58.09%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.073|   -1.073| -25.358|  -25.358|    58.09%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.068|   -1.068| -25.278|  -25.278|    58.09%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.064|   -1.064| -25.131|  -25.131|    58.10%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.064|   -1.064| -25.095|  -25.095|    58.10%|   0:00:02.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.062|   -1.062| -25.069|  -25.069|    58.11%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.058|   -1.058| -24.954|  -24.954|    58.12%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.058|   -1.058| -24.947|  -24.947|    58.12%|   0:00:02.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.054|   -1.054| -24.820|  -24.820|    58.16%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.051|   -1.051| -24.803|  -24.803|    58.16%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.051|   -1.051| -24.753|  -24.753|    58.19%|   0:00:02.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.049|   -1.049| -24.700|  -24.700|    58.20%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.048|   -1.048| -24.695|  -24.695|    58.20%|   0:00:02.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.048|   -1.048| -24.693|  -24.693|    58.20%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.047|   -1.047| -24.722|  -24.722|    58.22%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.046|   -1.046| -24.718|  -24.718|    58.22%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.044|   -1.044| -24.646|  -24.646|    58.24%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.041|   -1.041| -24.574|  -24.574|    58.26%|   0:00:02.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.041|   -1.041| -24.518|  -24.518|    58.26%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.039|   -1.039| -24.462|  -24.462|    58.27%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.038|   -1.038| -24.457|  -24.457|    58.27%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.035|   -1.035| -24.404|  -24.404|    58.28%|   0:00:02.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.035|   -1.035| -24.403|  -24.403|    58.28%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.036|   -1.036| -24.396|  -24.396|    58.30%|   0:00:00.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.042|   -1.042| -24.432|  -24.432|    58.41%|   0:00:04.0| 3848.5M|   WC_VIEW|  default| normalizer_inst/div_in_2_reg_0__8_/Q               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.010|   -1.010| -23.410|  -23.410|    58.41%|   0:00:01.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.003|   -1.003| -23.327|  -23.327|    58.41%|   0:00:02.0| 3848.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.001|   -1.001| -23.279|  -23.279|    58.41%|   0:00:01.0| 3845.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.998|   -0.998| -23.223|  -23.223|    58.41%|   0:00:00.0| 3845.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.995|   -0.995| -23.135|  -23.135|    58.40%|   0:00:02.0| 3845.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.993|   -0.993| -23.035|  -23.035|    58.40%|   0:00:00.0| 3845.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.989|   -0.989| -22.933|  -22.933|    58.40%|   0:00:02.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.989|   -0.989| -22.917|  -22.917|    58.40%|   0:00:01.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.987|   -0.987| -22.872|  -22.872|    58.40%|   0:00:00.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.985|   -0.985| -22.853|  -22.853|    58.41%|   0:00:02.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.983|   -0.983| -22.807|  -22.807|    58.41%|   0:00:01.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.982|   -0.982| -22.748|  -22.748|    58.41%|   0:00:01.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.982|   -0.982| -22.748|  -22.748|    58.41%|   0:00:01.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.982|   -0.982| -22.707|  -22.707|    58.43%|   0:00:01.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.982|   -0.982| -22.707|  -22.707|    58.44%|   0:00:01.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.984|   -0.984| -22.794|  -22.794|    58.71%|   0:00:07.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.985|   -0.985| -22.782|  -22.782|    58.78%|   0:00:01.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.984|   -0.984| -22.765|  -22.765|    58.82%|   0:00:01.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.983|   -0.983| -22.732|  -22.732|    58.82%|   0:00:00.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.981|   -0.981| -22.725|  -22.725|    58.82%|   0:00:01.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.980|   -0.980| -22.726|  -22.726|    58.83%|   0:00:01.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.979|   -0.979| -22.719|  -22.719|    58.83%|   0:00:00.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.978|   -0.978| -22.708|  -22.708|    58.83%|   0:00:00.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.978|   -0.978| -22.706|  -22.706|    58.83%|   0:00:03.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.979|   -0.979| -22.676|  -22.676|    58.84%|   0:00:01.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.977|   -0.977| -22.652|  -22.652|    58.85%|   0:00:00.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.977|   -0.977| -22.650|  -22.650|    58.84%|   0:00:01.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.977|   -0.977| -22.647|  -22.647|    58.84%|   0:00:00.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.977|   -0.977| -22.829|  -22.829|    58.94%|   0:00:02.0| 3962.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_1_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.977|   -0.977| -22.829|  -22.829|    58.95%|   0:00:02.0| 3962.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:47 real=0:01:55 mem=3962.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -0.977|   0.000|  -22.829|    58.95%|   0:00:00.0| 3962.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_44_/D           |
|   0.009|   -0.977|   0.000|  -22.829|    58.95%|   0:00:00.0| 3962.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_73_/D           |
|   0.017|   -0.977|   0.000|  -22.829|    58.95%|   0:00:01.0| 3962.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_84_/D           |
|   0.017|   -0.977|   0.000|  -22.829|    58.95%|   0:00:00.0| 3962.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_84_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=3962.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:49 real=0:01:56 mem=3962.9M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate |-0.032| -0.032|
|reg2reg   |-0.977|-22.797|
|HEPG      |-0.977|-22.829|
|All Paths |-0.977|-22.829|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.977 TNS Slack -22.829 Density 58.95
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:45:29.5/0:32:40.0 (3.2), mem = 3962.9M
(I,S,L,T): WC_VIEW: 51.4733, 31.1154, 1.37255, 83.9612
Reclaim Optimization WNS Slack -0.977  TNS Slack -22.829 Density 58.95
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.95%|        -|  -0.977| -22.829|   0:00:00.0| 3962.9M|
|    58.88%|      110|  -0.977| -22.657|   0:00:01.0| 3962.9M|
|    58.37%|     1548|  -0.959| -22.273|   0:00:12.0| 3962.9M|
|    58.37%|       10|  -0.959| -22.273|   0:00:00.0| 3962.9M|
|    58.37%|        0|  -0.959| -22.273|   0:00:01.0| 3962.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.959  TNS Slack -22.273 Density 58.37
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 531 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.2) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 50.587, 30.5357, 1.35063, 82.4733
*** AreaOpt [finish] : cpu/real = 0:00:43.4/0:00:16.0 (2.7), totSession cpu/real = 1:46:12.9/0:32:56.0 (3.2), mem = 3962.9M
End: Area Reclaim Optimization (cpu=0:00:43, real=0:00:16, mem=3836.87M, totSessionCpu=1:46:13).
*** Starting refinePlace (1:46:13 mem=3836.9M) ***
Total net bbox length = 4.884e+05 (2.196e+05 2.688e+05) (ext = 2.117e+04)
Move report: Timing Driven Placement moves 17594 insts, mean move: 15.76 um, max move: 103.00 um
	Max move on inst (normalizer_inst/FE_RC_2716_0): (476.80, 240.40) --> (467.40, 334.00)
	Runtime: CPU: 0:00:25.7 REAL: 0:00:09.0 MEM: 3857.6MB
Move report: Detail placement moves 9739 insts, mean move: 0.47 um, max move: 3.60 um
	Max move on inst (normalizer_inst/U5339): (432.80, 175.60) --> (434.60, 173.80)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3857.6MB
Summary Report:
Instances move: 17734 (out of 39442 movable)
Instances flipped: 5
Mean displacement: 15.66 um
Max displacement: 103.00 um (Instance: normalizer_inst/FE_RC_2716_0) (476.8, 240.4) -> (467.4, 334)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 4.955e+05 (2.190e+05 2.765e+05) (ext = 2.136e+04)
Runtime: CPU: 0:00:27.0 REAL: 0:00:10.0 MEM: 3857.6MB
*** Finished refinePlace (1:46:40 mem=3857.6M) ***
Finished re-routing un-routed nets (0:00:00.5 3857.6M)


Density : 0.5837
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:33.9 real=0:00:12.0 mem=3857.6M) ***
** GigaOpt Optimizer WNS Slack -1.095 TNS Slack -24.187 Density 58.37
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.025| -0.025|
|reg2cgate |-0.042| -0.042|
|reg2reg   |-1.095|-24.120|
|HEPG      |-1.095|-24.162|
|All Paths |-1.095|-24.187|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.095|   -1.095| -24.162|  -24.187|    58.37%|   0:00:00.0| 3857.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.056|   -1.056| -23.991|  -24.016|    58.36%|   0:00:02.0| 3857.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.038|   -1.038| -23.895|  -23.919|    58.36%|   0:00:02.0| 3857.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.021|   -1.021| -23.795|  -23.820|    58.36%|   0:00:00.0| 3857.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.015|   -1.015| -23.765|  -23.790|    58.36%|   0:00:01.0| 3895.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.015|   -1.015| -23.760|  -23.785|    58.35%|   0:00:04.0| 3895.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.003|   -1.003| -23.540|  -23.565|    58.37%|   0:00:00.0| 3895.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.003|   -1.003| -23.497|  -23.522|    58.36%|   0:00:03.0| 3933.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.001|   -1.001| -23.474|  -23.499|    58.39%|   0:00:00.0| 3933.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.996|   -0.996| -23.427|  -23.451|    58.39%|   0:00:01.0| 3933.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.996|   -0.996| -23.422|  -23.447|    58.38%|   0:00:01.0| 3933.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.994|   -0.994| -23.375|  -23.400|    58.41%|   0:00:01.0| 3933.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.994|   -0.994| -23.363|  -23.388|    58.41%|   0:00:00.0| 3933.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.988|   -0.988| -23.279|  -23.303|    58.43%|   0:00:01.0| 3933.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.987|   -0.987| -23.280|  -23.304|    58.43%|   0:00:00.0| 3933.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.989|   -0.989| -23.262|  -23.287|    58.48%|   0:00:01.0| 3933.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.988|   -0.988| -23.207|  -23.232|    58.49%|   0:00:00.0| 3933.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.982|   -0.982| -23.161|  -23.186|    58.50%|   0:00:01.0| 3933.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.982|   -0.982| -23.096|  -23.121|    58.55%|   0:00:02.0| 3933.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.977|   -0.977| -23.039|  -23.064|    58.56%|   0:00:00.0| 3933.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.976|   -0.976| -23.008|  -23.033|    58.60%|   0:00:03.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.976|   -0.976| -23.005|  -23.030|    58.59%|   0:00:00.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.976|   -0.976| -22.994|  -23.019|    58.63%|   0:00:01.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.975|   -0.975| -22.958|  -22.983|    58.65%|   0:00:01.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.975|   -0.975| -22.952|  -22.976|    58.65%|   0:00:00.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.971|   -0.971| -22.882|  -22.907|    58.66%|   0:00:01.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.969|   -0.969| -22.866|  -22.891|    58.69%|   0:00:02.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.969|   -0.969| -22.854|  -22.879|    58.68%|   0:00:00.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.970|   -0.970| -22.833|  -22.858|    58.71%|   0:00:02.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.967|   -0.967| -22.798|  -22.823|    58.72%|   0:00:01.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.966|   -0.966| -22.729|  -22.753|    58.75%|   0:00:02.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.965|   -0.965| -22.753|  -22.777|    58.76%|   0:00:01.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.965|   -0.965| -22.695|  -22.720|    58.83%|   0:00:02.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.966|   -0.966| -22.683|  -22.707|    58.83%|   0:00:00.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.961|   -0.961| -22.660|  -22.685|    58.83%|   0:00:00.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.961|   -0.961| -22.656|  -22.680|    58.83%|   0:00:00.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.960|   -0.960| -22.613|  -22.638|    58.86%|   0:00:01.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.960|   -0.960| -22.608|  -22.633|    58.86%|   0:00:00.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.960|   -0.960| -22.597|  -22.622|    58.89%|   0:00:04.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.957|   -0.957| -22.581|  -22.606|    58.90%|   0:00:01.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.956|   -0.956| -22.562|  -22.587|    58.93%|   0:00:03.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.955|   -0.955| -22.545|  -22.570|    58.96%|   0:00:01.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.955|   -0.955| -22.542|  -22.567|    58.98%|   0:00:01.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.954|   -0.954| -22.512|  -22.537|    59.00%|   0:00:02.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.958|   -0.958| -22.642|  -22.667|    59.37%|   0:00:08.0| 3991.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_4_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.958|   -0.958| -22.636|  -22.661|    59.37%|   0:00:04.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.956|   -0.956| -22.621|  -22.646|    59.38%|   0:00:00.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.956|   -0.956| -22.603|  -22.628|    59.37%|   0:00:03.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.956|   -0.956| -22.628|  -22.653|    59.53%|   0:00:05.0| 3991.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_4_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.956|   -0.956| -22.628|  -22.653|    59.53%|   0:00:00.0| 3991.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:41 real=0:01:09 mem=3991.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.025|   -0.956|  -0.025|  -22.653|    59.53%|   0:00:00.0| 3991.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_80_/D           |
|   0.001|   -0.956|   0.000|  -22.628|    59.53%|   0:00:00.0| 3991.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_14_/D           |
|   0.009|   -0.956|   0.000|  -22.628|    59.53%|   0:00:01.0| 4029.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_41_/D           |
|   0.016|   -0.956|   0.000|  -22.628|    59.54%|   0:00:00.0| 4029.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_73_/D           |
|   0.016|   -0.956|   0.000|  -22.628|    59.54%|   0:00:00.0| 4029.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_73_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=4029.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:43 real=0:01:10 mem=4029.3M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.016|  0.000|
|reg2cgate |-0.042| -0.042|
|reg2reg   |-0.956|-22.586|
|HEPG      |-0.956|-22.628|
|All Paths |-0.956|-22.628|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.956 TNS Slack -22.628 Density 59.54
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:52:30.8/0:34:19.1 (3.3), mem = 4029.3M
(I,S,L,T): WC_VIEW: 52.3739, 32, 1.39356, 85.7675
Reclaim Optimization WNS Slack -0.956  TNS Slack -22.628 Density 59.54
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.54%|        -|  -0.956| -22.628|   0:00:00.0| 4029.3M|
|    59.46%|      102|  -0.956| -22.570|   0:00:02.0| 4029.3M|
|    58.99%|     1473|  -0.942| -22.309|   0:00:10.0| 4029.3M|
|    58.99%|        6|  -0.942| -22.308|   0:00:01.0| 4029.3M|
|    58.99%|        0|  -0.942| -22.308|   0:00:00.0| 4029.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.943  TNS Slack -22.308 Density 58.99
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 547 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:41.1) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 51.5178, 31.4534, 1.37342, 84.3446
*** AreaOpt [finish] : cpu/real = 0:00:41.4/0:00:15.4 (2.7), totSession cpu/real = 1:53:12.1/0:34:34.5 (3.3), mem = 4029.3M
End: Area Reclaim Optimization (cpu=0:00:41, real=0:00:15, mem=3857.27M, totSessionCpu=1:53:12).
*** Starting refinePlace (1:53:13 mem=3857.3M) ***
Total net bbox length = 4.972e+05 (2.199e+05 2.773e+05) (ext = 2.136e+04)
Move report: Timing Driven Placement moves 2104 insts, mean move: 3.06 um, max move: 45.00 um
	Max move on inst (normalizer_inst/FE_RC_2879_0): (452.40, 168.40) --> (479.40, 186.40)
	Runtime: CPU: 0:00:07.0 REAL: 0:00:04.0 MEM: 3871.5MB
Move report: Detail placement moves 7153 insts, mean move: 0.59 um, max move: 5.20 um
	Max move on inst (normalizer_inst/FE_OCPC2603_n12998): (462.60, 80.20) --> (464.20, 76.60)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3865.5MB
Summary Report:
Instances move: 7920 (out of 39509 movable)
Instances flipped: 4
Mean displacement: 1.28 um
Max displacement: 45.00 um (Instance: normalizer_inst/FE_RC_2879_0) (452.4, 168.4) -> (479.4, 186.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.989e+05 (2.211e+05 2.778e+05) (ext = 2.136e+04)
Runtime: CPU: 0:00:08.3 REAL: 0:00:04.0 MEM: 3865.5MB
*** Finished refinePlace (1:53:21 mem=3865.5M) ***
Finished re-routing un-routed nets (0:00:00.0 3865.5M)


Density : 0.5899
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.0 real=0:00:06.0 mem=3865.5M) ***
** GigaOpt Optimizer WNS Slack -0.947 TNS Slack -22.354 Density 58.99
Optimizer WNS Pass 7
OptDebug: Start of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate |-0.042| -0.042|
|reg2reg   |-0.947|-22.312|
|HEPG      |-0.947|-22.354|
|All Paths |-0.947|-22.354|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.947|   -0.947| -22.354|  -22.354|    58.99%|   0:00:01.0| 3865.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.937|   -0.937| -22.126|  -22.126|    59.15%|   0:00:30.0| 4016.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.936|   -0.936| -22.160|  -22.160|    59.19%|   0:00:02.0| 4016.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.937|   -0.937| -22.147|  -22.147|    59.22%|   0:00:02.0| 4016.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.944|   -0.944| -22.236|  -22.236|    59.58%|   0:00:19.0| 4016.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.941|   -0.941| -22.212|  -22.212|    59.67%|   0:00:03.0| 4002.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.940|   -0.940| -22.211|  -22.211|    59.67%|   0:00:02.0| 4021.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.939|   -0.939| -22.174|  -22.174|    59.68%|   0:00:01.0| 4021.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.940|   -0.940| -22.172|  -22.172|    59.68%|   0:00:01.0| 4021.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.941|   -0.941| -22.171|  -22.171|    59.76%|   0:00:04.0| 4021.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.943|   -0.943| -22.203|  -22.203|    59.80%|   0:00:02.0| 4021.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:24 real=0:01:08 mem=4021.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -0.943|   0.000|  -22.203|    59.80%|   0:00:00.0| 4021.2M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_44_/D           |
|   0.005|   -0.943|   0.000|  -22.203|    59.81%|   0:00:00.0| 4040.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_73_/D           |
|   0.013|   -0.943|   0.000|  -22.203|    59.81%|   0:00:00.0| 4040.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_84_/D           |
|   0.019|   -0.943|   0.000|  -22.203|    59.81%|   0:00:00.0| 4040.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_55_/D           |
|   0.019|   -0.943|   0.000|  -22.203|    59.81%|   0:00:00.0| 4040.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_55_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:00.0 mem=4040.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:26 real=0:01:09 mem=4040.3M) ***
OptDebug: End of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.042| -0.042|
|reg2reg   |-0.943|-22.161|
|HEPG      |-0.943|-22.203|
|All Paths |-0.943|-22.203|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.943 TNS Slack -22.203 Density 59.81
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:00:48.8/0:35:48.7 (3.4), mem = 4040.3M
(I,S,L,T): WC_VIEW: 52.5266, 32.3967, 1.40121, 86.3245
Reclaim Optimization WNS Slack -0.943  TNS Slack -22.203 Density 59.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.81%|        -|  -0.943| -22.203|   0:00:00.0| 4040.3M|
|    59.79%|       37|  -0.944| -22.190|   0:00:01.0| 4040.3M|
|    59.31%|     1478|  -0.922| -21.850|   0:00:11.0| 4040.3M|
|    59.31%|        9|  -0.922| -21.850|   0:00:00.0| 4040.3M|
|    59.31%|        0|  -0.922| -21.850|   0:00:01.0| 4040.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.922  TNS Slack -21.850 Density 59.31
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 555 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:41.0) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 51.7333, 31.8956, 1.38162, 85.0105
*** AreaOpt [finish] : cpu/real = 0:00:41.3/0:00:15.4 (2.7), totSession cpu/real = 2:01:30.1/0:36:04.1 (3.4), mem = 4040.3M
End: Area Reclaim Optimization (cpu=0:00:41, real=0:00:15, mem=3899.30M, totSessionCpu=2:01:30).
*** Starting refinePlace (2:01:31 mem=3899.3M) ***
Total net bbox length = 5.011e+05 (2.221e+05 2.790e+05) (ext = 2.136e+04)
Move report: Timing Driven Placement moves 2358 insts, mean move: 10.20 um, max move: 69.20 um
	Max move on inst (normalizer_inst/FE_RC_2803_0): (519.00, 249.40) --> (511.00, 310.60)
	Runtime: CPU: 0:00:11.9 REAL: 0:00:06.0 MEM: 3913.6MB
Move report: Detail placement moves 6817 insts, mean move: 0.59 um, max move: 4.60 um
	Max move on inst (normalizer_inst/U4463): (431.40, 308.80) --> (434.20, 310.60)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3943.6MB
Summary Report:
Instances move: 7908 (out of 39714 movable)
Instances flipped: 1
Mean displacement: 3.49 um
Max displacement: 69.40 um (Instance: normalizer_inst/FE_RC_2803_0) (519, 249.4) -> (510.8, 310.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.035e+05 (2.230e+05 2.805e+05) (ext = 2.136e+04)
Runtime: CPU: 0:00:13.0 REAL: 0:00:07.0 MEM: 3943.6MB
*** Finished refinePlace (2:01:44 mem=3943.6M) ***
Finished re-routing un-routed nets (0:00:00.1 3943.6M)


Density : 0.5931
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.0 real=0:00:08.0 mem=3943.6M) ***
** GigaOpt Optimizer WNS Slack -0.983 TNS Slack -22.003 Density 59.31
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 8
OptDebug: Start of Optimizer WNS Pass 8:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate |-0.042| -0.042|
|reg2reg   |-0.983|-21.962|
|HEPG      |-0.983|-22.003|
|All Paths |-0.983|-22.003|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.983|   -0.983| -22.003|  -22.003|    59.31%|   0:00:01.0| 3943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.971|   -0.971| -21.991|  -21.991|    59.31%|   0:00:00.0| 3943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.961|   -0.961| -21.983|  -21.983|    59.31%|   0:00:03.0| 3943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.935|   -0.935| -21.946|  -21.946|    59.31%|   0:00:00.0| 3943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.928|   -0.928| -21.919|  -21.919|    59.31%|   0:00:04.0| 3981.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.928|   -0.928| -21.919|  -21.919|    59.31%|   0:00:08.0| 4058.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.932|   -0.932| -21.917|  -21.917|    59.36%|   0:00:01.0| 4058.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.931|   -0.931| -21.928|  -21.928|    59.39%|   0:00:01.0| 4058.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.930|   -0.930| -21.941|  -21.941|    59.77%|   0:00:20.0| 4058.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_0_/Q                       |
|  -0.928|   -0.928| -21.935|  -21.935|    59.79%|   0:00:01.0| 4058.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_4_/Q                       |
|  -0.927|   -0.927| -21.913|  -21.913|    59.81%|   0:00:00.0| 4058.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_9_/Q                       |
|  -0.929|   -0.929| -21.871|  -21.871|    59.83%|   0:00:02.0| 4058.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_3_/Q                       |
|  -0.930|   -0.930| -21.865|  -21.865|    59.83%|   0:00:01.0| 4058.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_3_/Q                       |
|  -0.929|   -0.929| -21.863|  -21.863|    59.83%|   0:00:00.0| 4058.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_3_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.927|   -0.927| -21.866|  -21.866|    59.84%|   0:00:04.0| 4145.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.926|   -0.926| -21.844|  -21.844|    59.85%|   0:00:01.0| 4145.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.924|   -0.924| -21.826|  -21.826|    59.87%|   0:00:02.0| 4145.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.924|   -0.924| -21.843|  -21.843|    59.88%|   0:00:03.0| 4145.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.922|   -0.922| -21.814|  -21.814|    59.92%|   0:00:04.0| 4145.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.922|   -0.922| -21.789|  -21.789|    59.92%|   0:00:08.0| 4145.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.927|   -0.927| -21.855|  -21.855|    60.20%|   0:00:14.0| 4183.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_4_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.927|   -0.927| -21.850|  -21.850|    60.20%|   0:00:01.0| 4183.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.927|   -0.927| -21.849|  -21.849|    60.20%|   0:00:00.0| 4183.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.929|   -0.929| -21.876|  -21.876|    60.28%|   0:00:01.0| 4183.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:41 real=0:01:21 mem=4183.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -0.929|   0.000|  -21.876|    60.28%|   0:00:00.0| 4183.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_44_/D           |
|   0.005|   -0.929|   0.000|  -21.876|    60.28%|   0:00:00.0| 4183.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_73_/D           |
|   0.013|   -0.929|   0.000|  -21.876|    60.28%|   0:00:00.0| 4183.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_84_/D           |
|   0.019|   -0.929|   0.000|  -21.876|    60.29%|   0:00:00.0| 4183.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_55_/D           |
|   0.019|   -0.929|   0.000|  -21.876|    60.29%|   0:00:00.0| 4183.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_55_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=4183.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:42 real=0:01:22 mem=4183.9M) ***
OptDebug: End of Optimizer WNS Pass 8:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.042| -0.042|
|reg2reg   |-0.929|-21.834|
|HEPG      |-0.929|-21.876|
|All Paths |-0.929|-21.876|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.929 TNS Slack -21.876 Density 60.29
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:28.0/0:37:33.7 (3.5), mem = 4183.9M
(I,S,L,T): WC_VIEW: 53.1194, 33.1337, 1.41558, 87.6687
Reclaim Optimization WNS Slack -0.929  TNS Slack -21.876 Density 60.29
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.29%|        -|  -0.929| -21.876|   0:00:01.0| 4183.9M|
|    60.26%|       39|  -0.928| -21.816|   0:00:01.0| 4183.9M|
|    59.76%|     1525|  -0.910| -21.517|   0:00:09.0| 4183.9M|
|    59.75%|        9|  -0.910| -21.517|   0:00:01.0| 4183.9M|
|    59.75%|        0|  -0.910| -21.517|   0:00:00.0| 4183.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.909  TNS Slack -21.517 Density 59.75
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 558 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:35.7) (real = 0:00:13.0) **
(I,S,L,T): WC_VIEW: 52.3132, 32.5753, 1.39536, 86.2838
*** AreaOpt [finish] : cpu/real = 0:00:35.9/0:00:13.4 (2.7), totSession cpu/real = 2:11:03.9/0:37:47.2 (3.5), mem = 4183.9M
End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:13, mem=4031.87M, totSessionCpu=2:11:04).
*** Starting refinePlace (2:11:04 mem=4031.9M) ***
Total net bbox length = 5.054e+05 (2.239e+05 2.815e+05) (ext = 2.136e+04)
Move report: Timing Driven Placement moves 12309 insts, mean move: 4.18 um, max move: 114.40 um
	Max move on inst (normalizer_inst/FE_RC_3417_0): (414.20, 224.20) --> (487.20, 265.60)
	Runtime: CPU: 0:00:11.0 REAL: 0:00:05.0 MEM: 4050.8MB
Move report: Detail placement moves 10543 insts, mean move: 0.61 um, max move: 5.60 um
	Max move on inst (normalizer_inst/FE_RC_2575_0): (391.00, 22.60) --> (387.20, 20.80)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4050.8MB
Summary Report:
Instances move: 14472 (out of 39885 movable)
Instances flipped: 18
Mean displacement: 3.72 um
Max displacement: 114.40 um (Instance: normalizer_inst/FE_RC_3417_0) (414.2, 224.2) -> (487.2, 265.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.036e+05 (2.230e+05 2.806e+05) (ext = 2.136e+04)
Runtime: CPU: 0:00:12.2 REAL: 0:00:05.0 MEM: 4050.8MB
*** Finished refinePlace (2:11:17 mem=4050.8M) ***
Finished re-routing un-routed nets (0:00:00.1 4050.8M)


Density : 0.5975
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.2 real=0:00:06.0 mem=4050.8M) ***
** GigaOpt Optimizer WNS Slack -0.983 TNS Slack -21.823 Density 59.75
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 9
OptDebug: Start of Optimizer WNS Pass 9:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate |-0.042| -0.042|
|reg2reg   |-0.983|-21.781|
|HEPG      |-0.983|-21.823|
|All Paths |-0.983|-21.823|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.983|   -0.983| -21.823|  -21.823|    59.75%|   0:00:00.0| 4050.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.915|   -0.915| -21.581|  -21.581|    59.78%|   0:00:17.0| 4165.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.915|   -0.915| -21.542|  -21.542|    59.78%|   0:00:01.0| 4165.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.916|   -0.916| -21.527|  -21.527|    59.82%|   0:00:01.0| 4165.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.910|   -0.910| -21.496|  -21.496|    59.83%|   0:00:03.0| 4332.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.910|   -0.910| -21.494|  -21.494|    59.83%|   0:00:05.0| 4332.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.911|   -0.911| -21.464|  -21.464|    59.88%|   0:00:02.0| 4332.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.911|   -0.911| -21.499|  -21.499|    59.89%|   0:00:00.0| 4332.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.911|   -0.911| -21.497|  -21.497|    59.89%|   0:00:01.0| 4332.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.915|   -0.915| -21.648|  -21.648|    60.30%|   0:00:26.0| 4332.5M|   WC_VIEW|  default| normalizer_inst/sum_reg_3_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.915|   -0.915| -21.638|  -21.638|    60.31%|   0:00:03.0| 4332.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.915|   -0.915| -21.630|  -21.630|    60.31%|   0:00:00.0| 4332.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.915|   -0.915| -21.643|  -21.643|    60.51%|   0:00:10.0| 4332.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:42 real=0:01:09 mem=4332.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -0.915|   0.000|  -21.643|    60.51%|   0:00:01.0| 4332.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_44_/D           |
|   0.010|   -0.915|   0.000|  -21.643|    60.51%|   0:00:00.0| 4332.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_11_/D           |
|   0.018|   -0.915|   0.000|  -21.643|    60.52%|   0:00:00.0| 4332.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_79_/D           |
|   0.018|   -0.915|   0.000|  -21.643|    60.52%|   0:00:00.0| 4332.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_79_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=4332.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:43 real=0:01:10 mem=4332.5M) ***
OptDebug: End of Optimizer WNS Pass 9:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate |-0.042| -0.042|
|reg2reg   |-0.915|-21.601|
|HEPG      |-0.915|-21.643|
|All Paths |-0.915|-21.643|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -21.643 Density 60.52
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:19:02.5/0:39:04.4 (3.6), mem = 4332.5M
(I,S,L,T): WC_VIEW: 53.4091, 33.4408, 1.42158, 88.2715
Reclaim Optimization WNS Slack -0.915  TNS Slack -21.643 Density 60.52
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.52%|        -|  -0.915| -21.643|   0:00:00.0| 4332.5M|
|    60.48%|       54|  -0.917| -21.637|   0:00:01.0| 4332.5M|
|    59.98%|     1536|  -0.902| -21.363|   0:00:11.0| 4332.5M|
|    59.98%|       10|  -0.902| -21.362|   0:00:00.0| 4332.5M|
|    59.98%|        0|  -0.902| -21.362|   0:00:00.0| 4332.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.902  TNS Slack -21.362 Density 59.98
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 556 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:38.2) (real = 0:00:14.0) **
(I,S,L,T): WC_VIEW: 52.6117, 32.8916, 1.40156, 86.9049
*** AreaOpt [finish] : cpu/real = 0:00:38.5/0:00:14.3 (2.7), totSession cpu/real = 2:19:40.9/0:39:18.7 (3.6), mem = 4332.5M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:15, mem=4157.47M, totSessionCpu=2:19:41).
*** Starting refinePlace (2:19:41 mem=4157.5M) ***
Total net bbox length = 5.049e+05 (2.235e+05 2.814e+05) (ext = 2.136e+04)
Move report: Timing Driven Placement moves 14076 insts, mean move: 3.87 um, max move: 93.60 um
	Max move on inst (normalizer_inst/FE_RC_4536_0): (486.40, 238.60) --> (500.80, 317.80)
	Runtime: CPU: 0:00:12.4 REAL: 0:00:05.0 MEM: 4177.1MB
Move report: Detail placement moves 10646 insts, mean move: 0.60 um, max move: 6.60 um
	Max move on inst (normalizer_inst/FE_RC_3785_0): (488.60, 191.80) --> (487.40, 186.40)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4177.1MB
Summary Report:
Instances move: 15459 (out of 39984 movable)
Instances flipped: 17
Mean displacement: 3.65 um
Max displacement: 94.00 um (Instance: normalizer_inst/FE_RC_4536_0) (486.4, 238.6) -> (501.2, 317.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.050e+05 (2.233e+05 2.816e+05) (ext = 2.136e+04)
Runtime: CPU: 0:00:13.6 REAL: 0:00:05.0 MEM: 4177.1MB
*** Finished refinePlace (2:19:55 mem=4177.1M) ***
Finished re-routing un-routed nets (0:00:00.1 4177.1M)


Density : 0.5998
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.8 real=0:00:06.0 mem=4177.1M) ***
** GigaOpt Optimizer WNS Slack -0.929 TNS Slack -21.800 Density 59.98
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 10
OptDebug: Start of Optimizer WNS Pass 10:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate |-0.042| -0.042|
|reg2reg   |-0.929|-21.758|
|HEPG      |-0.929|-21.800|
|All Paths |-0.929|-21.800|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.929|   -0.929| -21.800|  -21.800|    59.98%|   0:00:00.0| 4177.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.914|   -0.914| -21.539|  -21.539|    60.02%|   0:00:15.0| 4253.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.908|   -0.908| -21.504|  -21.504|    60.03%|   0:00:02.0| 4253.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.908|   -0.908| -21.494|  -21.494|    60.03%|   0:00:04.0| 4253.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.908|   -0.908| -21.482|  -21.482|    60.07%|   0:00:03.0| 4299.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.905|   -0.905| -21.477|  -21.477|    60.09%|   0:00:02.0| 4299.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.904|   -0.904| -21.473|  -21.473|    60.09%|   0:00:07.0| 4299.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.904|   -0.904| -21.450|  -21.450|    60.17%|   0:00:04.0| 4299.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.903|   -0.903| -21.455|  -21.455|    60.19%|   0:00:02.0| 4299.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.903|   -0.903| -21.454|  -21.454|    60.18%|   0:00:02.0| 4299.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.901|   -0.901| -21.480|  -21.480|    60.23%|   0:00:03.0| 4299.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.909|   -0.909| -21.765|  -21.765|    60.61%|   0:00:27.0| 4299.5M|   WC_VIEW|  default| normalizer_inst/sum_reg_4_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.909|   -0.909| -21.748|  -21.748|    60.62%|   0:00:04.0| 4299.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.910|   -0.910| -21.788|  -21.788|    60.75%|   0:00:03.0| 4299.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:22 real=0:01:18 mem=4299.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -0.910|   0.000|  -21.788|    60.75%|   0:00:01.0| 4299.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_44_/D           |
|   0.011|   -0.910|   0.000|  -21.788|    60.76%|   0:00:00.0| 4337.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_64_/D           |
|   0.018|   -0.910|   0.000|  -21.788|    60.76%|   0:00:00.0| 4337.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_37_/D           |
|   0.018|   -0.910|   0.000|  -21.788|    60.76%|   0:00:00.0| 4337.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_37_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=4337.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:24 real=0:01:19 mem=4337.7M) ***
OptDebug: End of Optimizer WNS Pass 10:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate |-0.042| -0.042|
|reg2reg   |-0.910|-21.746|
|HEPG      |-0.910|-21.788|
|All Paths |-0.910|-21.788|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -21.788 Density 60.76
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:28:21.2/0:40:45.4 (3.6), mem = 4337.7M
(I,S,L,T): WC_VIEW: 53.7691, 33.7919, 1.42971, 88.9907
Reclaim Optimization WNS Slack -0.910  TNS Slack -21.788 Density 60.76
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.76%|        -|  -0.910| -21.788|   0:00:00.0| 4337.7M|
|    60.72%|       64|  -0.910| -21.549|   0:00:02.0| 4337.7M|
|    60.25%|     1467|  -0.897| -21.262|   0:00:10.0| 4337.7M|
|    60.24%|        7|  -0.897| -21.253|   0:00:01.0| 4337.7M|
|    60.24%|        0|  -0.897| -21.253|   0:00:00.0| 4337.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.897  TNS Slack -21.253 Density 60.24
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 554 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:40.0) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 52.9725, 33.2606, 1.41028, 87.6434
*** AreaOpt [finish] : cpu/real = 0:00:40.3/0:00:15.1 (2.7), totSession cpu/real = 2:29:01.5/0:41:00.5 (3.6), mem = 4337.7M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:15, mem=4185.70M, totSessionCpu=2:29:02).
*** Starting refinePlace (2:29:02 mem=4185.7M) ***
Total net bbox length = 5.063e+05 (2.240e+05 2.823e+05) (ext = 2.136e+04)
Move report: Timing Driven Placement moves 16643 insts, mean move: 3.94 um, max move: 62.40 um
	Max move on inst (normalizer_inst/FE_RC_4170_0): (443.00, 218.80) --> (436.40, 274.60)
	Runtime: CPU: 0:00:14.7 REAL: 0:00:05.0 MEM: 4206.3MB
Move report: Detail placement moves 13393 insts, mean move: 0.91 um, max move: 9.00 um
	Max move on inst (normalizer_inst/U8751): (408.00, 56.80) --> (399.00, 56.80)
	Runtime: CPU: 0:00:06.3 REAL: 0:00:04.0 MEM: 4213.3MB
Summary Report:
Instances move: 18036 (out of 40043 movable)
Instances flipped: 1561
Mean displacement: 3.85 um
Max displacement: 61.20 um (Instance: normalizer_inst/FE_RC_4170_0) (443, 218.8) -> (437.6, 274.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.918e+05 (2.105e+05 2.813e+05) (ext = 2.127e+04)
Runtime: CPU: 0:00:21.1 REAL: 0:00:09.0 MEM: 4213.3MB
*** Finished refinePlace (2:29:23 mem=4213.3M) ***
Finished re-routing un-routed nets (0:00:00.1 4213.3M)


Density : 0.6024
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:24.0 real=0:00:11.0 mem=4213.3M) ***
** GigaOpt Optimizer WNS Slack -0.969 TNS Slack -21.517 Density 60.24
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.969|   -0.969| -21.509|  -21.517|    60.24%|   0:00:00.0| 4213.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.961|   -0.961| -22.176|  -22.183|    60.29%|   0:00:08.0| 4298.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.955|   -0.955| -22.128|  -22.135|    60.29%|   0:00:00.0| 4298.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.955|   -0.955| -22.126|  -22.134|    60.29%|   0:00:01.0| 4298.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.955|   -0.955| -22.090|  -22.097|    60.29%|   0:00:00.0| 4298.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.952|   -0.952| -22.093|  -22.101|    60.30%|   0:00:00.0| 4298.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.952|   -0.952| -22.068|  -22.076|    60.30%|   0:00:02.0| 4317.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.952|   -0.952| -22.070|  -22.078|    60.31%|   0:00:00.0| 4317.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:58.3 real=0:00:11.0 mem=4317.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.008|   -0.952|  -0.008|  -22.078|    60.31%|   0:00:00.0| 4317.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_87_/D           |
|   0.002|   -0.952|   0.000|  -22.070|    60.31%|   0:00:01.0| 4317.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_44_/D           |
|   0.005|   -0.952|   0.000|  -22.070|    60.31%|   0:00:00.0| 4317.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_11_/D           |
|   0.013|   -0.952|   0.000|  -22.070|    60.31%|   0:00:00.0| 4317.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_2_/D            |
|   0.019|   -0.952|   0.000|  -22.070|    60.31%|   0:00:00.0| 4317.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_55_/D           |
|   0.019|   -0.952|   0.000|  -22.070|    60.31%|   0:00:00.0| 4317.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_55_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=4317.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:59.8 real=0:00:12.0 mem=4317.9M) ***
*** Starting refinePlace (2:30:27 mem=4317.9M) ***
Total net bbox length = 4.927e+05 (2.110e+05 2.818e+05) (ext = 2.128e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4317.9MB
Summary Report:
Instances move: 0 (out of 40099 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.927e+05 (2.110e+05 2.818e+05) (ext = 2.128e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 4317.9MB
*** Finished refinePlace (2:30:29 mem=4317.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4317.9M)


Density : 0.6031
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.5 real=0:00:03.0 mem=4317.9M) ***
** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -22.077 Density 60.31
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.042| -0.042|
|reg2reg   |-0.953|-22.035|
|HEPG      |-0.953|-22.077|
|All Paths |-0.953|-22.077|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 566 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=1:58:35 real=0:24:03 mem=4317.9M) ***

(I,S,L,T): WC_VIEW: 53.0699, 33.2575, 1.41295, 87.7403
*** SetupOpt [finish] : cpu/real = 1:58:46.9/0:24:14.9 (4.9), totSession cpu/real = 2:30:31.0/0:41:27.8 (3.6), mem = 4110.0M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.953
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:30:31.8/0:41:28.5 (3.6), mem = 3690.0M
(I,S,L,T): WC_VIEW: 53.0699, 33.2575, 1.41295, 87.7403
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -22.077 Density 60.31
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.042| -0.042|
|reg2reg   |-0.953|-22.035|
|HEPG      |-0.953|-22.077|
|All Paths |-0.953|-22.077|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.953|   -0.953| -22.077|  -22.077|    60.31%|   0:00:00.0| 3905.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.942|   -0.942| -21.992|  -21.992|    60.31%|   0:00:06.0| 4287.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.937|   -0.937| -21.983|  -21.983|    60.30%|   0:00:03.0| 4230.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.937|   -0.937| -21.923|  -21.923|    60.29%|   0:00:03.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.937|   -0.937| -21.770|  -21.770|    60.31%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.936|   -0.936| -21.764|  -21.764|    60.31%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.932|   -0.932| -21.766|  -21.766|    60.31%|   0:00:02.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.932|   -0.932| -21.762|  -21.762|    60.31%|   0:00:02.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.930|   -0.930| -21.722|  -21.722|    60.33%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.925|   -0.925| -21.727|  -21.727|    60.33%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.924|   -0.924| -21.713|  -21.713|    60.33%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.921|   -0.921| -21.643|  -21.643|    60.35%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.920|   -0.920| -21.607|  -21.607|    60.35%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.916|   -0.916| -21.553|  -21.553|    60.39%|   0:00:02.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.914|   -0.914| -21.572|  -21.572|    60.39%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.909|   -0.909| -21.476|  -21.476|    60.42%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.907|   -0.907| -21.406|  -21.406|    60.44%|   0:00:03.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.907|   -0.907| -21.398|  -21.398|    60.44%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.906|   -0.906| -21.392|  -21.392|    60.45%|   0:00:02.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.906|   -0.906| -21.378|  -21.378|    60.46%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.906|   -0.906| -21.369|  -21.369|    60.47%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.906|   -0.906| -21.365|  -21.365|    60.47%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.906|   -0.906| -21.355|  -21.355|    60.47%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.907|   -0.907| -21.351|  -21.351|    60.47%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.907|   -0.907| -21.351|  -21.351|    60.47%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.907|   -0.907| -21.334|  -21.334|    60.47%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.907|   -0.907| -21.257|  -21.257|    60.47%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -0.907|   -0.907| -21.247|  -21.247|    60.48%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -0.907|   -0.907| -21.227|  -21.227|    60.49%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -0.907|   -0.907| -21.201|  -21.201|    60.49%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -0.907|   -0.907| -21.198|  -21.198|    60.49%|   0:00:04.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -0.907|   -0.907| -21.029|  -21.029|    60.50%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.787|  -20.787|    60.50%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.703|  -20.703|    60.50%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.568|  -20.568|    60.50%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.543|  -20.543|    60.50%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.509|  -20.509|    60.50%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.503|  -20.503|    60.50%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.392|  -20.392|    60.51%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.277|  -20.277|    60.51%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -0.907|   -0.907| -20.241|  -20.241|    60.51%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.238|  -20.238|    60.51%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.211|  -20.211|    60.51%|   0:00:02.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.198|  -20.198|    60.51%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.194|  -20.194|    60.51%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -0.907|   -0.907| -20.184|  -20.184|    60.51%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.163|  -20.163|    60.51%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.131|  -20.131|    60.51%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.056|  -20.056|    60.51%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -0.907|   -0.907| -20.026|  -20.026|    60.50%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -0.907|   -0.907| -20.016|  -20.016|    60.50%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -19.983|  -19.983|    60.50%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -19.981|  -19.981|    60.50%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -19.957|  -19.957|    60.52%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.907|   -0.907| -19.874|  -19.874|    60.51%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -0.907|   -0.907| -19.865|  -19.865|    60.52%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -0.907|   -0.907| -19.781|  -19.781|    60.52%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -19.584|  -19.584|    60.52%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.907|   -0.907| -19.567|  -19.567|    60.52%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.907|   -0.907| -19.560|  -19.560|    60.52%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.907|   -0.907| -19.488|  -19.488|    60.52%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.907|   -0.907| -19.468|  -19.468|    60.52%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -0.907|   -0.907| -19.417|  -19.417|    60.52%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -0.907|   -0.907| -19.348|  -19.348|    60.52%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -0.908|   -0.908| -19.299|  -19.299|    60.52%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -0.908|   -0.908| -19.298|  -19.298|    60.53%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -0.908|   -0.908| -19.242|  -19.242|    60.53%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -0.908|   -0.908| -19.224|  -19.224|    60.53%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -0.908|   -0.908| -19.217|  -19.217|    60.53%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -0.908|   -0.908| -19.210|  -19.210|    60.53%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -0.908|   -0.908| -19.179|  -19.179|    60.53%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -0.908|   -0.908| -19.173|  -19.173|    60.54%|   0:00:01.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -0.908|   -0.908| -19.110|  -19.110|    60.54%|   0:00:00.0| 4306.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -0.908|   -0.908| -19.107|  -19.107|    60.54%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -0.908|   -0.908| -19.083|  -19.083|    60.55%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -0.908|   -0.908| -19.072|  -19.072|    60.55%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -0.908|   -0.908| -19.071|  -19.071|    60.56%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -0.908|   -0.908| -19.071|  -19.071|    60.56%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -0.908|   -0.908| -19.058|  -19.058|    60.57%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -0.908|   -0.908| -19.035|  -19.035|    60.58%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -0.908|   -0.908| -19.024|  -19.024|    60.58%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -0.908|   -0.908| -19.021|  -19.021|    60.59%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -0.908|   -0.908| -18.573|  -18.573|    60.59%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -0.908|   -0.908| -18.570|  -18.570|    60.59%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -0.908|   -0.908| -18.546|  -18.546|    60.59%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -0.908|   -0.908| -18.523|  -18.523|    60.59%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -0.908|   -0.908| -18.519|  -18.519|    60.59%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -0.907|   -0.907| -18.581|  -18.581|    60.59%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.907|   -0.907| -18.575|  -18.575|    60.59%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.907|   -0.907| -18.538|  -18.538|    60.59%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.907|   -0.907| -18.523|  -18.523|    60.59%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.907|   -0.907| -18.474|  -18.474|    60.59%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -0.907|   -0.907| -18.459|  -18.459|    60.59%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -0.907|   -0.907| -18.455|  -18.455|    60.59%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -0.907|   -0.907| -18.454|  -18.454|    60.60%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -0.907|   -0.907| -17.603|  -17.603|    60.61%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.907|   -0.907| -17.600|  -17.600|    60.61%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.907|   -0.907| -17.577|  -17.577|    60.61%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.907|   -0.907| -17.572|  -17.572|    60.61%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.907|   -0.907| -17.564|  -17.564|    60.61%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.907|   -0.907| -17.546|  -17.546|    60.61%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.907|   -0.907| -17.535|  -17.535|    60.61%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.907|   -0.907| -17.493|  -17.493|    60.61%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.907|   -0.907| -17.490|  -17.490|    60.61%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.907|   -0.907| -17.487|  -17.487|    60.61%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.907|   -0.907| -17.454|  -17.454|    60.61%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.907|   -0.907| -17.442|  -17.442|    60.61%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.907|   -0.907| -17.442|  -17.442|    60.61%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.907|   -0.907| -17.236|  -17.236|    60.61%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.907|   -0.907| -16.970|  -16.970|    60.61%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -0.907|   -0.907| -16.704|  -16.704|    60.62%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -0.907|   -0.907| -15.885|  -15.885|    60.62%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -0.907|   -0.907| -15.783|  -15.783|    60.63%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -0.907|   -0.907| -15.716|  -15.716|    60.67%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.907|   -0.907| -15.689|  -15.689|    60.68%|   0:00:00.0| 4325.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.907|   -0.907| -15.689|  -15.689|    60.69%|   0:00:01.0| 4325.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:26 real=0:01:18 mem=4325.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:26 real=0:01:18 mem=4325.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.044|  0.000|
|reg2reg   |-0.907|-15.689|
|HEPG      |-0.907|-15.689|
|All Paths |-0.907|-15.689|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.907 TNS Slack -15.689 Density 60.69
*** Starting refinePlace (2:36:10 mem=4325.5M) ***
Total net bbox length = 4.966e+05 (2.126e+05 2.840e+05) (ext = 2.128e+04)
Move report: Timing Driven Placement moves 11798 insts, mean move: 4.62 um, max move: 74.00 um
	Max move on inst (core2_inst/psum_mem_instance/U277): (330.20, 56.80) --> (337.60, 123.40)
	Runtime: CPU: 0:00:12.2 REAL: 0:00:05.0 MEM: 4325.5MB
Move report: Detail placement moves 10754 insts, mean move: 0.87 um, max move: 9.00 um
	Max move on inst (normalizer_inst/FE_OFC1421_n3236): (479.00, 227.80) --> (470.00, 227.80)
	Runtime: CPU: 0:00:05.6 REAL: 0:00:03.0 MEM: 4325.5MB
Summary Report:
Instances move: 14186 (out of 40235 movable)
Instances flipped: 256
Mean displacement: 4.08 um
Max displacement: 73.00 um (Instance: core2_inst/psum_mem_instance/U277) (330.2, 56.8) -> (336.6, 123.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 4.968e+05 (2.126e+05 2.841e+05) (ext = 2.125e+04)
Runtime: CPU: 0:00:18.0 REAL: 0:00:08.0 MEM: 4325.5MB
*** Finished refinePlace (2:36:28 mem=4325.5M) ***
Finished re-routing un-routed nets (0:00:00.1 4325.5M)


Density : 0.6069
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:20.8 real=0:00:10.0 mem=4325.5M) ***
** GigaOpt Optimizer WNS Slack -0.917 TNS Slack -16.077 Density 60.69
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.009|  0.000|
|reg2cgate | 0.044|  0.000|
|reg2reg   |-0.917|-16.077|
|HEPG      |-0.917|-16.077|
|All Paths |-0.917|-16.077|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 624 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:05:48 real=0:01:29 mem=4325.5M) ***

(I,S,L,T): WC_VIEW: 53.5623, 33.5822, 1.42821, 88.5728
*** SetupOpt [finish] : cpu/real = 0:05:59.4/0:01:40.0 (3.6), totSession cpu/real = 2:36:31.2/0:43:08.6 (3.6), mem = 4116.1M
End: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:36:32.2/0:43:09.6 (3.6), mem = 3895.1M
(I,S,L,T): WC_VIEW: 53.5623, 33.5822, 1.42821, 88.5728
Reclaim Optimization WNS Slack -0.917  TNS Slack -16.077 Density 60.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.69%|        -|  -0.917| -16.077|   0:00:00.0| 3895.1M|
|    60.69%|      108|  -0.916| -16.077|   0:00:02.0| 4200.3M|
|    60.62%|       85|  -0.914| -15.984|   0:00:01.0| 4200.3M|
|    60.11%|     1563|  -0.898| -15.894|   0:00:11.0| 4200.3M|
|    60.09%|       36|  -0.898| -15.892|   0:00:01.0| 4200.3M|
|    60.09%|        0|  -0.898| -15.892|   0:00:00.0| 4200.3M|
|    60.09%|        6|  -0.897| -15.890|   0:00:01.0| 4200.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.897  TNS Slack -15.890 Density 60.09
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 506 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:47.0) (real = 0:00:18.0) **
*** Starting refinePlace (2:37:20 mem=4200.3M) ***
Total net bbox length = 4.972e+05 (2.132e+05 2.840e+05) (ext = 2.125e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4200.3MB
Summary Report:
Instances move: 0 (out of 40146 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.972e+05 (2.132e+05 2.840e+05) (ext = 2.125e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4200.3MB
*** Finished refinePlace (2:37:21 mem=4200.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4200.3M)


Density : 0.6009
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=4200.3M) ***
(I,S,L,T): WC_VIEW: 52.735, 33.0433, 1.40427, 87.1826
*** AreaOpt [finish] : cpu/real = 0:00:50.4/0:00:19.8 (2.5), totSession cpu/real = 2:37:22.7/0:43:29.4 (3.6), mem = 4200.3M
End: Area Reclaim Optimization (cpu=0:00:51, real=0:00:20, mem=3683.34M, totSessionCpu=2:37:23).
Begin: GigaOpt postEco DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:37:23.7/0:43:30.3 (3.6), mem = 3683.3M
(I,S,L,T): WC_VIEW: 52.735, 33.0433, 1.40427, 87.1826
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    26|   445|    -0.28|    21|    21|    -0.08|     0|     0|     0|     0|    -0.90|   -15.93|       0|       0|       0|  60.09|          |         |
|     1|    51|    -0.08|     1|     1|    -0.01|     0|     0|     0|     0|    -0.90|   -15.86|      11|       0|      19|  60.11| 0:00:01.0|  4292.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.90|   -15.86|       1|       0|       0|  60.11| 0:00:00.0|  4292.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.90|   -15.86|       0|       0|       0|  60.11| 0:00:00.0|  4292.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 506 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:01.0 mem=4292.0M) ***

*** Starting refinePlace (2:37:32 mem=4292.0M) ***
Total net bbox length = 4.974e+05 (2.134e+05 2.840e+05) (ext = 2.049e+04)
Move report: Detail placement moves 65 insts, mean move: 2.21 um, max move: 7.00 um
	Max move on inst (normalizer_inst/U8421): (458.40, 244.00) --> (451.40, 244.00)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4292.0MB
Summary Report:
Instances move: 65 (out of 40158 movable)
Instances flipped: 0
Mean displacement: 2.21 um
Max displacement: 7.00 um (Instance: normalizer_inst/U8421) (458.4, 244) -> (451.4, 244)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 4.975e+05 (2.135e+05 2.840e+05) (ext = 2.049e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4292.0MB
*** Finished refinePlace (2:37:34 mem=4292.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4292.0M)


Density : 0.6011
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=4292.0M) ***
(I,S,L,T): WC_VIEW: 52.3888, 33.036, 1.40509, 86.8298
*** DrvOpt [finish] : cpu/real = 0:00:11.6/0:00:07.1 (1.6), totSession cpu/real = 2:37:35.3/0:43:37.4 (3.6), mem = 4084.0M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 2:28:14, real = 0:33:50, mem = 2891.8M, totSessionCpu=2:37:37 **
**optDesign ... cpu = 2:28:14, real = 0:33:50, mem = 2891.3M, totSessionCpu=2:37:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=3682.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=3682.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3763.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=3763.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.899  | -0.899  |  0.044  |  0.001  |
|           TNS (ns):| -15.859 | -15.859 |  0.000  |  0.000  |
|    Violating Paths:|   31    |   31    |    0    |    0    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     54 (54)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.108%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3763.9M
Info: 338 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2925.13MB/5012.22MB/3400.15MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2925.38MB/5012.22MB/3400.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2925.38MB/5012.22MB/3400.15MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 21:51:38 (2023-Mar-23 04:51:38 GMT)
2023-Mar-22 21:51:38 (2023-Mar-23 04:51:38 GMT): 10%
2023-Mar-22 21:51:38 (2023-Mar-23 04:51:38 GMT): 20%
2023-Mar-22 21:51:38 (2023-Mar-23 04:51:38 GMT): 30%
2023-Mar-22 21:51:38 (2023-Mar-23 04:51:38 GMT): 40%
2023-Mar-22 21:51:38 (2023-Mar-23 04:51:38 GMT): 50%
2023-Mar-22 21:51:38 (2023-Mar-23 04:51:38 GMT): 60%
2023-Mar-22 21:51:38 (2023-Mar-23 04:51:38 GMT): 70%
2023-Mar-22 21:51:38 (2023-Mar-23 04:51:38 GMT): 80%
2023-Mar-22 21:51:38 (2023-Mar-23 04:51:38 GMT): 90%

Finished Levelizing
2023-Mar-22 21:51:38 (2023-Mar-23 04:51:38 GMT)

Starting Activity Propagation
2023-Mar-22 21:51:38 (2023-Mar-23 04:51:38 GMT)
2023-Mar-22 21:51:39 (2023-Mar-23 04:51:39 GMT): 10%
2023-Mar-22 21:51:39 (2023-Mar-23 04:51:39 GMT): 20%

Finished Activity Propagation
2023-Mar-22 21:51:40 (2023-Mar-23 04:51:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2926.88MB/5012.22MB/3400.15MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 21:51:40 (2023-Mar-23 04:51:40 GMT)
2023-Mar-22 21:51:41 (2023-Mar-23 04:51:41 GMT): 10%
2023-Mar-22 21:51:41 (2023-Mar-23 04:51:41 GMT): 20%
2023-Mar-22 21:51:41 (2023-Mar-23 04:51:41 GMT): 30%
2023-Mar-22 21:51:41 (2023-Mar-23 04:51:41 GMT): 40%
2023-Mar-22 21:51:41 (2023-Mar-23 04:51:41 GMT): 50%
2023-Mar-22 21:51:41 (2023-Mar-23 04:51:41 GMT): 60%
2023-Mar-22 21:51:41 (2023-Mar-23 04:51:41 GMT): 70%
2023-Mar-22 21:51:41 (2023-Mar-23 04:51:41 GMT): 80%
2023-Mar-22 21:51:41 (2023-Mar-23 04:51:41 GMT): 90%

Finished Calculating power
2023-Mar-22 21:51:41 (2023-Mar-23 04:51:41 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2930.85MB/5012.99MB/3400.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2930.85MB/5012.99MB/3400.15MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=2930.85MB/5012.99MB/3400.15MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2930.85MB/5012.99MB/3400.15MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 21:51:41 (2023-Mar-23 04:51:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.39627109 	   60.0361%
Total Switching Power:      32.73147240 	   38.2337%
Total Leakage Power:         1.48123782 	    1.7302%
Total Power:                85.60898111
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.53        2.67      0.5811       26.78       31.29
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.551e-05
Combinational                      26.78       30.06      0.8866       57.73       67.43
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003067
Clock (Sequential)                 1.079           0     0.01351       1.093       1.277
-----------------------------------------------------------------------------------------
Total                               51.4       32.73       1.481       85.61         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       51.4       32.73       1.481       85.61         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642       0.527      0.6156
clk1                              0.5615           0    0.006885      0.5684       0.664
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095        1.28
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OFC1508_n311 (BUFFD16):          0.05566
*              Highest Leakage Power: normalizer_inst/FE_RC_2826_0 (ND3D8):        0.0003028
*                Total Cap:      2.16287e-10 F
*                Total instances in design: 40158
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2944.77MB/5012.99MB/3400.15MB)


Phase 1 finished in (cpu = 0:00:06.6) (real = 0:00:01.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 506 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:10.0) (real = 0:00:04.0) **
(I,S,L,T): WC_VIEW: 52.029, 32.701, 1.40047, 86.1304
*** PowerOpt [finish] : cpu/real = 0:00:10.0/0:00:04.3 (2.3), totSession cpu/real = 2:37:56.3/0:43:49.8 (3.6), mem = 4221.4M
Finished Timing Update in (cpu = 0:00:10.2) (real = 0:00:05.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (2:37:59 mem=4221.4M) ***
Total net bbox length = 4.976e+05 (2.135e+05 2.840e+05) (ext = 2.048e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4221.4MB
Summary Report:
Instances move: 0 (out of 40158 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.976e+05 (2.135e+05 2.840e+05) (ext = 2.048e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4221.4MB
*** Finished refinePlace (2:38:01 mem=4221.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4221.4M)


Density : 0.6006
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:38:01.6/0:43:53.6 (3.6), mem = 4221.4M
(I,S,L,T): WC_VIEW: 52.029, 32.701, 1.40047, 86.1304
Reclaim Optimization WNS Slack -0.899  TNS Slack -18.487 Density 60.06
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.06%|        -|  -0.899| -18.487|   0:00:01.0| 4221.4M|
|    60.06%|        0|  -0.899| -18.487|   0:00:00.0| 4221.4M|
|    60.06%|      429|  -0.899| -18.452|   0:00:04.0| 4259.6M|
|    60.05%|       31|  -0.898| -18.473|   0:00:02.0| 4259.6M|
|    60.04%|        2|  -0.898| -18.473|   0:00:00.0| 4259.6M|
|    60.04%|        1|  -0.898| -18.473|   0:00:01.0| 4259.6M|
|    60.04%|        0|  -0.898| -18.473|   0:00:01.0| 4259.6M|
|    60.04%|        0|  -0.898| -18.473|   0:00:02.0| 4259.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.898  TNS Slack -18.473 Density 60.04
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 505 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:42.5) (real = 0:00:13.0) **
(I,S,L,T): WC_VIEW: 52.0242, 32.6762, 1.40033, 86.1007
*** PowerOpt [finish] : cpu/real = 0:00:42.7/0:00:12.7 (3.4), totSession cpu/real = 2:38:44.3/0:44:06.2 (3.6), mem = 4259.6M
*** Starting refinePlace (2:38:45 mem=4259.6M) ***
Total net bbox length = 4.975e+05 (2.136e+05 2.839e+05) (ext = 2.143e+04)
Move report: Detail placement moves 49 insts, mean move: 1.60 um, max move: 4.00 um
	Max move on inst (normalizer_inst/U8644): (351.60, 47.80) --> (351.20, 44.20)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4274.8MB
Summary Report:
Instances move: 49 (out of 40114 movable)
Instances flipped: 0
Mean displacement: 1.60 um
Max displacement: 4.00 um (Instance: normalizer_inst/U8644) (351.6, 47.8) -> (351.2, 44.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 4.975e+05 (2.137e+05 2.839e+05) (ext = 2.143e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 4274.8MB
*** Finished refinePlace (2:38:47 mem=4274.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4274.8M)


Density : 0.6004
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:02.0 mem=4274.8M) ***
Checking setup slack degradation ...
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:38:49.5/0:44:09.9 (3.6), mem = 4274.8M
(I,S,L,T): WC_VIEW: 52.0242, 32.6762, 1.40033, 86.1007
Info: 338 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.898|   -0.898| -18.473|  -18.473|    60.04%|   0:00:01.0| 4473.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=4625.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4625.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 505 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 52.0242, 32.6762, 1.40033, 86.1007
*** SetupOpt [finish] : cpu/real = 0:00:09.6/0:00:09.7 (1.0), totSession cpu/real = 2:38:59.1/0:44:19.6 (3.6), mem = 4426.0M
Executing incremental physical updates
*** Starting refinePlace (2:39:00 mem=4427.5M) ***
Total net bbox length = 4.975e+05 (2.137e+05 2.839e+05) (ext = 2.143e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4427.5MB
Summary Report:
Instances move: 0 (out of 40114 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.975e+05 (2.137e+05 2.839e+05) (ext = 2.143e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4427.5MB
*** Finished refinePlace (2:39:01 mem=4427.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4427.5M)


Density : 0.6004
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=4427.5M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3023.05MB/5675.88MB/3400.15MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3023.05MB/5675.88MB/3400.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3023.05MB/5675.88MB/3400.15MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 21:52:20 (2023-Mar-23 04:52:20 GMT)
2023-Mar-22 21:52:20 (2023-Mar-23 04:52:20 GMT): 10%
2023-Mar-22 21:52:20 (2023-Mar-23 04:52:20 GMT): 20%
2023-Mar-22 21:52:20 (2023-Mar-23 04:52:20 GMT): 30%
2023-Mar-22 21:52:20 (2023-Mar-23 04:52:20 GMT): 40%
2023-Mar-22 21:52:20 (2023-Mar-23 04:52:20 GMT): 50%
2023-Mar-22 21:52:20 (2023-Mar-23 04:52:20 GMT): 60%
2023-Mar-22 21:52:20 (2023-Mar-23 04:52:20 GMT): 70%
2023-Mar-22 21:52:20 (2023-Mar-23 04:52:20 GMT): 80%
2023-Mar-22 21:52:20 (2023-Mar-23 04:52:20 GMT): 90%

Finished Levelizing
2023-Mar-22 21:52:21 (2023-Mar-23 04:52:21 GMT)

Starting Activity Propagation
2023-Mar-22 21:52:21 (2023-Mar-23 04:52:21 GMT)
2023-Mar-22 21:52:21 (2023-Mar-23 04:52:21 GMT): 10%
2023-Mar-22 21:52:21 (2023-Mar-23 04:52:21 GMT): 20%

Finished Activity Propagation
2023-Mar-22 21:52:22 (2023-Mar-23 04:52:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3023.73MB/5675.88MB/3400.15MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 21:52:22 (2023-Mar-23 04:52:22 GMT)
2023-Mar-22 21:52:23 (2023-Mar-23 04:52:23 GMT): 10%
2023-Mar-22 21:52:23 (2023-Mar-23 04:52:23 GMT): 20%
2023-Mar-22 21:52:23 (2023-Mar-23 04:52:23 GMT): 30%
2023-Mar-22 21:52:23 (2023-Mar-23 04:52:23 GMT): 40%
2023-Mar-22 21:52:23 (2023-Mar-23 04:52:23 GMT): 50%
2023-Mar-22 21:52:23 (2023-Mar-23 04:52:23 GMT): 60%
2023-Mar-22 21:52:23 (2023-Mar-23 04:52:23 GMT): 70%
2023-Mar-22 21:52:23 (2023-Mar-23 04:52:23 GMT): 80%
2023-Mar-22 21:52:23 (2023-Mar-23 04:52:23 GMT): 90%

Finished Calculating power
2023-Mar-22 21:52:23 (2023-Mar-23 04:52:23 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3025.51MB/5739.89MB/3400.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3025.51MB/5739.89MB/3400.15MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=3025.51MB/5739.89MB/3400.15MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3025.51MB/5739.89MB/3400.15MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 21:52:23 (2023-Mar-23 04:52:23 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.30884434 	   60.0364%
Total Switching Power:      32.67790427 	   38.2363%
Total Leakage Power:         1.47621452 	    1.7273%
Total Power:                85.46296291
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.53        2.65       0.581       26.76       31.32
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.557e-05
Combinational                      26.69       30.03      0.8816        57.6        67.4
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003073
Clock (Sequential)                 1.079           0     0.01351       1.093       1.279
-----------------------------------------------------------------------------------------
Total                              51.31       32.68       1.476       85.46         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.31       32.68       1.476       85.46         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642       0.527      0.6167
clk1                              0.5615           0    0.006885      0.5684      0.6651
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.282
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OFC1508_n311 (BUFFD16):          0.05566
*              Highest Leakage Power: normalizer_inst/FE_RC_2826_0 (ND3D8):        0.0003028
*                Total Cap:      2.15738e-10 F
*                Total instances in design: 40114
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3027.57MB/5739.89MB/3400.15MB)

** Power Reclaim End WNS Slack -0.898  TNS Slack -18.473 
End: Power Optimization (cpu=0:01:23, real=0:00:42, mem=3750.48M, totSessionCpu=2:39:09).
**optDesign ... cpu = 2:29:45, real = 0:34:39, mem = 2891.9M, totSessionCpu=2:39:09 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=40114 and nets=42149 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 3683.484M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:41   (Analysis view: WC_VIEW)
 Advancing count:41, Max:-200.0(ps) Min:-200.0(ps) Total:-8200.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3761.80 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3761.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42029  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42029 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 505 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.04% V. EstWL: 2.915640e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41524 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.808870e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       150( 0.17%)        11( 0.01%)   ( 0.18%) 
[NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         6( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        67( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M8  (8)        38( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              277( 0.04%)        12( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.53 sec, Real: 1.20 sec, Curr Mem: 3772.59 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3642.58)
Total number of fetched objects 42416
End delay calculation. (MEM=3978.42 CPU=0:00:05.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3978.42 CPU=0:00:07.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.4 real=0:00:02.0 totSessionCpu=2:39:24 mem=3946.4M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2946.39MB/5194.84MB/3400.15MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2946.39MB/5194.84MB/3400.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2946.39MB/5194.84MB/3400.15MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 21:52:31 (2023-Mar-23 04:52:31 GMT)
2023-Mar-22 21:52:31 (2023-Mar-23 04:52:31 GMT): 10%
2023-Mar-22 21:52:31 (2023-Mar-23 04:52:31 GMT): 20%
2023-Mar-22 21:52:31 (2023-Mar-23 04:52:31 GMT): 30%
2023-Mar-22 21:52:31 (2023-Mar-23 04:52:31 GMT): 40%
2023-Mar-22 21:52:31 (2023-Mar-23 04:52:31 GMT): 50%
2023-Mar-22 21:52:31 (2023-Mar-23 04:52:31 GMT): 60%
2023-Mar-22 21:52:31 (2023-Mar-23 04:52:31 GMT): 70%
2023-Mar-22 21:52:31 (2023-Mar-23 04:52:31 GMT): 80%
2023-Mar-22 21:52:31 (2023-Mar-23 04:52:31 GMT): 90%

Finished Levelizing
2023-Mar-22 21:52:31 (2023-Mar-23 04:52:31 GMT)

Starting Activity Propagation
2023-Mar-22 21:52:31 (2023-Mar-23 04:52:31 GMT)
2023-Mar-22 21:52:32 (2023-Mar-23 04:52:32 GMT): 10%
2023-Mar-22 21:52:32 (2023-Mar-23 04:52:32 GMT): 20%

Finished Activity Propagation
2023-Mar-22 21:52:33 (2023-Mar-23 04:52:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2947.76MB/5194.84MB/3400.15MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 21:52:33 (2023-Mar-23 04:52:33 GMT)
2023-Mar-22 21:52:34 (2023-Mar-23 04:52:34 GMT): 10%
2023-Mar-22 21:52:34 (2023-Mar-23 04:52:34 GMT): 20%
2023-Mar-22 21:52:34 (2023-Mar-23 04:52:34 GMT): 30%
2023-Mar-22 21:52:34 (2023-Mar-23 04:52:34 GMT): 40%
2023-Mar-22 21:52:34 (2023-Mar-23 04:52:34 GMT): 50%
2023-Mar-22 21:52:34 (2023-Mar-23 04:52:34 GMT): 60%
2023-Mar-22 21:52:34 (2023-Mar-23 04:52:34 GMT): 70%
2023-Mar-22 21:52:34 (2023-Mar-23 04:52:34 GMT): 80%
2023-Mar-22 21:52:34 (2023-Mar-23 04:52:34 GMT): 90%

Finished Calculating power
2023-Mar-22 21:52:34 (2023-Mar-23 04:52:34 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2952.33MB/5274.87MB/3400.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2952.33MB/5274.87MB/3400.15MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2952.33MB/5274.87MB/3400.15MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2952.33MB/5274.87MB/3400.15MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 21:52:34 (2023-Mar-23 04:52:34 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.30891526 	   60.0364%
Total Switching Power:      32.67790427 	   38.2363%
Total Leakage Power:         1.47621452 	    1.7273%
Total Power:                85.46303382
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.53        2.65       0.581       26.76       31.31
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.557e-05
Combinational                      26.69       30.03      0.8816        57.6        67.4
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003073
Clock (Sequential)                 1.079           0     0.01351       1.093       1.279
-----------------------------------------------------------------------------------------
Total                              51.31       32.68       1.476       85.46         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.31       32.68       1.476       85.46         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642       0.527      0.6167
clk1                              0.5615           0    0.006885      0.5684      0.6651
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.282
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2964.35MB/5274.87MB/3400.15MB)


Output file is ./timingReports/dualcore_preCTS.power.
**optDesign ... cpu = 2:30:07, real = 0:34:49, mem = 2890.2M, totSessionCpu=2:39:30 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 2:30:07, real = 0:34:49, mem = 2875.5M, totSessionCpu=2:39:30 **
** Profile ** Start :  cpu=0:00:00.0, mem=3667.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=3667.5M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3754.9M
** Profile ** Total reports :  cpu=0:00:00.4, mem=3677.9M
** Profile ** DRVs :  cpu=0:00:01.9, mem=3682.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.896  | -0.896  |  0.044  | -0.007  |
|           TNS (ns):| -18.445 | -18.432 |  0.000  | -0.013  |
|    Violating Paths:|   216   |   213   |    0    |    3    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     54 (54)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.044%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3682.4M
**optDesign ... cpu = 2:30:10, real = 0:34:53, mem = 2863.1M, totSessionCpu=2:39:33 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.16107' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 2:37:33, real = 0:37:18, mem = 3617.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 6108 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 919 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2400 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 4927 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 14385 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 28739 filler insts added - prefix FILLER (CPU: 0:00:02.8).
For 28739 new insts, 28739 new pwr-pin connections were made to global net 'VDD'.
28739 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/22 21:52:40, mem=2785.6M)
% Begin Save ccopt configuration ... (date=03/22 21:52:40, mem=2785.6M)
% End Save ccopt configuration ... (date=03/22 21:52:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=2785.9M, current mem=2785.9M)
% Begin Save netlist data ... (date=03/22 21:52:40, mem=2785.9M)
Writing Binary DB to placement.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 21:52:40, total cpu=0:00:00.2, real=0:00:01.0, peak res=2785.9M, current mem=2785.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 21:52:41, mem=2786.6M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 21:52:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=2786.6M, current mem=2786.6M)
Saving scheduling_file.cts.16107 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 21:52:41, mem=2786.9M)
% End Save clock tree data ... (date=03/22 21:52:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2786.9M, current mem=2786.9M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving property file placement.enc.dat.tmp/dualcore.prop
Saving PG file placement.enc.dat.tmp/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3683.8M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:01.0 mem=3675.8M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3659.8M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map placement.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 21:52:43, mem=2788.2M)
% End Save power constraints data ... (date=03/22 21:52:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2788.2M, current mem=2788.2M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/22 21:52:44, total cpu=0:00:03.4, real=0:00:04.0, peak res=2788.6M, current mem=2788.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/dualcore.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./constraints/dualcore.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/22 21:52:47, mem=2681.6M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk2...
  clock_tree clk2 contains 5020 sinks and 164 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk1...
  clock_tree clk1 contains 5275 sinks and 170 clock gates.
  Extraction for clk1 complete.
Extracting original clock gating for clk1 done.
The skew group clk1/CON was created. It contains 5275 sinks and 1 sources.
The skew group clk2/CON was created. It contains 5020 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3591.4M, init mem=3594.5M)
*info: Placed = 68853         
*info: Unplaced = 0           
Placement Density:98.07%(271329/276676)
Placement Density (including fixed std cells):98.07%(271329/276676)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3591.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 276660.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          2           library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5275
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5020
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=6, max=260, avg=76, sd=63, total=25329]
   0          1          4     [min=484, max=820, avg=624, sd=158, total=2498]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.3)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.0 real=0:00:02.9)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.0 real=0:00:02.9)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 21:52:54 (2023-Mar-23 04:52:54 GMT)
2023-Mar-22 21:52:55 (2023-Mar-23 04:52:55 GMT): 10%
2023-Mar-22 21:52:55 (2023-Mar-23 04:52:55 GMT): 20%

Finished Activity Propagation
2023-Mar-22 21:52:55 (2023-Mar-23 04:52:55 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 41 advancing pin insertion delay (0.398% of 10295 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 10295 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3826.47 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3826.47 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42029  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42029 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 505 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.04% V. EstWL: 2.915640e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41524 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.808870e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       150( 0.17%)        11( 0.01%)   ( 0.18%) 
[NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         6( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        67( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M8  (8)        38( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              277( 0.04%)        12( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 132025
[NR-eGR]     M2  (2V) length: 2.378083e+05um, number of vias: 189744
[NR-eGR]     M3  (3H) length: 2.365859e+05um, number of vias: 9532
[NR-eGR]     M4  (4V) length: 7.309047e+04um, number of vias: 4261
[NR-eGR]     M5  (5H) length: 1.818890e+04um, number of vias: 3554
[NR-eGR]     M6  (6V) length: 9.869225e+03um, number of vias: 2979
[NR-eGR]     M7  (7H) length: 1.149240e+04um, number of vias: 3745
[NR-eGR]     M8  (8V) length: 1.867703e+04um, number of vias: 0
[NR-eGR] Total length: 6.057122e+05um, number of vias: 345840
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.095680e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.61 sec, Real: 1.60 sec, Curr Mem: 3820.79 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.7 real=0:00:01.7)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 276660.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          2           library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5275
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5020
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=6, max=260, avg=76, sd=63, total=25329]
   0          1          4     [min=484, max=820, avg=624, sd=158, total=2498]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.2 real=0:00:04.7)
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=334, nicg=0, l=2, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=2164.320um^2, nicg=0.000um^2, l=4.320um^2, total=2168.640um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=26522.200um, total=26522.200um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CKLNQD1: 334 
     Logics: CKAN2D0: 2 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             334
    Globally unique enables                       334
    Potentially mergeable clock gates               0
    Actually merged clock gates                     0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  334
    --------------------------------------------
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              2
    Globally unique logic expressions               2
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   2
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:01.2 real=0:00:01.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=334, nicg=0, l=2, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=5050.080um^2, nicg=0.000um^2, l=4.320um^2, total=5054.400um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=26522.200um, total=26522.200um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CKLNQD16: 334 
     Logics: CKAN2D1: 2 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk1...
    Clustering clock_tree clk1 done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=105, i=0, icg=334, nicg=0, l=2, total=441
      cell areas       : b=1040.400um^2, i=0.000um^2, icg=3072.600um^2, nicg=0.000um^2, l=4.320um^2, total=4117.320um^2
      hp wire lengths  : top=0.000um, trunk=5961.400um, leaf=30030.600um, total=35992.000um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 101 CKBD12: 2 CKBD4: 2 
       ICGs: CKLNQD16: 43 CKLNQD12: 12 CKLNQD8: 72 CKLNQD6: 30 CKLNQD3: 53 CKLNQD2: 78 CKLNQD1: 46 
     Logics: CKAN2D1: 2 
    Bottom-up phase done. (took cpu=0:00:05.9 real=0:00:05.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (2:40:09 mem=4231.6M) ***
Total net bbox length = 5.103e+05 (2.212e+05 2.891e+05) (ext = 2.177e+04)
Move report: Detail placement moves 30661 insts, mean move: 1.47 um, max move: 20.80 um
	Max move on inst (core1_inst/psum_mem_instance/U992): (236.00, 53.20) --> (237.00, 33.40)
	Runtime: CPU: 0:00:04.5 REAL: 0:00:02.0 MEM: 4231.6MB
Summary Report:
Instances move: 19486 (out of 40219 movable)
Instances flipped: 0
Mean displacement: 1.47 um
Max displacement: 20.80 um (Instance: core1_inst/psum_mem_instance/U992) (236, 53.2) -> (237, 33.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Total net bbox length = 5.255e+05 (2.322e+05 2.933e+05) (ext = 2.165e+04)
Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 4231.6MB
*** Finished refinePlace (2:40:14 mem=4231.6M) ***
    Moved 6463, flipped 892 and cell swapped 0 of 10736 clock instance(s) during refinement.
    The largest move was 16.4 microns for core2_inst/psum_mem_instance/CTS_ccl_a_buf_00035.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.4 real=0:00:03.3)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,1.82)             53
    [1.82,3.44)            15
    [3.44,5.06)            56
    [5.06,6.68)            17
    [6.68,8.3)             12
    [8.3,9.92)              6
    [9.92,11.54)            0
    [11.54,13.16)           3
    [13.16,14.78)           3
    [14.78,16.4)            2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        16.4         (303.000,159.400)    (319.400,159.400)    CTS_ccl_a_buf_00035 (a lib_cell CKBD16) at (319.400,159.400), in power domain auto-default
        15.2         (182.000,64.000)     (197.200,64.000)     CTS_ccl_a_buf_00252 (a lib_cell CKBD16) at (197.200,64.000), in power domain auto-default
        14.6         (305.000,161.200)    (314.200,166.600)    cell core2_inst/psum_mem_instance/clk_gate_memory2_reg/latch (a lib_cell CKLNQD16) at (314.200,166.600), in power domain auto-default
        14.4         (177.400,65.800)     (177.400,51.400)     CTS_ccl_a_buf_00232 (a lib_cell CKBD16) at (177.400,51.400), in power domain auto-default
        13.4         (185.800,64.000)     (195.600,67.600)     CTS_ccl_a_buf_00198 (a lib_cell CKBD16) at (195.600,67.600), in power domain auto-default
        13           (302.800,154.000)    (308.600,146.800)    CTS_ccl_a_buf_00003 (a lib_cell CKBD16) at (308.600,146.800), in power domain auto-default
        12.8         (185.800,64.000)     (191.400,56.800)     CTS_ccl_a_buf_00192 (a lib_cell CKBD16) at (191.400,56.800), in power domain auto-default
        12.6         (305.000,161.200)    (305.000,173.800)    cell core2_inst/psum_mem_instance/clk_gate_memory15_reg/latch (a lib_cell CKLNQD16) at (305.000,173.800), in power domain auto-default
         9.2         (93.800,253.000)     (103.000,253.000)    CTS_ccl_a_buf_00292 (a lib_cell CKBD16) at (103.000,253.000), in power domain auto-default
         9           (183.400,73.000)     (188.800,76.600)     CTS_ccl_a_buf_00189 (a lib_cell CKBD16) at (188.800,76.600), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:06.8 real=0:00:04.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=105, i=0, icg=334, nicg=0, l=2, total=441
      cell areas       : b=1040.400um^2, i=0.000um^2, icg=3072.600um^2, nicg=0.000um^2, l=4.320um^2, total=4117.320um^2
      cell capacitance : b=0.569pF, i=0.000pF, icg=0.701pF, nicg=0.000pF, l=0.001pF, total=1.272pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.366pF, leaf=10.275pF, total=11.641pF
      wire lengths     : top=0.000um, trunk=8669.996um, leaf=62081.806um, total=70751.802um
      hp wire lengths  : top=0.000um, trunk=6198.600um, leaf=30808.400um, total=37007.000um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=10, worst=[0.004ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.014ns
      Capacitance          : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF sum=0.000pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=71 avg=0.051ns sd=0.016ns min=0.011ns max=0.100ns {60 <= 0.063ns, 10 <= 0.084ns, 0 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=372 avg=0.086ns sd=0.014ns min=0.037ns max=0.109ns {45 <= 0.063ns, 90 <= 0.084ns, 123 <= 0.094ns, 56 <= 0.100ns, 48 <= 0.105ns} {10 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 101 CKBD12: 2 CKBD4: 2 
       ICGs: CKLNQD16: 43 CKLNQD12: 12 CKLNQD8: 72 CKLNQD6: 30 CKLNQD3: 53 CKLNQD2: 78 CKLNQD1: 46 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.330, max=0.481, avg=0.454, sd=0.029], skew [0.151 vs 0.057*], 86.5% {0.422, 0.479} (wid=0.042 ws=0.034) (gid=0.465 gs=0.157)
    Skew group summary after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.330, max=0.481, avg=0.454, sd=0.029], skew [0.151 vs 0.057*], 86.5% {0.422, 0.479} (wid=0.042 ws=0.034) (gid=0.465 gs=0.157)
      skew_group clk2/CON: insertion delay [min=0.152, max=0.459, avg=0.431, sd=0.031], skew [0.307 vs 0.057*], 92.8% {0.402, 0.459} (wid=0.055 ws=0.043) (gid=0.435 gs=0.303)
    Legalizer API calls during this step: 6221 succeeded with high effort: 6221 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:13.0 real=0:00:10.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       443 (unrouted=443, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51349 (unrouted=10038, trialRouted=41311, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9658, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 443 nets for routing of which 443 have one or more fixed wires.
(ccopt eGR): Start to route 443 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4266.63 MB )
[NR-eGR] Read 54682 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4266.63 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54682
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42134  numIgnoredNets=41691
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 443 clock nets ( 443 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 443 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 443 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 7.108200e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 248 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 248 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.241784e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 184 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 184 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.677240e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 24 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 24 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.816452e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        61( 0.07%)         2( 0.00%)   ( 0.08%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               61( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 130959
[NR-eGR]     M2  (2V) length: 2.120393e+05um, number of vias: 180588
[NR-eGR]     M3  (3H) length: 2.310663e+05um, number of vias: 16396
[NR-eGR]     M4  (4V) length: 9.596227e+04um, number of vias: 6336
[NR-eGR]     M5  (5H) length: 2.598800e+04um, number of vias: 4406
[NR-eGR]     M6  (6V) length: 1.302162e+04um, number of vias: 2991
[NR-eGR]     M7  (7H) length: 1.149560e+04um, number of vias: 3745
[NR-eGR]     M8  (8V) length: 1.867703e+04um, number of vias: 0
[NR-eGR] Total length: 6.082501e+05um, number of vias: 345421
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.035690e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11177
[NR-eGR]     M2  (2V) length: 6.434400e+03um, number of vias: 12707
[NR-eGR]     M3  (3H) length: 2.690870e+04um, number of vias: 7497
[NR-eGR]     M4  (4V) length: 2.516980e+04um, number of vias: 2168
[NR-eGR]     M5  (5H) length: 8.430400e+03um, number of vias: 909
[NR-eGR]     M6  (6V) length: 3.410400e+03um, number of vias: 12
[NR-eGR]     M7  (7H) length: 3.200000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.035690e+04um, number of vias: 34470
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.035690e+04um, number of vias: 34470
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.59 sec, Real: 1.53 sec, Curr Mem: 3899.63 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/.rgf0Dg4eg
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.8)
    Routing using eGR only done.
Net route status summary:
  Clock:       443 (unrouted=0, trialRouted=0, noStatus=0, routed=443, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51349 (unrouted=10038, trialRouted=41311, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9658, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3944.50 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3944.50 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 443  Num Prerouted Wires = 35848
[NR-eGR] Read numTotalNets=42134  numIgnoredNets=443
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 41691 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 505 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.03% V. EstWL: 2.925900e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41186 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.418864e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       193( 0.21%)        31( 0.03%)         1( 0.00%)   ( 0.25%) 
[NR-eGR]      M3  (3)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       186( 0.22%)         5( 0.01%)         0( 0.00%)   ( 0.23%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        63( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M8  (8)        23( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              481( 0.08%)        36( 0.01%)         1( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.13 seconds, mem = 3953.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 132235
[NR-eGR]     M2  (2V) length: 2.109312e+05um, number of vias: 182849
[NR-eGR]     M3  (3H) length: 2.308547e+05um, number of vias: 18906
[NR-eGR]     M4  (4V) length: 8.906651e+04um, number of vias: 8433
[NR-eGR]     M5  (5H) length: 4.291740e+04um, number of vias: 5146
[NR-eGR]     M6  (6V) length: 2.921481e+04um, number of vias: 3031
[NR-eGR]     M7  (7H) length: 1.215820e+04um, number of vias: 3801
[NR-eGR]     M8  (8V) length: 1.960064e+04um, number of vias: 0
[NR-eGR] Total length: 6.347435e+05um, number of vias: 354401
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.46 seconds, mem = 3908.7M
End of congRepair (cpu=0:00:02.5, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:02.6 real=0:00:01.7)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.4 real=0:00:04.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=68958 and nets=51792 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 3911.859M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=105, i=0, icg=334, nicg=0, l=2, total=441
    cell areas       : b=1040.400um^2, i=0.000um^2, icg=3072.600um^2, nicg=0.000um^2, l=4.320um^2, total=4117.320um^2
    cell capacitance : b=0.569pF, i=0.000pF, icg=0.701pF, nicg=0.000pF, l=0.001pF, total=1.272pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.406pF, leaf=10.520pF, total=11.926pF
    wire lengths     : top=0.000um, trunk=8669.996um, leaf=62081.806um, total=70751.802um
    hp wire lengths  : top=0.000um, trunk=6198.600um, leaf=30808.400um, total=37007.000um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=15, worst=[0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.001ns sum=0.033ns
    Capacitance          : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF sum=0.002pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=71 avg=0.051ns sd=0.016ns min=0.011ns max=0.102ns {60 <= 0.063ns, 10 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=372 avg=0.087ns sd=0.014ns min=0.037ns max=0.110ns {42 <= 0.063ns, 87 <= 0.084ns, 109 <= 0.094ns, 66 <= 0.100ns, 53 <= 0.105ns} {15 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 101 CKBD12: 2 CKBD4: 2 
     ICGs: CKLNQD16: 43 CKLNQD12: 12 CKLNQD8: 72 CKLNQD6: 30 CKLNQD3: 53 CKLNQD2: 78 CKLNQD1: 46 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.330, max=0.483, avg=0.457, sd=0.029], skew [0.153 vs 0.057*], 87.8% {0.424, 0.481} (wid=0.042 ws=0.034) (gid=0.468 gs=0.158)
  Skew group summary after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.330, max=0.483, avg=0.457, sd=0.029], skew [0.153 vs 0.057*], 87.8% {0.424, 0.481} (wid=0.042 ws=0.034) (gid=0.468 gs=0.158)
    skew_group clk2/CON: insertion delay [min=0.153, max=0.462, avg=0.434, sd=0.031], skew [0.309 vs 0.057*], 92.9% {0.405, 0.462} (wid=0.056 ws=0.043) (gid=0.438 gs=0.305)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.0 real=0:00:05.5)
  Stage::Clustering done. (took cpu=0:00:20.1 real=0:00:15.7)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40%     ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=113, i=0, icg=334, nicg=0, l=2, total=449
      cell areas       : b=1094.040um^2, i=0.000um^2, icg=3111.480um^2, nicg=0.000um^2, l=4.320um^2, total=4209.840um^2
      cell capacitance : b=0.598pF, i=0.000pF, icg=0.708pF, nicg=0.000pF, l=0.001pF, total=1.307pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.488pF, leaf=10.507pF, total=11.995pF
      wire lengths     : top=0.000um, trunk=9187.295um, leaf=62002.206um, total=71189.501um
      hp wire lengths  : top=0.000um, trunk=6727.000um, leaf=31088.200um, total=37815.200um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=76 avg=0.050ns sd=0.018ns min=0.011ns max=0.104ns {65 <= 0.063ns, 9 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.086ns sd=0.014ns min=0.037ns max=0.105ns {43 <= 0.063ns, 92 <= 0.084ns, 115 <= 0.094ns, 68 <= 0.100ns, 56 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 103 CKBD12: 3 CKBD8: 4 CKBD4: 2 CKBD3: 1 
       ICGs: CKLNQD16: 52 CKLNQD12: 7 CKLNQD8: 72 CKLNQD6: 27 CKLNQD3: 53 CKLNQD2: 77 CKLNQD1: 46 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.330, max=0.546], skew [0.216 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.330, max=0.546], skew [0.216 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.153, max=0.517], skew [0.364 vs 0.057*]
    Legalizer API calls during this step: 801 succeeded with high effort: 801 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:02.5 real=0:00:02.5)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=113, i=0, icg=334, nicg=0, l=2, total=449
      cell areas       : b=1094.040um^2, i=0.000um^2, icg=3111.480um^2, nicg=0.000um^2, l=4.320um^2, total=4209.840um^2
      cell capacitance : b=0.598pF, i=0.000pF, icg=0.708pF, nicg=0.000pF, l=0.001pF, total=1.307pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.488pF, leaf=10.507pF, total=11.995pF
      wire lengths     : top=0.000um, trunk=9187.295um, leaf=62002.206um, total=71189.501um
      hp wire lengths  : top=0.000um, trunk=6727.000um, leaf=31088.200um, total=37815.200um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=76 avg=0.050ns sd=0.018ns min=0.011ns max=0.104ns {65 <= 0.063ns, 9 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.086ns sd=0.014ns min=0.037ns max=0.105ns {43 <= 0.063ns, 92 <= 0.084ns, 115 <= 0.094ns, 68 <= 0.100ns, 56 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 103 CKBD12: 3 CKBD8: 4 CKBD4: 2 CKBD3: 1 
       ICGs: CKLNQD16: 52 CKLNQD12: 7 CKLNQD8: 72 CKLNQD6: 27 CKLNQD3: 53 CKLNQD2: 77 CKLNQD1: 46 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.330, max=0.546, avg=0.459, sd=0.033], skew [0.216 vs 0.057*], 81.2% {0.425, 0.482} (wid=0.042 ws=0.034) (gid=0.524 gs=0.214)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.330, max=0.546, avg=0.459, sd=0.033], skew [0.216 vs 0.057*], 81.2% {0.425, 0.482} (wid=0.042 ws=0.034) (gid=0.524 gs=0.214)
      skew_group clk2/CON: insertion delay [min=0.153, max=0.517, avg=0.462, sd=0.035], skew [0.364 vs 0.057*], 89.8% {0.430, 0.488} (wid=0.056 ws=0.043) (gid=0.476 gs=0.342)
    Legalizer API calls during this step: 1391 succeeded with high effort: 1391 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:04.6 real=0:00:04.6)
  Stage::DRV Fixing done. (took cpu=0:00:07.1 real=0:00:07.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=112, i=0, icg=334, nicg=0, l=2, total=448
      cell areas       : b=1083.960um^2, i=0.000um^2, icg=3111.480um^2, nicg=0.000um^2, l=4.320um^2, total=4199.760um^2
      cell capacitance : b=0.593pF, i=0.000pF, icg=0.708pF, nicg=0.000pF, l=0.001pF, total=1.302pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.491pF, leaf=10.507pF, total=11.998pF
      wire lengths     : top=0.000um, trunk=9206.295um, leaf=62002.206um, total=71208.501um
      hp wire lengths  : top=0.000um, trunk=6533.400um, leaf=31088.200um, total=37621.600um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=75 avg=0.051ns sd=0.018ns min=0.018ns max=0.104ns {64 <= 0.063ns, 8 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.086ns sd=0.014ns min=0.037ns max=0.105ns {43 <= 0.063ns, 92 <= 0.084ns, 115 <= 0.094ns, 68 <= 0.100ns, 56 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 102 CKBD12: 3 CKBD8: 4 CKBD4: 2 CKBD3: 1 
       ICGs: CKLNQD16: 52 CKLNQD12: 7 CKLNQD8: 72 CKLNQD6: 27 CKLNQD3: 53 CKLNQD2: 77 CKLNQD1: 46 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.530], skew [0.239 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.530], skew [0.239 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.153, max=0.517], skew [0.364 vs 0.057*]
    Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.2)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=112, i=0, icg=334, nicg=0, l=2, total=448
      cell areas       : b=1083.960um^2, i=0.000um^2, icg=3111.480um^2, nicg=0.000um^2, l=4.320um^2, total=4199.760um^2
      cell capacitance : b=0.593pF, i=0.000pF, icg=0.708pF, nicg=0.000pF, l=0.001pF, total=1.302pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.491pF, leaf=10.507pF, total=11.998pF
      wire lengths     : top=0.000um, trunk=9206.295um, leaf=62002.206um, total=71208.501um
      hp wire lengths  : top=0.000um, trunk=6533.400um, leaf=31088.200um, total=37621.600um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=75 avg=0.051ns sd=0.018ns min=0.018ns max=0.104ns {64 <= 0.063ns, 8 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.086ns sd=0.014ns min=0.037ns max=0.105ns {43 <= 0.063ns, 92 <= 0.084ns, 115 <= 0.094ns, 68 <= 0.100ns, 56 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 102 CKBD12: 3 CKBD8: 4 CKBD4: 2 CKBD3: 1 
       ICGs: CKLNQD16: 52 CKLNQD12: 7 CKLNQD8: 72 CKLNQD6: 27 CKLNQD3: 53 CKLNQD2: 77 CKLNQD1: 46 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.530], skew [0.239 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.530], skew [0.239 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.153, max=0.517], skew [0.364 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=114, i=0, icg=334, nicg=0, l=2, total=450
      cell areas       : b=1090.440um^2, i=0.000um^2, icg=3111.480um^2, nicg=0.000um^2, l=4.320um^2, total=4206.240um^2
      cell capacitance : b=0.597pF, i=0.000pF, icg=0.708pF, nicg=0.000pF, l=0.001pF, total=1.306pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.492pF, leaf=10.507pF, total=11.999pF
      wire lengths     : top=0.000um, trunk=9212.695um, leaf=62002.206um, total=71214.901um
      hp wire lengths  : top=0.000um, trunk=6543.000um, leaf=31088.200um, total=37631.200um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=77 avg=0.049ns sd=0.016ns min=0.018ns max=0.102ns {68 <= 0.063ns, 8 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.086ns sd=0.014ns min=0.037ns max=0.105ns {43 <= 0.063ns, 92 <= 0.084ns, 115 <= 0.094ns, 68 <= 0.100ns, 56 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 102 CKBD12: 3 CKBD8: 4 CKBD4: 4 CKBD3: 1 
       ICGs: CKLNQD16: 52 CKLNQD12: 7 CKLNQD8: 72 CKLNQD6: 27 CKLNQD3: 53 CKLNQD2: 77 CKLNQD1: 46 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.521], skew [0.230 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.521], skew [0.230 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.153, max=0.507], skew [0.353 vs 0.057*]
    Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=107, i=0, icg=334, nicg=0, l=2, total=443
      cell areas       : b=1049.040um^2, i=0.000um^2, icg=3111.480um^2, nicg=0.000um^2, l=4.320um^2, total=4164.840um^2
      cell capacitance : b=0.574pF, i=0.000pF, icg=0.708pF, nicg=0.000pF, l=0.001pF, total=1.283pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.475pF, leaf=10.513pF, total=11.988pF
      wire lengths     : top=0.000um, trunk=9114.595um, leaf=62040.905um, total=71155.499um
      hp wire lengths  : top=0.000um, trunk=6448.000um, leaf=31089.200um, total=37537.200um
    Clock DAG net violations after 'Removing longest path buffering':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=70 avg=0.052ns sd=0.015ns min=0.018ns max=0.102ns {61 <= 0.063ns, 8 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.085ns sd=0.014ns min=0.037ns max=0.105ns {48 <= 0.063ns, 91 <= 0.084ns, 115 <= 0.094ns, 66 <= 0.100ns, 54 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 102 CKBD12: 1 CKBD4: 4 
       ICGs: CKLNQD16: 52 CKLNQD12: 7 CKLNQD8: 72 CKLNQD6: 27 CKLNQD3: 53 CKLNQD2: 77 CKLNQD1: 46 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.438], skew [0.147 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.438], skew [0.147 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.153, max=0.448], skew [0.295 vs 0.057*]
    Legalizer API calls during this step: 72 succeeded with high effort: 72 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=107, i=0, icg=334, nicg=0, l=2, total=443
      cell areas       : b=1049.040um^2, i=0.000um^2, icg=3119.040um^2, nicg=0.000um^2, l=4.320um^2, total=4172.400um^2
      cell capacitance : b=0.574pF, i=0.000pF, icg=0.709pF, nicg=0.000pF, l=0.001pF, total=1.284pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.481pF, leaf=10.515pF, total=11.995pF
      wire lengths     : top=0.000um, trunk=9150.094um, leaf=62050.504um, total=71200.598um
      hp wire lengths  : top=0.000um, trunk=6526.400um, leaf=31102.600um, total=37629.000um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=70 avg=0.052ns sd=0.015ns min=0.018ns max=0.099ns {61 <= 0.063ns, 8 <= 0.084ns, 0 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.085ns sd=0.014ns min=0.037ns max=0.105ns {48 <= 0.063ns, 95 <= 0.084ns, 116 <= 0.094ns, 63 <= 0.100ns, 52 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 102 CKBD12: 1 CKBD4: 4 
       ICGs: CKLNQD16: 55 CKLNQD12: 5 CKLNQD8: 70 CKLNQD6: 27 CKLNQD3: 54 CKLNQD2: 77 CKLNQD1: 46 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.290, max=0.431, avg=0.406, sd=0.027], skew [0.141 vs 0.057*], 87.8% {0.373, 0.431} (wid=0.047 ws=0.035) (gid=0.413 gs=0.149)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.290, max=0.431, avg=0.406, sd=0.027], skew [0.141 vs 0.057*], 87.8% {0.373, 0.431} (wid=0.047 ws=0.035) (gid=0.413 gs=0.149)
      skew_group clk2/CON: insertion delay [min=0.153, max=0.443, avg=0.418, sd=0.029], skew [0.290 vs 0.057*], 93.7% {0.386, 0.443} (wid=0.054 ws=0.042) (gid=0.424 gs=0.290)
    Legalizer API calls during this step: 613 succeeded with high effort: 613 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:03.3 real=0:00:03.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:04.3 real=0:00:04.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:31.5 real=0:00:27.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=107, i=0, icg=334, nicg=0, l=2, total=443
      cell areas       : b=1049.040um^2, i=0.000um^2, icg=3119.040um^2, nicg=0.000um^2, l=4.320um^2, total=4172.400um^2
      cell capacitance : b=0.574pF, i=0.000pF, icg=0.709pF, nicg=0.000pF, l=0.001pF, total=1.284pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.470pF, leaf=10.515pF, total=11.984pF
      wire lengths     : top=0.000um, trunk=9083.095um, leaf=62050.504um, total=71133.599um
      hp wire lengths  : top=0.000um, trunk=6468.800um, leaf=31102.600um, total=37571.400um
    Clock DAG net violations after 'Improving clock tree routing':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=70 avg=0.052ns sd=0.015ns min=0.018ns max=0.098ns {61 <= 0.063ns, 8 <= 0.084ns, 0 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.085ns sd=0.014ns min=0.037ns max=0.105ns {48 <= 0.063ns, 95 <= 0.084ns, 116 <= 0.094ns, 63 <= 0.100ns, 52 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 102 CKBD12: 1 CKBD4: 4 
       ICGs: CKLNQD16: 55 CKLNQD12: 5 CKLNQD8: 70 CKLNQD6: 27 CKLNQD3: 54 CKLNQD2: 77 CKLNQD1: 46 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.290, max=0.431], skew [0.141 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.290, max=0.431], skew [0.141 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.153, max=0.443], skew [0.290 vs 0.057*]
    Legalizer API calls during this step: 199 succeeded with high effort: 197 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2
  Improving clock tree routing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=107, i=0, icg=334, nicg=0, l=2, total=443
      cell areas       : b=865.800um^2, i=0.000um^2, icg=2815.200um^2, nicg=0.000um^2, l=4.320um^2, total=3685.320um^2
      cell capacitance : b=0.478pF, i=0.000pF, icg=0.660pF, nicg=0.000pF, l=0.001pF, total=1.140pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.469pF, leaf=10.507pF, total=11.976pF
      wire lengths     : top=0.000um, trunk=9082.695um, leaf=61987.609um, total=71070.305um
      hp wire lengths  : top=0.000um, trunk=6468.800um, leaf=31102.600um, total=37571.400um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=70 avg=0.067ns sd=0.018ns min=0.030ns max=0.101ns {30 <= 0.063ns, 24 <= 0.084ns, 14 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 44 CKBD12: 44 CKBD8: 8 CKBD6: 1 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 3 
       ICGs: CKLNQD16: 11 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 59 CKLNQD2: 87 CKLNQD1: 56 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.338, max=0.445], skew [0.107 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.338, max=0.445], skew [0.107 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.214, max=0.443], skew [0.229 vs 0.057*]
    Legalizer API calls during this step: 1097 succeeded with high effort: 1097 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:03.8 real=0:00:01.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=107, i=0, icg=334, nicg=0, l=2, total=443
      cell areas       : b=865.080um^2, i=0.000um^2, icg=2815.560um^2, nicg=0.000um^2, l=4.320um^2, total=3684.960um^2
      cell capacitance : b=0.478pF, i=0.000pF, icg=0.660pF, nicg=0.000pF, l=0.001pF, total=1.140pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.502pF, leaf=10.511pF, total=12.013pF
      wire lengths     : top=0.000um, trunk=9292.696um, leaf=62014.610um, total=71307.305um
      hp wire lengths  : top=0.000um, trunk=6662.400um, leaf=31131.900um, total=37794.300um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=70 avg=0.070ns sd=0.019ns min=0.030ns max=0.105ns {28 <= 0.063ns, 23 <= 0.084ns, 13 <= 0.094ns, 1 <= 0.100ns, 5 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 44 CKBD12: 44 CKBD8: 8 CKBD6: 1 CKBD4: 3 CKBD3: 2 CKBD2: 1 CKBD1: 4 
       ICGs: CKLNQD16: 11 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD4: 1 CKLNQD3: 58 CKLNQD2: 87 CKLNQD1: 56 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.365, max=0.445, avg=0.426, sd=0.017], skew [0.080 vs 0.057*], 94.6% {0.388, 0.445} (wid=0.045 ws=0.033) (gid=0.427 gs=0.081)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.365, max=0.445, avg=0.426, sd=0.017], skew [0.080 vs 0.057*], 94.6% {0.388, 0.445} (wid=0.045 ws=0.033) (gid=0.427 gs=0.081)
      skew_group clk2/CON: insertion delay [min=0.311, max=0.443, avg=0.420, sd=0.020], skew [0.132 vs 0.057*], 97.3% {0.386, 0.443} (wid=0.053 ws=0.042) (gid=0.425 gs=0.138)
    Legalizer API calls during this step: 443 succeeded with high effort: 443 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.9 real=0:00:01.0)
  Stage::Reducing Power done. (took cpu=0:00:05.2 real=0:00:02.3)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.6 real=0:00:01.6)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.160ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 446 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=107, i=0, icg=334, nicg=0, l=2, total=443
          cell areas       : b=865.080um^2, i=0.000um^2, icg=2815.560um^2, nicg=0.000um^2, l=4.320um^2, total=3684.960um^2
          cell capacitance : b=0.478pF, i=0.000pF, icg=0.660pF, nicg=0.000pF, l=0.001pF, total=1.140pF
          sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.502pF, leaf=10.511pF, total=12.013pF
          wire lengths     : top=0.000um, trunk=9292.696um, leaf=62014.610um, total=71307.305um
          hp wire lengths  : top=0.000um, trunk=6662.400um, leaf=31131.900um, total=37794.300um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=70 avg=0.070ns sd=0.019ns min=0.030ns max=0.105ns {28 <= 0.063ns, 23 <= 0.084ns, 13 <= 0.094ns, 1 <= 0.100ns, 5 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 44 CKBD12: 44 CKBD8: 8 CKBD6: 1 CKBD4: 3 CKBD3: 2 CKBD2: 1 CKBD1: 4 
           ICGs: CKLNQD16: 11 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD4: 1 CKLNQD3: 58 CKLNQD2: 87 CKLNQD1: 56 
         Logics: CKAN2D1: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=108, i=0, icg=334, nicg=0, l=2, total=444
          cell areas       : b=867.600um^2, i=0.000um^2, icg=2797.560um^2, nicg=0.000um^2, l=4.320um^2, total=3669.480um^2
          cell capacitance : b=0.481pF, i=0.000pF, icg=0.657pF, nicg=0.000pF, l=0.001pF, total=1.139pF
          sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.526pF, leaf=10.511pF, total=12.037pF
          wire lengths     : top=0.000um, trunk=9448.196um, leaf=62014.010um, total=71462.205um
          hp wire lengths  : top=0.000um, trunk=6816.800um, leaf=31131.900um, total=37948.700um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=71 avg=0.070ns sd=0.019ns min=0.030ns max=0.105ns {27 <= 0.063ns, 25 <= 0.084ns, 14 <= 0.094ns, 1 <= 0.100ns, 4 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 8 CKBD4: 4 CKBD3: 2 CKBD2: 1 CKBD1: 4 
           ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 58 CKLNQD2: 89 CKLNQD1: 57 
         Logics: CKAN2D1: 2 
        Legalizer API calls during this step: 73 succeeded with high effort: 73 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:02.0 real=0:00:02.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=118, i=0, icg=334, nicg=0, l=2, total=454
          cell areas       : b=888.120um^2, i=0.000um^2, icg=2797.560um^2, nicg=0.000um^2, l=4.320um^2, total=3690.000um^2
          cell capacitance : b=0.494pF, i=0.000pF, icg=0.657pF, nicg=0.000pF, l=0.001pF, total=1.153pF
          sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.563pF, leaf=10.511pF, total=12.074pF
          wire lengths     : top=0.000um, trunk=9673.895um, leaf=62014.010um, total=71687.904um
          hp wire lengths  : top=0.000um, trunk=7024.400um, leaf=31131.900um, total=38156.300um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=81 avg=0.067ns sd=0.020ns min=0.027ns max=0.103ns {35 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 8 CKBD4: 7 CKBD3: 2 CKBD2: 2 CKBD1: 7 CKBD0: 3 
           ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 58 CKLNQD2: 89 CKLNQD1: 57 
         Logics: CKAN2D1: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
          cell areas       : b=889.560um^2, i=0.000um^2, icg=2797.560um^2, nicg=0.000um^2, l=4.320um^2, total=3691.440um^2
          cell capacitance : b=0.496pF, i=0.000pF, icg=0.657pF, nicg=0.000pF, l=0.001pF, total=1.154pF
          sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.564pF, leaf=10.511pF, total=12.075pF
          wire lengths     : top=0.000um, trunk=9684.295um, leaf=62014.010um, total=71698.305um
          hp wire lengths  : top=0.000um, trunk=7032.000um, leaf=31131.900um, total=38163.900um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=82 avg=0.066ns sd=0.020ns min=0.027ns max=0.103ns {36 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 8 CKBD4: 7 CKBD3: 2 CKBD2: 2 CKBD1: 8 CKBD0: 3 
           ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 58 CKLNQD2: 89 CKLNQD1: 57 
         Logics: CKAN2D1: 2 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays, iteration 3...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 3:
          cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
          cell areas       : b=889.560um^2, i=0.000um^2, icg=2797.560um^2, nicg=0.000um^2, l=4.320um^2, total=3691.440um^2
          cell capacitance : b=0.496pF, i=0.000pF, icg=0.657pF, nicg=0.000pF, l=0.001pF, total=1.154pF
          sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.564pF, leaf=10.511pF, total=12.075pF
          wire lengths     : top=0.000um, trunk=9684.295um, leaf=62014.010um, total=71698.305um
          hp wire lengths  : top=0.000um, trunk=7032.000um, leaf=31131.900um, total=38163.900um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 3:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 3:
          Trunk : target=0.105ns count=82 avg=0.066ns sd=0.020ns min=0.027ns max=0.103ns {36 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 3 {count}:
           Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 8 CKBD4: 7 CKBD3: 2 CKBD2: 2 CKBD1: 8 CKBD0: 3 
           ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 58 CKLNQD2: 89 CKLNQD1: 57 
         Logics: CKAN2D1: 2 
      Approximately balancing fragments, wire and cell delays, iteration 3 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.4 real=0:00:01.4)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=889.560um^2, i=0.000um^2, icg=2797.560um^2, nicg=0.000um^2, l=4.320um^2, total=3691.440um^2
      cell capacitance : b=0.496pF, i=0.000pF, icg=0.657pF, nicg=0.000pF, l=0.001pF, total=1.154pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.564pF, leaf=10.511pF, total=12.075pF
      wire lengths     : top=0.000um, trunk=9684.295um, leaf=62014.010um, total=71698.305um
      hp wire lengths  : top=0.000um, trunk=7032.000um, leaf=31131.900um, total=38163.900um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=82 avg=0.066ns sd=0.020ns min=0.027ns max=0.103ns {36 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 8 CKBD4: 7 CKBD3: 2 CKBD2: 2 CKBD1: 8 CKBD0: 3 
       ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 58 CKLNQD2: 89 CKLNQD1: 57 
     Logics: CKAN2D1: 2 
    Legalizer API calls during this step: 244 succeeded with high effort: 244 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:05.6 real=0:00:05.7)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
    cell areas       : b=889.560um^2, i=0.000um^2, icg=2797.560um^2, nicg=0.000um^2, l=4.320um^2, total=3691.440um^2
    cell capacitance : b=0.496pF, i=0.000pF, icg=0.657pF, nicg=0.000pF, l=0.001pF, total=1.154pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.564pF, leaf=10.511pF, total=12.075pF
    wire lengths     : top=0.000um, trunk=9684.295um, leaf=62014.010um, total=71698.305um
    hp wire lengths  : top=0.000um, trunk=7032.000um, leaf=31131.900um, total=38163.900um
  Clock DAG net violations after Approximately balancing fragments:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=82 avg=0.066ns sd=0.020ns min=0.027ns max=0.103ns {36 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 8 CKBD4: 7 CKBD3: 2 CKBD2: 2 CKBD1: 8 CKBD0: 3 
     ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 58 CKLNQD2: 89 CKLNQD1: 57 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.391, max=0.445], skew [0.054 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.391, max=0.445], skew [0.054 vs 0.057]
    skew_group clk2/CON: insertion delay [min=0.387, max=0.443], skew [0.056 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=889.560um^2, i=0.000um^2, icg=2797.560um^2, nicg=0.000um^2, l=4.320um^2, total=3691.440um^2
      cell capacitance : b=0.496pF, i=0.000pF, icg=0.657pF, nicg=0.000pF, l=0.001pF, total=1.154pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.564pF, leaf=10.511pF, total=12.075pF
      wire lengths     : top=0.000um, trunk=9684.295um, leaf=62014.010um, total=71698.305um
      hp wire lengths  : top=0.000um, trunk=7032.000um, leaf=31131.900um, total=38163.900um
    Clock DAG net violations after 'Improving fragments clock skew':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=82 avg=0.066ns sd=0.020ns min=0.027ns max=0.103ns {36 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 8 CKBD4: 7 CKBD3: 2 CKBD2: 2 CKBD1: 8 CKBD0: 3 
       ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 58 CKLNQD2: 89 CKLNQD1: 57 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.391, max=0.445], skew [0.054 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.391, max=0.445], skew [0.054 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.387, max=0.443], skew [0.056 vs 0.057]
    BalancingStep Improving fragments clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk2/CON,WC: 0.443 -> 0.443}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
          cell areas       : b=889.560um^2, i=0.000um^2, icg=2797.560um^2, nicg=0.000um^2, l=4.320um^2, total=3691.440um^2
          cell capacitance : b=0.496pF, i=0.000pF, icg=0.657pF, nicg=0.000pF, l=0.001pF, total=1.154pF
          sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.564pF, leaf=10.511pF, total=12.075pF
          wire lengths     : top=0.000um, trunk=9684.295um, leaf=62014.010um, total=71698.305um
          hp wire lengths  : top=0.000um, trunk=7032.000um, leaf=31131.900um, total=38163.900um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=82 avg=0.066ns sd=0.020ns min=0.027ns max=0.103ns {36 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 8 CKBD4: 7 CKBD3: 2 CKBD2: 2 CKBD1: 8 CKBD0: 3 
           ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 58 CKLNQD2: 89 CKLNQD1: 57 
         Logics: CKAN2D1: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=889.560um^2, i=0.000um^2, icg=2797.560um^2, nicg=0.000um^2, l=4.320um^2, total=3691.440um^2
      cell capacitance : b=0.496pF, i=0.000pF, icg=0.657pF, nicg=0.000pF, l=0.001pF, total=1.154pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.564pF, leaf=10.511pF, total=12.075pF
      wire lengths     : top=0.000um, trunk=9684.295um, leaf=62014.010um, total=71698.305um
      hp wire lengths  : top=0.000um, trunk=7032.000um, leaf=31131.900um, total=38163.900um
    Clock DAG net violations after 'Approximately balancing step':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=82 avg=0.066ns sd=0.020ns min=0.027ns max=0.103ns {36 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 8 CKBD4: 7 CKBD3: 2 CKBD2: 2 CKBD1: 8 CKBD0: 3 
       ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 58 CKLNQD2: 89 CKLNQD1: 57 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.391, max=0.445], skew [0.054 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.391, max=0.445], skew [0.054 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.387, max=0.443], skew [0.056 vs 0.057]
    BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
    {clk1/CON,WC: 0.445 -> 0.445, clk2/CON,WC: 0.443 -> 0.443}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.8 real=0:00:00.9)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=889.560um^2, i=0.000um^2, icg=2797.560um^2, nicg=0.000um^2, l=4.320um^2, total=3691.440um^2
      cell capacitance : b=0.496pF, i=0.000pF, icg=0.657pF, nicg=0.000pF, l=0.001pF, total=1.154pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.564pF, leaf=10.511pF, total=12.075pF
      wire lengths     : top=0.000um, trunk=9684.295um, leaf=62014.010um, total=71698.305um
      hp wire lengths  : top=0.000um, trunk=7032.000um, leaf=31131.900um, total=38163.900um
    Clock DAG net violations after 'Fixing clock tree overload':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=82 avg=0.066ns sd=0.020ns min=0.027ns max=0.103ns {36 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 8 CKBD4: 7 CKBD3: 2 CKBD2: 2 CKBD1: 8 CKBD0: 3 
       ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 58 CKLNQD2: 89 CKLNQD1: 57 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.391, max=0.445], skew [0.054 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.391, max=0.445], skew [0.054 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.387, max=0.443], skew [0.056 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.2)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=889.560um^2, i=0.000um^2, icg=2797.560um^2, nicg=0.000um^2, l=4.320um^2, total=3691.440um^2
      cell capacitance : b=0.496pF, i=0.000pF, icg=0.657pF, nicg=0.000pF, l=0.001pF, total=1.154pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.564pF, leaf=10.511pF, total=12.075pF
      wire lengths     : top=0.000um, trunk=9684.295um, leaf=62014.010um, total=71698.305um
      hp wire lengths  : top=0.000um, trunk=7032.000um, leaf=31131.900um, total=38163.900um
    Clock DAG net violations after 'Approximately balancing paths':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=82 avg=0.066ns sd=0.020ns min=0.027ns max=0.103ns {36 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 119 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 8 CKBD4: 7 CKBD3: 2 CKBD2: 2 CKBD1: 8 CKBD0: 3 
       ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 58 CKLNQD2: 89 CKLNQD1: 57 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.391, max=0.445, avg=0.429, sd=0.012], skew [0.054 vs 0.057], 100% {0.391, 0.445} (wid=0.045 ws=0.033) (gid=0.427 gs=0.054)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.391, max=0.445, avg=0.429, sd=0.012], skew [0.054 vs 0.057], 100% {0.391, 0.445} (wid=0.045 ws=0.033) (gid=0.427 gs=0.054)
      skew_group clk2/CON: insertion delay [min=0.387, max=0.443, avg=0.424, sd=0.012], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.050 ws=0.038) (gid=0.428 gs=0.075)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.3)
  Stage::Balancing done. (took cpu=0:00:07.3 real=0:00:07.5)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
    Tried: 454 Succeeded: 2
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
      cell areas       : b=896.760um^2, i=0.000um^2, icg=2797.560um^2, nicg=0.000um^2, l=4.320um^2, total=3698.640um^2
      cell capacitance : b=0.497pF, i=0.000pF, icg=0.657pF, nicg=0.000pF, l=0.001pF, total=1.156pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.557pF, leaf=10.511pF, total=12.068pF
      wire lengths     : top=0.000um, trunk=9635.794um, leaf=62014.010um, total=71649.804um
      hp wire lengths  : top=0.000um, trunk=7004.400um, leaf=31131.900um, total=38136.300um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=78 avg=0.068ns sd=0.020ns min=0.022ns max=0.103ns {32 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 106 <= 0.084ns, 118 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 44 CKBD12: 47 CKBD8: 8 CKBD4: 5 CKBD3: 2 CKBD2: 1 CKBD1: 5 CKBD0: 3 
       ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 58 CKLNQD2: 89 CKLNQD1: 57 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.390, max=0.445], skew [0.055 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.390, max=0.445], skew [0.055 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.387, max=0.444], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 69 succeeded with high effort: 69 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:01.6 real=0:00:01.2)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
      cell areas       : b=896.760um^2, i=0.000um^2, icg=2797.560um^2, nicg=0.000um^2, l=4.320um^2, total=3698.640um^2
      cell capacitance : b=0.497pF, i=0.000pF, icg=0.657pF, nicg=0.000pF, l=0.001pF, total=1.156pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.557pF, leaf=10.511pF, total=12.068pF
      wire lengths     : top=0.000um, trunk=9635.794um, leaf=62014.010um, total=71649.804um
      hp wire lengths  : top=0.000um, trunk=7004.400um, leaf=31131.900um, total=38136.300um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=78 avg=0.068ns sd=0.020ns min=0.022ns max=0.103ns {32 <= 0.063ns, 27 <= 0.084ns, 13 <= 0.094ns, 4 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.037ns max=0.105ns {8 <= 0.063ns, 106 <= 0.084ns, 118 <= 0.094ns, 70 <= 0.100ns, 72 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 44 CKBD12: 47 CKBD8: 8 CKBD4: 5 CKBD3: 2 CKBD2: 1 CKBD1: 5 CKBD0: 3 
       ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 43 CKLNQD3: 58 CKLNQD2: 89 CKLNQD1: 57 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.390, max=0.445, avg=0.429, sd=0.012], skew [0.055 vs 0.057], 100% {0.390, 0.445} (wid=0.045 ws=0.033) (gid=0.427 gs=0.055)
    Skew group summary after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.390, max=0.445, avg=0.429, sd=0.012], skew [0.055 vs 0.057], 100% {0.390, 0.445} (wid=0.045 ws=0.033) (gid=0.427 gs=0.055)
      skew_group clk2/CON: insertion delay [min=0.387, max=0.444, avg=0.424, sd=0.012], skew [0.057 vs 0.057], 100% {0.387, 0.444} (wid=0.053 ws=0.042) (gid=0.428 gs=0.075)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.410pF fall=9.390pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=9.404pF fall=9.384pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
      cell areas       : b=888.120um^2, i=0.000um^2, icg=2792.520um^2, nicg=0.000um^2, l=4.320um^2, total=3684.960um^2
      cell capacitance : b=0.493pF, i=0.000pF, icg=0.655pF, nicg=0.000pF, l=0.001pF, total=1.149pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.557pF, leaf=10.511pF, total=12.067pF
      wire lengths     : top=0.000um, trunk=9633.594um, leaf=62012.610um, total=71646.203um
      hp wire lengths  : top=0.000um, trunk=7004.400um, leaf=31131.900um, total=38136.300um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=78 avg=0.068ns sd=0.020ns min=0.022ns max=0.103ns {32 <= 0.063ns, 25 <= 0.084ns, 14 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.044ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 118 <= 0.094ns, 70 <= 0.100ns, 73 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 10 CKBD4: 5 CKBD3: 2 CKBD2: 1 CKBD1: 5 CKBD0: 3 
       ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 41 CKLNQD3: 59 CKLNQD2: 90 CKLNQD1: 57 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.390, max=0.447, avg=0.430, sd=0.012], skew [0.057 vs 0.057], 100% {0.390, 0.447} (wid=0.045 ws=0.033) (gid=0.427 gs=0.055)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.390, max=0.447, avg=0.430, sd=0.012], skew [0.057 vs 0.057], 100% {0.390, 0.447} (wid=0.045 ws=0.033) (gid=0.427 gs=0.055)
      skew_group clk2/CON: insertion delay [min=0.387, max=0.444, avg=0.424, sd=0.012], skew [0.057 vs 0.057], 100% {0.387, 0.444} (wid=0.053 ws=0.042) (gid=0.428 gs=0.075)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.445 -> 0.447, clk2/CON,WC: 0.443 -> 0.444}Legalizer API calls during this step: 997 succeeded with high effort: 997 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:03.8 real=0:00:01.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
      cell areas       : b=888.120um^2, i=0.000um^2, icg=2792.520um^2, nicg=0.000um^2, l=4.320um^2, total=3684.960um^2
      cell capacitance : b=0.493pF, i=0.000pF, icg=0.655pF, nicg=0.000pF, l=0.001pF, total=1.149pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.557pF, leaf=10.511pF, total=12.067pF
      wire lengths     : top=0.000um, trunk=9633.594um, leaf=62012.610um, total=71646.203um
      hp wire lengths  : top=0.000um, trunk=7004.400um, leaf=31131.900um, total=38136.300um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=78 avg=0.068ns sd=0.020ns min=0.022ns max=0.103ns {32 <= 0.063ns, 25 <= 0.084ns, 14 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.044ns max=0.105ns {8 <= 0.063ns, 105 <= 0.084ns, 118 <= 0.094ns, 70 <= 0.100ns, 73 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 10 CKBD4: 5 CKBD3: 2 CKBD2: 1 CKBD1: 5 CKBD0: 3 
       ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 41 CKLNQD3: 59 CKLNQD2: 90 CKLNQD1: 57 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.390, max=0.447, avg=0.430, sd=0.012], skew [0.057 vs 0.057], 100% {0.390, 0.447} (wid=0.045 ws=0.033) (gid=0.427 gs=0.055)
    Skew group summary after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.390, max=0.447, avg=0.430, sd=0.012], skew [0.057 vs 0.057], 100% {0.390, 0.447} (wid=0.045 ws=0.033) (gid=0.427 gs=0.055)
      skew_group clk2/CON: insertion delay [min=0.387, max=0.444, avg=0.424, sd=0.012], skew [0.057 vs 0.057], 100% {0.387, 0.444} (wid=0.053 ws=0.042) (gid=0.428 gs=0.075)
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.445 -> 0.447, clk2/CON,WC: 0.443 -> 0.444}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.445 -> 0.447, clk2/CON,WC: 0.443 -> 0.444}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.445 -> 0.447, clk2/CON,WC: 0.443 -> 0.444}Legalizer API calls during this step: 267 succeeded with high effort: 267 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - core...
        Move for wirelength. considered=453, filtered=453, permitted=451, cannotCompute=0, computed=451, moveTooSmall=62, resolved=363, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=93, ignoredLeafDriver=0, worse=212, accepted=57
        Max accepted move=109.000um, total accepted move=768.600um, average move=13.484um
        Move for wirelength. considered=453, filtered=453, permitted=451, cannotCompute=0, computed=451, moveTooSmall=103, resolved=299, predictFail=62, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=108, ignoredLeafDriver=0, worse=103, accepted=25
        Max accepted move=19.200um, total accepted move=200.800um, average move=8.032um
        Move for wirelength. considered=453, filtered=453, permitted=451, cannotCompute=0, computed=451, moveTooSmall=150, resolved=237, predictFail=27, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=111, ignoredLeafDriver=0, worse=73, accepted=24
        Max accepted move=30.800um, total accepted move=197.000um, average move=8.208um
        BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.445 -> 0.446, clk2/CON,WC: 0.443 -> 0.444}Legalizer API calls during this step: 810 succeeded with high effort: 810 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.3 real=0:00:04.3)
      Global shorten wires A1...
        Legalizer API calls during this step: 274 succeeded with high effort: 274 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=453, filtered=453, permitted=451, cannotCompute=0, computed=451, moveTooSmall=72, resolved=77, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=51, ignoredLeafDriver=0, worse=23, accepted=3
        Max accepted move=22.400um, total accepted move=40.400um, average move=13.466um
        Move for wirelength. considered=453, filtered=453, permitted=451, cannotCompute=0, computed=451, moveTooSmall=64, resolved=61, predictFail=10, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=41, ignoredLeafDriver=0, worse=6, accepted=4
        Max accepted move=3.600um, total accepted move=10.400um, average move=2.600um
        Move for wirelength. considered=453, filtered=453, permitted=451, cannotCompute=0, computed=451, moveTooSmall=45, resolved=46, predictFail=9, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=37, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 165 succeeded with high effort: 165 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.7 real=0:00:01.7)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 2052 succeeded with high effort: 2052 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:02.4 real=0:00:02.4)
      Move For Wirelength - branch...
        Move for wirelength. considered=453, filtered=453, permitted=451, cannotCompute=0, computed=451, moveTooSmall=0, resolved=130, predictFail=0, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=93, accepted=35
        Max accepted move=35.200um, total accepted move=104.600um, average move=2.989um
        Move for wirelength. considered=453, filtered=453, permitted=451, cannotCompute=0, computed=451, moveTooSmall=0, resolved=113, predictFail=92, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=18, accepted=1
        Max accepted move=11.800um, total accepted move=11.800um, average move=11.800um
        Move for wirelength. considered=453, filtered=453, permitted=451, cannotCompute=0, computed=451, moveTooSmall=0, resolved=113, predictFail=110, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.4 real=0:00:00.4)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
        cell areas       : b=888.120um^2, i=0.000um^2, icg=2792.520um^2, nicg=0.000um^2, l=4.320um^2, total=3684.960um^2
        cell capacitance : b=0.493pF, i=0.000pF, icg=0.655pF, nicg=0.000pF, l=0.001pF, total=1.149pF
        sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=1.273pF, leaf=10.449pF, total=11.722pF
        wire lengths     : top=0.000um, trunk=7846.091um, leaf=61624.023um, total=69470.115um
        hp wire lengths  : top=0.000um, trunk=5467.400um, leaf=31221.100um, total=36688.500um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=78 avg=0.061ns sd=0.018ns min=0.022ns max=0.103ns {39 <= 0.063ns, 32 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
        Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.043ns max=0.105ns {8 <= 0.063ns, 103 <= 0.084ns, 126 <= 0.094ns, 70 <= 0.100ns, 67 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 10 CKBD4: 5 CKBD3: 2 CKBD2: 1 CKBD1: 5 CKBD0: 3 
         ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 41 CKLNQD3: 59 CKLNQD2: 90 CKLNQD1: 57 
       Logics: CKAN2D1: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.388, max=0.444, avg=0.424, sd=0.012], skew [0.055 vs 0.057], 100% {0.388, 0.444} (wid=0.045 ws=0.033) (gid=0.424 gs=0.053)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.388, max=0.444, avg=0.424, sd=0.012], skew [0.055 vs 0.057], 100% {0.388, 0.444} (wid=0.045 ws=0.033) (gid=0.424 gs=0.053)
        skew_group clk2/CON: insertion delay [min=0.386, max=0.440, avg=0.418, sd=0.012], skew [0.055 vs 0.057], 100% {0.386, 0.440} (wid=0.053 ws=0.041) (gid=0.416 gs=0.066)
      Legalizer API calls during this step: 3722 succeeded with high effort: 3722 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:09.7 real=0:00:09.8)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 454 , Succeeded = 105 , Wirelength increased = 346 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.7 real=0:00:00.7)
    Optimizing orientation done. (took cpu=0:00:00.7 real=0:00:00.7)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
      cell areas       : b=888.120um^2, i=0.000um^2, icg=2792.520um^2, nicg=0.000um^2, l=4.320um^2, total=3684.960um^2
      cell capacitance : b=0.493pF, i=0.000pF, icg=0.655pF, nicg=0.000pF, l=0.001pF, total=1.149pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.258pF, leaf=10.421pF, total=11.680pF
      wire lengths     : top=0.000um, trunk=7755.894um, leaf=61448.627um, total=69204.521um
      hp wire lengths  : top=0.000um, trunk=5467.400um, leaf=31221.100um, total=36688.500um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=78 avg=0.061ns sd=0.018ns min=0.022ns max=0.103ns {40 <= 0.063ns, 32 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.043ns max=0.105ns {10 <= 0.063ns, 105 <= 0.084ns, 124 <= 0.094ns, 70 <= 0.100ns, 65 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 10 CKBD4: 5 CKBD3: 2 CKBD2: 1 CKBD1: 5 CKBD0: 3 
       ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 41 CKLNQD3: 59 CKLNQD2: 90 CKLNQD1: 57 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.388, max=0.443, avg=0.424, sd=0.013], skew [0.055 vs 0.057], 100% {0.388, 0.443} (wid=0.045 ws=0.033) (gid=0.424 gs=0.055)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.388, max=0.443, avg=0.424, sd=0.013], skew [0.055 vs 0.057], 100% {0.388, 0.443} (wid=0.045 ws=0.033) (gid=0.424 gs=0.055)
      skew_group clk2/CON: insertion delay [min=0.381, max=0.439, avg=0.417, sd=0.012], skew [0.058 vs 0.057*], 99.7% {0.381, 0.438} (wid=0.053 ws=0.042) (gid=0.415 gs=0.068)
    Legalizer API calls during this step: 3722 succeeded with high effort: 3722 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:11.2 real=0:00:11.2)
  Total capacitance is (rise=21.083pF fall=21.063pF), of which (rise=11.680pF fall=11.680pF) is wire, and (rise=9.404pF fall=9.384pF) is gate.
  Stage::Polishing done. (took cpu=0:00:17.1 real=0:00:14.2)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (2:41:05 mem=4217.1M) ***
Total net bbox length = 5.257e+05 (2.326e+05 2.931e+05) (ext = 2.159e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4217.1MB
Summary Report:
Instances move: 0 (out of 40229 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.257e+05 (2.326e+05 2.931e+05) (ext = 2.159e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4217.1MB
*** Finished refinePlace (2:41:05 mem=4217.1M) ***
  Moved 0, flipped 0 and cell swapped 0 of 10746 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.4)
  Stage::Updating netlist done. (took cpu=0:00:00.8 real=0:00:00.7)
  CCOpt::Phase::Implementation done. (took cpu=0:00:30.5 real=0:00:24.7)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       453 (unrouted=453, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51339 (unrouted=10029, trialRouted=41310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9648, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 453 nets for routing of which 453 have one or more fixed wires.
(ccopt eGR): Start to route 453 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4217.12 MB )
[NR-eGR] Read 54682 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4217.12 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54682
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42144  numIgnoredNets=41691
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 453 clock nets ( 453 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 453 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 453 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 6.988500e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 267 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 267 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.230552e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 196 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 196 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.671894e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 25 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 25 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.778220e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        60( 0.07%)   ( 0.07%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               61( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 130977
[NR-eGR]     M2  (2V) length: 2.076590e+05um, number of vias: 180936
[NR-eGR]     M3  (3H) length: 2.264278e+05um, number of vias: 18624
[NR-eGR]     M4  (4V) length: 8.765771e+04um, number of vias: 8173
[NR-eGR]     M5  (5H) length: 4.079490e+04um, number of vias: 5077
[NR-eGR]     M6  (6V) length: 2.843401e+04um, number of vias: 3021
[NR-eGR]     M7  (7H) length: 1.215520e+04um, number of vias: 3801
[NR-eGR]     M8  (8V) length: 1.960064e+04um, number of vias: 0
[NR-eGR] Total length: 6.227293e+05um, number of vias: 350609
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.919310e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11197
[NR-eGR]     M2  (2V) length: 6.317800e+03um, number of vias: 12737
[NR-eGR]     M3  (3H) length: 2.697530e+04um, number of vias: 7526
[NR-eGR]     M4  (4V) length: 2.486160e+04um, number of vias: 2107
[NR-eGR]     M5  (5H) length: 7.914200e+03um, number of vias: 892
[NR-eGR]     M6  (6V) length: 3.124000e+03um, number of vias: 2
[NR-eGR]     M7  (7H) length: 2.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.919310e+04um, number of vias: 34461
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.919310e+04um, number of vias: 34461
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.49 sec, Real: 1.45 sec, Curr Mem: 3904.12 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/.rgfh6Vmr6
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.7 real=0:00:01.7)
Set FIXED routing status on 453 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       453 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=453, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51339 (unrouted=10029, trialRouted=41310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9648, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.0 real=0:00:02.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=68968 and nets=51792 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3904.117M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.4 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
          cell areas       : b=888.120um^2, i=0.000um^2, icg=2792.520um^2, nicg=0.000um^2, l=4.320um^2, total=3684.960um^2
          cell capacitance : b=0.493pF, i=0.000pF, icg=0.655pF, nicg=0.000pF, l=0.001pF, total=1.149pF
          sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.252pF, leaf=10.350pF, total=11.602pF
          wire lengths     : top=0.000um, trunk=7797.100um, leaf=61396.000um, total=69193.100um
          hp wire lengths  : top=0.000um, trunk=5467.400um, leaf=31221.100um, total=36688.500um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=8, worst=[0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.008ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=78 avg=0.061ns sd=0.018ns min=0.022ns max=0.104ns {42 <= 0.063ns, 30 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.043ns max=0.107ns {9 <= 0.063ns, 106 <= 0.084ns, 133 <= 0.094ns, 63 <= 0.100ns, 56 <= 0.105ns} {8 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 10 CKBD4: 5 CKBD3: 2 CKBD2: 1 CKBD1: 5 CKBD0: 3 
           ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 41 CKLNQD3: 59 CKLNQD2: 90 CKLNQD1: 57 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.424, sd=0.013], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.054 ws=0.042) (gid=0.423 gs=0.056)
        Skew group summary eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.424, sd=0.013], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.054 ws=0.042) (gid=0.423 gs=0.056)
          skew_group clk2/CON: insertion delay [min=0.379, max=0.436, avg=0.414, sd=0.012], skew [0.056 vs 0.057], 100% {0.379, 0.436} (wid=0.048 ws=0.037) (gid=0.416 gs=0.071)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
          cell areas       : b=888.120um^2, i=0.000um^2, icg=2792.520um^2, nicg=0.000um^2, l=4.320um^2, total=3684.960um^2
          cell capacitance : b=0.493pF, i=0.000pF, icg=0.655pF, nicg=0.000pF, l=0.001pF, total=1.149pF
          sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.252pF, leaf=10.350pF, total=11.602pF
          wire lengths     : top=0.000um, trunk=7797.100um, leaf=61396.000um, total=69193.100um
          hp wire lengths  : top=0.000um, trunk=5467.400um, leaf=31221.100um, total=36688.500um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=8, worst=[0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.008ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=78 avg=0.061ns sd=0.018ns min=0.022ns max=0.104ns {42 <= 0.063ns, 30 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.043ns max=0.107ns {9 <= 0.063ns, 106 <= 0.084ns, 133 <= 0.094ns, 63 <= 0.100ns, 56 <= 0.105ns} {8 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 42 CKBD12: 47 CKBD8: 10 CKBD4: 5 CKBD3: 2 CKBD2: 1 CKBD1: 5 CKBD0: 3 
           ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 41 CKLNQD3: 59 CKLNQD2: 90 CKLNQD1: 57 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.424, sd=0.013], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.054 ws=0.042) (gid=0.423 gs=0.056)
        Skew group summary eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.424, sd=0.013], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.054 ws=0.042) (gid=0.423 gs=0.056)
          skew_group clk2/CON: insertion delay [min=0.379, max=0.436, avg=0.414, sd=0.012], skew [0.056 vs 0.057], 100% {0.379, 0.436} (wid=0.048 ws=0.037) (gid=0.416 gs=0.071)
        Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 29, numUnchanged = 140, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 259, numSkippedDueToCloseToSkewTarget = 25
        CCOpt-eGRPC Downsizing: considered: 169, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 169, unsuccessful: 0, sized: 29
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 3, numUnchanged = 13, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 6, numSkippedDueToCloseToSkewTarget = 7
        CCOpt-eGRPC Downsizing: considered: 16, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 16, unsuccessful: 0, sized: 3
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
          cell areas       : b=870.480um^2, i=0.000um^2, icg=2774.160um^2, nicg=0.000um^2, l=4.320um^2, total=3648.960um^2
          cell capacitance : b=0.483pF, i=0.000pF, icg=0.651pF, nicg=0.000pF, l=0.001pF, total=1.136pF
          sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.252pF, leaf=10.350pF, total=11.602pF
          wire lengths     : top=0.000um, trunk=7797.100um, leaf=61396.000um, total=69193.100um
          hp wire lengths  : top=0.000um, trunk=5467.400um, leaf=31221.100um, total=36688.500um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=8, worst=[0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.008ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=78 avg=0.066ns sd=0.019ns min=0.022ns max=0.104ns {32 <= 0.063ns, 33 <= 0.084ns, 11 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.058ns max=0.107ns {5 <= 0.063ns, 110 <= 0.084ns, 133 <= 0.094ns, 63 <= 0.100ns, 56 <= 0.105ns} {8 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 38 CKBD12: 49 CKBD8: 9 CKBD6: 3 CKBD4: 5 CKBD3: 1 CKBD2: 2 CKBD1: 5 CKBD0: 3 
           ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 37 CKLNQD4: 4 CKLNQD3: 46 CKLNQD2: 98 CKLNQD1: 62 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.426, sd=0.012], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.054 ws=0.042) (gid=0.423 gs=0.057)
        Skew group summary eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.426, sd=0.012], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.054 ws=0.042) (gid=0.423 gs=0.057)
          skew_group clk2/CON: insertion delay [min=0.379, max=0.436, avg=0.416, sd=0.012], skew [0.056 vs 0.057], 100% {0.379, 0.436} (wid=0.048 ws=0.037) (gid=0.416 gs=0.071)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.4 real=0:00:01.4)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 453, tested: 453, violation detected: 8, violation ignored (due to small violation): 7, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ----------------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
        ----------------------------------------------------------------------------------------------------------------------------
        top                0                    0                    0            0                    0                    0
        trunk              0                    0                    0            0                    0                    0
        leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
        ----------------------------------------------------------------------------------------------------------------------------
        Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
        ----------------------------------------------------------------------------------------------------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.720um^2 (0.020%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
          cell areas       : b=870.480um^2, i=0.000um^2, icg=2774.880um^2, nicg=0.000um^2, l=4.320um^2, total=3649.680um^2
          cell capacitance : b=0.483pF, i=0.000pF, icg=0.651pF, nicg=0.000pF, l=0.001pF, total=1.136pF
          sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.252pF, leaf=10.350pF, total=11.602pF
          wire lengths     : top=0.000um, trunk=7797.100um, leaf=61396.000um, total=69193.100um
          hp wire lengths  : top=0.000um, trunk=5467.400um, leaf=31221.100um, total=36688.500um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=7, worst=[0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.006ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=78 avg=0.066ns sd=0.019ns min=0.022ns max=0.104ns {32 <= 0.063ns, 33 <= 0.084ns, 11 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.058ns max=0.106ns {5 <= 0.063ns, 111 <= 0.084ns, 133 <= 0.094ns, 63 <= 0.100ns, 56 <= 0.105ns} {7 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 38 CKBD12: 49 CKBD8: 9 CKBD6: 3 CKBD4: 5 CKBD3: 1 CKBD2: 2 CKBD1: 5 CKBD0: 3 
           ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 37 CKLNQD4: 4 CKLNQD3: 47 CKLNQD2: 97 CKLNQD1: 62 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.426, sd=0.012], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.054 ws=0.042) (gid=0.423 gs=0.057)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.426, sd=0.012], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.054 ws=0.042) (gid=0.423 gs=0.057)
          skew_group clk2/CON: insertion delay [min=0.379, max=0.436, avg=0.416, sd=0.012], skew [0.056 vs 0.057], 100% {0.379, 0.436} (wid=0.048 ws=0.037) (gid=0.416 gs=0.071)
        Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=7, unsuccessful=0, alreadyClose=0, noImprovementFound=6, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 187 insts, 374 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
          cell areas       : b=870.480um^2, i=0.000um^2, icg=2774.880um^2, nicg=0.000um^2, l=4.320um^2, total=3649.680um^2
          cell capacitance : b=0.483pF, i=0.000pF, icg=0.651pF, nicg=0.000pF, l=0.001pF, total=1.136pF
          sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.252pF, leaf=10.350pF, total=11.602pF
          wire lengths     : top=0.000um, trunk=7797.100um, leaf=61396.000um, total=69193.100um
          hp wire lengths  : top=0.000um, trunk=5456.600um, leaf=31221.100um, total=36677.700um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=7, worst=[0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.006ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=78 avg=0.066ns sd=0.019ns min=0.022ns max=0.104ns {32 <= 0.063ns, 33 <= 0.084ns, 11 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.058ns max=0.106ns {5 <= 0.063ns, 111 <= 0.084ns, 133 <= 0.094ns, 63 <= 0.100ns, 56 <= 0.105ns} {7 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 38 CKBD12: 49 CKBD8: 9 CKBD6: 3 CKBD4: 5 CKBD3: 1 CKBD2: 2 CKBD1: 5 CKBD0: 3 
           ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 37 CKLNQD4: 4 CKLNQD3: 47 CKLNQD2: 97 CKLNQD1: 62 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.426, sd=0.012], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.054 ws=0.042) (gid=0.423 gs=0.057)
        Skew group summary before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.387, max=0.443, avg=0.426, sd=0.012], skew [0.056 vs 0.057], 100% {0.387, 0.443} (wid=0.054 ws=0.042) (gid=0.423 gs=0.057)
          skew_group clk2/CON: insertion delay [min=0.379, max=0.436, avg=0.416, sd=0.012], skew [0.056 vs 0.057], 100% {0.379, 0.436} (wid=0.048 ws=0.037) (gid=0.416 gs=0.071)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (2:41:12 mem=4147.9M) ***
Total net bbox length = 5.257e+05 (2.326e+05 2.931e+05) (ext = 2.159e+04)
Move report: Detail placement moves 19593 insts, mean move: 0.92 um, max move: 10.20 um
	Max move on inst (core1_inst/ofifo_inst/col_idx_2__fifo_instance/U35): (80.40, 46.00) --> (75.60, 40.60)
	Runtime: CPU: 0:00:04.3 REAL: 0:00:03.0 MEM: 4147.9MB
Summary Report:
Instances move: 12198 (out of 40229 movable)
Instances flipped: 0
Mean displacement: 0.92 um
Max displacement: 10.20 um (Instance: core1_inst/ofifo_inst/col_idx_2__fifo_instance/U35) (80.4, 46) -> (75.6, 40.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: NR3D0
Total net bbox length = 5.310e+05 (2.365e+05 2.945e+05) (ext = 2.156e+04)
Runtime: CPU: 0:00:04.5 REAL: 0:00:03.0 MEM: 4147.9MB
*** Finished refinePlace (2:41:17 mem=4147.9M) ***
  Moved 4070, flipped 199 and cell swapped 0 of 10746 clock instance(s) during refinement.
  The largest move was 10 microns for core2_inst/ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.9 real=0:00:02.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:12.0 real=0:00:09.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       453 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=453, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51339 (unrouted=10029, trialRouted=41310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9648, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 453 nets for routing of which 453 have one or more fixed wires.
(ccopt eGR): Start to route 453 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4138.34 MB )
[NR-eGR] Read 54682 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4138.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54682
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42144  numIgnoredNets=41691
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 453 clock nets ( 453 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 453 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 453 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 7.029180e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 260 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 260 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.237392e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 199 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 199 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.697400e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 31 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 31 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.860282e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        51( 0.06%)   ( 0.06%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               51( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 130977
[NR-eGR]     M2  (2V) length: 2.077072e+05um, number of vias: 180949
[NR-eGR]     M3  (3H) length: 2.259844e+05um, number of vias: 18643
[NR-eGR]     M4  (4V) length: 8.708571e+04um, number of vias: 8340
[NR-eGR]     M5  (5H) length: 4.142340e+04um, number of vias: 5191
[NR-eGR]     M6  (6V) length: 2.901301e+04um, number of vias: 3019
[NR-eGR]     M7  (7H) length: 1.215500e+04um, number of vias: 3801
[NR-eGR]     M8  (8V) length: 1.960064e+04um, number of vias: 0
[NR-eGR] Total length: 6.229694e+05um, number of vias: 350920
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.943320e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11197
[NR-eGR]     M2  (2V) length: 6.366000e+03um, number of vias: 12750
[NR-eGR]     M3  (3H) length: 2.653190e+04um, number of vias: 7545
[NR-eGR]     M4  (4V) length: 2.428960e+04um, number of vias: 2274
[NR-eGR]     M5  (5H) length: 8.542700e+03um, number of vias: 1006
[NR-eGR]     M6  (6V) length: 3.703000e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.943320e+04um, number of vias: 34772
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.943320e+04um, number of vias: 34772
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.93 sec, Real: 1.73 sec, Curr Mem: 3852.34 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/.rgfftfUTh
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.1 real=0:00:01.9)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 453 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 453 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/22 21:54:07, mem=3063.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 22 21:54:07 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=51792)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 21:54:08 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 51786 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:26, elapsed time = 00:00:05, memory = 3126.82 (MB), peak = 3401.48 (MB)
#Merging special wires: starts on Wed Mar 22 21:54:13 2023 with memory = 3127.07 (MB), peak = 3401.48 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.3 GB --0.84 [8]--
#reading routing guides ......
#
#Finished routing data preparation on Wed Mar 22 21:54:13 2023
#
#Cpu time = 00:00:27
#Elapsed time = 00:00:05
#Increased memory = 32.10 (MB)
#Total memory = 3127.89 (MB)
#Peak memory = 3401.48 (MB)
#
#
#Start global routing on Wed Mar 22 21:54:13 2023
#
#
#Start global routing initialization on Wed Mar 22 21:54:13 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Mar 22 21:54:13 2023
#
#Start routing resource analysis on Wed Mar 22 21:54:13 2023
#
#Routing resource analysis is done on Wed Mar 22 21:54:14 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    93.30%
#  M2             V        2648          84       33124     1.12%
#  M3             H        2727           0       33124     0.20%
#  M4             V        2156         576       33124     1.10%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2732           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17003       3.38%      264992    11.96%
#
#  453 nets (0.87%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 21:54:14 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3134.57 (MB), peak = 3401.48 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Wed Mar 22 21:54:14 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3134.88 (MB), peak = 3401.48 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3146.96 (MB), peak = 3401.48 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3148.85 (MB), peak = 3401.48 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9648 (skipped).
#Total number of selected nets for routing = 453.
#Total number of unselected nets (but routable) for routing = 41691 (skipped).
#Total number of nets in the design = 51792.
#
#41691 skipped nets do not have any wires.
#453 routable nets have only global wires.
#453 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                453               0  
#------------------------------------------------
#        Total                453               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                453          505           41186  
#-------------------------------------------------------------
#        Total                453          505           41186  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4           29(0.09%)   (0.09%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     29(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 453
#Total wire length = 67704 um.
#Total half perimeter of net bounding box = 38077 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5370 um.
#Total wire length on LAYER M3 = 26238 um.
#Total wire length on LAYER M4 = 24063 um.
#Total wire length on LAYER M5 = 8379 um.
#Total wire length on LAYER M6 = 3654 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30431
#Up-Via Summary (total 30431):
#           
#-----------------------
# M1              11196
# M2               9667
# M3               6665
# M4               2033
# M5                870
#-----------------------
#                 30431 
#
#Total number of involved priority nets 453
#Maximum src to sink distance for priority net 545.5
#Average of max src_to_sink distance for priority net 71.0
#Average of ave src_to_sink distance for priority net 40.3
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.09%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 27.93 (MB)
#Total memory = 3155.82 (MB)
#Peak memory = 3401.48 (MB)
#
#Finished global routing on Wed Mar 22 21:54:20 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3134.45 (MB), peak = 3401.48 (MB)
#Start Track Assignment.
#Done with 6905 horizontal wires in 2 hboxes and 6865 vertical wires in 2 hboxes.
#Done with 6802 horizontal wires in 2 hboxes and 6797 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 453
#Total wire length = 72178 um.
#Total half perimeter of net bounding box = 38077 um.
#Total wire length on LAYER M1 = 4363 um.
#Total wire length on LAYER M2 = 5071 um.
#Total wire length on LAYER M3 = 26003 um.
#Total wire length on LAYER M4 = 24510 um.
#Total wire length on LAYER M5 = 8480 um.
#Total wire length on LAYER M6 = 3751 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30431
#Up-Via Summary (total 30431):
#           
#-----------------------
# M1              11196
# M2               9667
# M3               6665
# M4               2033
# M5                870
#-----------------------
#                 30431 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3159.12 (MB), peak = 3401.48 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:14
#Increased memory = 63.67 (MB)
#Total memory = 3159.30 (MB)
#Peak memory = 3401.48 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.6% of the total area was rechecked for DRC, and 60.7% required routing.
#   number of violations = 0
#cpu time = 00:00:52, elapsed time = 00:00:07, memory = 3414.24 (MB), peak = 3415.86 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 453
#Total wire length = 71177 um.
#Total half perimeter of net bounding box = 38077 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 577 um.
#Total wire length on LAYER M3 = 28666 um.
#Total wire length on LAYER M4 = 30284 um.
#Total wire length on LAYER M5 = 8266 um.
#Total wire length on LAYER M6 = 3383 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 36550
#Total number of multi-cut vias = 232 (  0.6%)
#Total number of single cut vias = 36318 ( 99.4%)
#Up-Via Summary (total 36550):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10958 ( 97.9%)       232 (  2.1%)      11190
# M2             11222 (100.0%)         0 (  0.0%)      11222
# M3             11550 (100.0%)         0 (  0.0%)      11550
# M4              1954 (100.0%)         0 (  0.0%)       1954
# M5               634 (100.0%)         0 (  0.0%)        634
#-----------------------------------------------------------
#                36318 ( 99.4%)       232 (  0.6%)      36550 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:54
#Elapsed time = 00:00:08
#Increased memory = 11.00 (MB)
#Total memory = 3170.30 (MB)
#Peak memory = 3415.86 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:54
#Elapsed time = 00:00:08
#Increased memory = 11.00 (MB)
#Total memory = 3170.30 (MB)
#Peak memory = 3415.86 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:33
#Elapsed time = 00:00:24
#Increased memory = 97.73 (MB)
#Total memory = 3160.77 (MB)
#Peak memory = 3415.86 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 21:54:31 2023
#
% End globalDetailRoute (date=03/22 21:54:31, total cpu=0:01:33, real=0:00:24.0, peak res=3415.9M, current mem=3141.9M)
        NanoRoute done. (took cpu=0:01:33 real=0:00:24.8)
      Clock detailed routing done.
Checking guided vs. routed lengths for 453 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          222
        50.000     100.000          112
       100.000     150.000           91
       150.000     200.000           19
       200.000     250.000            3
       250.000     300.000            1
       300.000     350.000            0
       350.000     400.000            2
       400.000     450.000            0
       450.000     500.000            3
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          330
        0.000      5.000           78
        5.000     10.000           24
       10.000     15.000            9
       15.000     20.000            3
       20.000     25.000            3
       25.000     30.000            4
       30.000     35.000            0
       35.000     40.000            2
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core1_inst/mac_array_instance/col_idx_6__mac_col_inst/net4410 (57 terminals)
    Guided length:  max path =    69.400um, total =   192.100um
    Routed length:  max path =    67.200um, total =   254.440um
    Deviation:      max path =    -3.170%,  total =    32.452%

    Net core2_inst/mac_array_instance/col_idx_2__mac_col_inst/net4562 (33 terminals)
    Guided length:  max path =   137.601um, total =   164.000um
    Routed length:  max path =   133.000um, total =   211.520um
    Deviation:      max path =    -3.344%,  total =    28.976%

    Net core2_inst/mac_array_instance/col_idx_4__mac_col_inst/net4494 (33 terminals)
    Guided length:  max path =   116.200um, total =   160.400um
    Routed length:  max path =   117.000um, total =   202.600um
    Deviation:      max path =     0.688%,  total =    26.309%

    Net core2_inst/mac_array_instance/col_idx_2__mac_col_inst/net4557 (33 terminals)
    Guided length:  max path =   119.200um, total =   162.600um
    Routed length:  max path =   119.400um, total =   204.490um
    Deviation:      max path =     0.168%,  total =    25.763%

    Net core2_inst/kmem_instance/net4206 (33 terminals)
    Guided length:  max path =    74.400um, total =   180.600um
    Routed length:  max path =    93.400um, total =   184.130um
    Deviation:      max path =    25.538%,  total =     1.955%

    Net core2_inst/mac_array_instance/col_idx_3__mac_col_inst/net4512 (57 terminals)
    Guided length:  max path =    96.200um, total =   213.500um
    Routed length:  max path =   102.400um, total =   266.120um
    Deviation:      max path =     6.445%,  total =    24.646%

    Net core1_inst/mac_array_instance/col_idx_8__mac_col_inst/net4353 (33 terminals)
    Guided length:  max path =   104.600um, total =   171.800um
    Routed length:  max path =   105.600um, total =   213.600um
    Deviation:      max path =     0.956%,  total =    24.331%

    Net core2_inst/mac_array_instance/col_idx_5__mac_col_inst/net4444 (57 terminals)
    Guided length:  max path =    87.400um, total =   208.800um
    Routed length:  max path =    88.200um, total =   259.060um
    Deviation:      max path =     0.915%,  total =    24.071%

    Net core2_inst/qmem_instance/net4206 (33 terminals)
    Guided length:  max path =    41.000um, total =   107.600um
    Routed length:  max path =    38.800um, total =   133.280um
    Deviation:      max path =    -5.366%,  total =    23.866%

    Net core1_inst/mac_array_instance/col_idx_2__mac_col_inst/net4546 (57 terminals)
    Guided length:  max path =    87.400um, total =   220.200um
    Routed length:  max path =    87.400um, total =   272.140um
    Deviation:      max path =     0.000%,  total =    23.588%

Set FIXED routing status on 453 net(s)
Set FIXED placed status on 451 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3888.91 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3933.78 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3933.78 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 453  Num Prerouted Wires = 39556
[NR-eGR] Read numTotalNets=42144  numIgnoredNets=453
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 41691 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 505 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.08% V. EstWL: 2.932920e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41186 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.479740e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       191( 0.21%)        20( 0.02%)         1( 0.00%)   ( 0.24%) 
[NR-eGR]      M3  (3)        23( 0.03%)         3( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M4  (4)       275( 0.33%)         4( 0.00%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         6( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        72( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]      M8  (8)        73( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              641( 0.10%)        28( 0.00%)         1( 0.00%)   ( 0.11%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 1.860000e+00um, number of vias: 132248
[NR-eGR]     M2  (2V) length: 2.098783e+05um, number of vias: 182035
[NR-eGR]     M3  (3H) length: 2.352126e+05um, number of vias: 22998
[NR-eGR]     M4  (4V) length: 8.799452e+04um, number of vias: 8729
[NR-eGR]     M5  (5H) length: 4.482940e+04um, number of vias: 5047
[NR-eGR]     M6  (6V) length: 3.198267e+04um, number of vias: 3045
[NR-eGR]     M7  (7H) length: 1.198850e+04um, number of vias: 3817
[NR-eGR]     M8  (8V) length: 2.005820e+04um, number of vias: 0
[NR-eGR] Total length: 6.419461e+05um, number of vias: 357919
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.43 sec, Real: 1.52 sec, Curr Mem: 3898.01 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.8 real=0:00:01.9)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       453 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=453, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51339 (unrouted=9648, trialRouted=41691, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9648, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:39 real=0:00:29.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=68968 and nets=51792 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3889.008M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
    cell areas       : b=870.480um^2, i=0.000um^2, icg=2774.880um^2, nicg=0.000um^2, l=4.320um^2, total=3649.680um^2
    cell capacitance : b=0.483pF, i=0.000pF, icg=0.651pF, nicg=0.000pF, l=0.001pF, total=1.136pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.262pF, leaf=10.693pF, total=11.955pF
    wire lengths     : top=0.000um, trunk=7797.400um, leaf=63379.200um, total=71176.600um
    hp wire lengths  : top=0.000um, trunk=5456.600um, leaf=31391.600um, total=36848.200um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=20, worst=[0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.001ns sd=0.001ns sum=0.022ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=78 avg=0.066ns sd=0.019ns min=0.022ns max=0.104ns {32 <= 0.063ns, 33 <= 0.084ns, 10 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=375 avg=0.090ns sd=0.011ns min=0.059ns max=0.108ns {5 <= 0.063ns, 107 <= 0.084ns, 118 <= 0.094ns, 68 <= 0.100ns, 57 <= 0.105ns} {20 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 38 CKBD12: 49 CKBD8: 9 CKBD6: 3 CKBD4: 5 CKBD3: 1 CKBD2: 2 CKBD1: 5 CKBD0: 3 
     ICGs: CKLNQD16: 9 CKLNQD12: 7 CKLNQD8: 71 CKLNQD6: 37 CKLNQD4: 4 CKLNQD3: 47 CKLNQD2: 97 CKLNQD1: 62 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
  Skew group summary after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
    skew_group clk2/CON: insertion delay [min=0.381, max=0.439, avg=0.418, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.382, 0.439} (wid=0.047 ws=0.036) (gid=0.418 gs=0.070)
  CCOpt::Phase::Routing done. (took cpu=0:01:40 real=0:00:30.7)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 453, tested: 453, violation detected: 20, violation ignored (due to small violation): 0, cannot run: 0, attempted: 20, unsuccessful: 0, sized: 13
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              0                    0                   0            0                    0                   0
    leaf              20 [100.0%]          13 (65.0%)           0            0                   13 (65.0%)           7 (35.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             20 [100.0%]          13 (65.0%)           0            0                   13 (65.0%)           7 (35.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 13, Downsized: 0, Sized but same area: 0, Unchanged: 7, Area change: 18.000um^2 (0.493%)
    Max. move: 7.034um(core2_inst/mac_array_instance/col_idx_8__mac_col_inst/clk_gate_key_q_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f976e99baa8, uid:A2440f, a CKLNQD6 at (389.400,317.800) in powerdomain auto-default in usermodule module core2_inst/mac_array_instance/col_idx_8__mac_col_inst/clk_gate_key_q_reg in clock tree clk2} and 16 others), Min. move: 0.000um, Avg. move: 0.421um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
      cell areas       : b=876.960um^2, i=0.000um^2, icg=2786.400um^2, nicg=0.000um^2, l=4.320um^2, total=3667.680um^2
      cell capacitance : b=0.487pF, i=0.000pF, icg=0.653pF, nicg=0.000pF, l=0.001pF, total=1.141pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.262pF, leaf=10.693pF, total=11.955pF
      wire lengths     : top=0.000um, trunk=7797.400um, leaf=63379.200um, total=71176.600um
      hp wire lengths  : top=0.000um, trunk=5457.000um, leaf=31396.500um, total=36853.500um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=7, worst=[0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.008ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=78 avg=0.066ns sd=0.019ns min=0.022ns max=0.104ns {32 <= 0.063ns, 33 <= 0.084ns, 10 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.059ns max=0.107ns {5 <= 0.063ns, 112 <= 0.084ns, 126 <= 0.094ns, 68 <= 0.100ns, 57 <= 0.105ns} {7 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 39 CKBD12: 50 CKBD8: 7 CKBD6: 3 CKBD4: 5 CKBD3: 1 CKBD2: 2 CKBD1: 5 CKBD0: 3 
       ICGs: CKLNQD16: 11 CKLNQD12: 5 CKLNQD8: 76 CKLNQD6: 32 CKLNQD4: 4 CKLNQD3: 50 CKLNQD2: 94 CKLNQD1: 62 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
      skew_group clk2/CON: insertion delay [min=0.381, max=0.439, avg=0.418, sd=0.011], skew [0.058 vs 0.057*], 99.9% {0.382, 0.439} (wid=0.047 ws=0.036) (gid=0.418 gs=0.070)
    Upsizing to fix DRVs done. (took cpu=0:00:01.0 real=0:00:01.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 453, tested: 453, violation detected: 7, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 7, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
      cell areas       : b=876.960um^2, i=0.000um^2, icg=2786.400um^2, nicg=0.000um^2, l=4.320um^2, total=3667.680um^2
      cell capacitance : b=0.487pF, i=0.000pF, icg=0.653pF, nicg=0.000pF, l=0.001pF, total=1.141pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.262pF, leaf=10.693pF, total=11.955pF
      wire lengths     : top=0.000um, trunk=7797.400um, leaf=63379.200um, total=71176.600um
      hp wire lengths  : top=0.000um, trunk=5457.000um, leaf=31396.500um, total=36853.500um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=7, worst=[0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.008ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=78 avg=0.066ns sd=0.019ns min=0.022ns max=0.104ns {32 <= 0.063ns, 33 <= 0.084ns, 10 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.011ns min=0.059ns max=0.107ns {5 <= 0.063ns, 112 <= 0.084ns, 126 <= 0.094ns, 68 <= 0.100ns, 57 <= 0.105ns} {7 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 39 CKBD12: 50 CKBD8: 7 CKBD6: 3 CKBD4: 5 CKBD3: 1 CKBD2: 2 CKBD1: 5 CKBD0: 3 
       ICGs: CKLNQD16: 11 CKLNQD12: 5 CKLNQD8: 76 CKLNQD6: 32 CKLNQD4: 4 CKLNQD3: 50 CKLNQD2: 94 CKLNQD1: 62 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
      skew_group clk2/CON: insertion delay [min=0.381, max=0.439, avg=0.418, sd=0.011], skew [0.058 vs 0.057*], 99.9% {0.382, 0.439} (wid=0.047 ws=0.036) (gid=0.418 gs=0.070)
    Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 4 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 2, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 453, nets tested: 453, nets violation detected: 7, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 7, nets unsuccessful: 5, buffered: 2
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=898.560um^2, i=0.000um^2, icg=2786.400um^2, nicg=0.000um^2, l=4.320um^2, total=3689.280um^2
      cell capacitance : b=0.499pF, i=0.000pF, icg=0.653pF, nicg=0.000pF, l=0.001pF, total=1.153pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.271pF, leaf=10.694pF, total=11.966pF
      wire lengths     : top=0.000um, trunk=7816.000um, leaf=63360.600um, total=71176.600um
      hp wire lengths  : top=0.000um, trunk=5501.800um, leaf=31606.600um, total=37108.400um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=5, worst=[0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.006ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=80 avg=0.065ns sd=0.020ns min=0.022ns max=0.104ns {36 <= 0.063ns, 32 <= 0.084ns, 9 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.089ns sd=0.011ns min=0.059ns max=0.107ns {6 <= 0.063ns, 115 <= 0.084ns, 126 <= 0.094ns, 68 <= 0.100ns, 57 <= 0.105ns} {5 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 39 CKBD12: 52 CKBD8: 7 CKBD6: 3 CKBD4: 6 CKBD3: 2 CKBD2: 2 CKBD1: 5 CKBD0: 3 
       ICGs: CKLNQD16: 11 CKLNQD12: 5 CKLNQD8: 76 CKLNQD6: 32 CKLNQD4: 4 CKLNQD3: 50 CKLNQD2: 94 CKLNQD1: 62 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
      skew_group clk2/CON: insertion delay [min=0.381, max=0.439, avg=0.418, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.382, 0.439} (wid=0.047 ws=0.036) (gid=0.420 gs=0.072)
    Buffering to fix DRVs done. (took cpu=0:00:00.8 real=0:00:00.9)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              3 [60.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
    leaf               2 [40.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=898.560um^2, i=0.000um^2, icg=2786.400um^2, nicg=0.000um^2, l=4.320um^2, total=3689.280um^2
      cell capacitance : b=0.499pF, i=0.000pF, icg=0.653pF, nicg=0.000pF, l=0.001pF, total=1.153pF
      sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.271pF, leaf=10.694pF, total=11.966pF
      wire lengths     : top=0.000um, trunk=7816.000um, leaf=63360.600um, total=71176.600um
      hp wire lengths  : top=0.000um, trunk=5501.800um, leaf=31606.600um, total=37108.400um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=5, worst=[0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.006ns
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=80 avg=0.065ns sd=0.020ns min=0.022ns max=0.104ns {36 <= 0.063ns, 32 <= 0.084ns, 9 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.089ns sd=0.011ns min=0.059ns max=0.107ns {6 <= 0.063ns, 115 <= 0.084ns, 126 <= 0.094ns, 68 <= 0.100ns, 57 <= 0.105ns} {5 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 39 CKBD12: 52 CKBD8: 7 CKBD6: 3 CKBD4: 6 CKBD3: 2 CKBD2: 2 CKBD1: 5 CKBD0: 3 
       ICGs: CKLNQD16: 11 CKLNQD12: 5 CKLNQD8: 76 CKLNQD6: 32 CKLNQD4: 4 CKLNQD3: 50 CKLNQD2: 94 CKLNQD1: 62 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
      skew_group clk2/CON: insertion delay [min=0.381, max=0.439, avg=0.418, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.382, 0.439} (wid=0.047 ws=0.036) (gid=0.420 gs=0.072)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (2:43:02 mem=4200.4M) ***
Total net bbox length = 5.313e+05 (2.366e+05 2.947e+05) (ext = 2.156e+04)
Move report: Detail placement moves 1322 insts, mean move: 0.53 um, max move: 7.80 um
	Max move on inst (core1_inst/psum_mem_instance/memory13_reg_53_): (196.60, 69.40) --> (199.00, 64.00)
	Runtime: CPU: 0:00:04.1 REAL: 0:00:02.0 MEM: 4200.4MB
Summary Report:
Instances move: 854 (out of 40233 movable)
Instances flipped: 0
Mean displacement: 0.53 um
Max displacement: 7.80 um (Instance: core1_inst/psum_mem_instance/memory13_reg_53_) (196.6, 69.4) -> (199, 64)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.314e+05 (2.367e+05 2.947e+05) (ext = 2.156e+04)
Runtime: CPU: 0:00:04.2 REAL: 0:00:02.0 MEM: 4200.4MB
*** Finished refinePlace (2:43:06 mem=4200.4M) ***
    Moved 325, flipped 8 and cell swapped 0 of 10750 clock instance(s) during refinement.
    The largest move was 7.8 microns for core1_inst/psum_mem_instance/memory13_reg_53_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.6 real=0:00:02.6)
    Set dirty flag on 926 insts, 411 nets
  PostConditioning done.
Net route status summary:
  Clock:       457 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=457, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51339 (unrouted=9648, trialRouted=41691, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9648, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
    cell areas       : b=898.560um^2, i=0.000um^2, icg=2786.400um^2, nicg=0.000um^2, l=4.320um^2, total=3689.280um^2
    cell capacitance : b=0.499pF, i=0.000pF, icg=0.653pF, nicg=0.000pF, l=0.001pF, total=1.153pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.272pF, leaf=10.695pF, total=11.966pF
    wire lengths     : top=0.000um, trunk=7851.790um, leaf=63390.445um, total=71242.235um
    hp wire lengths  : top=0.000um, trunk=5501.800um, leaf=31610.200um, total=37112.000um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=5, worst=[0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.006ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=80 avg=0.065ns sd=0.020ns min=0.022ns max=0.104ns {36 <= 0.063ns, 32 <= 0.084ns, 9 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=377 avg=0.089ns sd=0.011ns min=0.059ns max=0.107ns {6 <= 0.063ns, 115 <= 0.084ns, 126 <= 0.094ns, 68 <= 0.100ns, 57 <= 0.105ns} {5 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 39 CKBD12: 52 CKBD8: 7 CKBD6: 3 CKBD4: 6 CKBD3: 2 CKBD2: 2 CKBD1: 5 CKBD0: 3 
     ICGs: CKLNQD16: 11 CKLNQD12: 5 CKLNQD8: 76 CKLNQD6: 32 CKLNQD4: 4 CKLNQD3: 50 CKLNQD2: 94 CKLNQD1: 62 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
  Skew group summary after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
    skew_group clk2/CON: insertion delay [min=0.381, max=0.439, avg=0.418, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.382, 0.439} (wid=0.047 ws=0.036) (gid=0.420 gs=0.072)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:10.0 real=0:00:07.3)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        119      898.560       0.499
  Inverters                        0        0.000       0.000
  Integrated Clock Gates         334     2786.400       0.653
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      2        4.320       0.001
  All                            455     3689.280       1.153
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      7851.790
  Leaf      63390.445
  Total     71242.235
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       5501.800
  Leaf       31610.200
  Total      37112.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    1.153     1.272     2.425
  Leaf     8.254    10.695    18.949
  Total    9.407    11.966    21.374
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  10295    8.254     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         5       0.001       0.001      0.006    [0.002, 0.002, 0.001, 0.001, 0.000]
  --------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                    Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       80      0.065       0.020      0.022    0.104    {36 <= 0.063ns, 32 <= 0.084ns, 9 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}                                          -
  Leaf        0.105      377      0.089       0.011      0.059    0.107    {6 <= 0.063ns, 115 <= 0.084ns, 126 <= 0.094ns, 68 <= 0.100ns, 57 <= 0.105ns}    {5 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CKBD16      buffer     39       393.120
  CKBD12      buffer     52       411.840
  CKBD8       buffer      7        40.320
  CKBD6       buffer      3        12.960
  CKBD4       buffer      6        19.440
  CKBD3       buffer      2         5.040
  CKBD2       buffer      2         4.320
  CKBD1       buffer      5         7.200
  CKBD0       buffer      3         4.320
  CKLNQD16    icg        11       166.320
  CKLNQD12    icg         5        61.200
  CKLNQD8     icg        76       793.440
  CKLNQD6     icg        32       311.040
  CKLNQD4     icg         4        31.680
  CKLNQD3     icg        50       378.000
  CKLNQD2     icg        94       642.960
  CKLNQD1     icg        62       401.760
  CKAN2D1     logic       2         4.320
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.390     0.446     0.056       0.057         0.040           0.026           0.427        0.012     100% {0.390, 0.446}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.390     0.446     0.056       0.057         0.040           0.026           0.427        0.012     100% {0.390, 0.446}
  WC:setup.late    clk2/CON      0.381     0.439     0.058    0.057*           0.036           0.016           0.418        0.012     99.9% {0.382, 0.439}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  ---------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk2/CON      Min        0.381    core2_inst/mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_/CP
  WC:setup.late    clk2/CON      Max        0.439    core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
  ---------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 257 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -------------------------------------------------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  -------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
  WC:setup.late    0.002    0.105    0.107    N      N      auto computed  core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
  -------------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.5)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.7 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
  cell areas       : b=898.560um^2, i=0.000um^2, icg=2786.400um^2, nicg=0.000um^2, l=4.320um^2, total=3689.280um^2
  cell capacitance : b=0.499pF, i=0.000pF, icg=0.653pF, nicg=0.000pF, l=0.001pF, total=1.153pF
  sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=1.272pF, leaf=10.695pF, total=11.966pF
  wire lengths     : top=0.000um, trunk=7851.790um, leaf=63390.445um, total=71242.235um
  hp wire lengths  : top=0.000um, trunk=5501.800um, leaf=31610.200um, total=37112.000um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=5, worst=[0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.006ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=80 avg=0.065ns sd=0.020ns min=0.022ns max=0.104ns {36 <= 0.063ns, 32 <= 0.084ns, 9 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
  Leaf  : target=0.105ns count=377 avg=0.089ns sd=0.011ns min=0.059ns max=0.107ns {6 <= 0.063ns, 115 <= 0.084ns, 126 <= 0.094ns, 68 <= 0.100ns, 57 <= 0.105ns} {5 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 39 CKBD12: 52 CKBD8: 7 CKBD6: 3 CKBD4: 6 CKBD3: 2 CKBD2: 2 CKBD1: 5 CKBD0: 3 
   ICGs: CKLNQD16: 11 CKLNQD12: 5 CKLNQD8: 76 CKLNQD6: 32 CKLNQD4: 4 CKLNQD3: 50 CKLNQD2: 94 CKLNQD1: 62 
 Logics: CKAN2D1: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
Skew group summary after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.390, max=0.446, avg=0.427, sd=0.012], skew [0.056 vs 0.057], 100% {0.390, 0.446} (wid=0.052 ws=0.040) (gid=0.426 gs=0.056)
  skew_group clk2/CON: insertion delay [min=0.381, max=0.439, avg=0.418, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.382, 0.439} (wid=0.047 ws=0.036) (gid=0.420 gs=0.072)
Logging CTS constraint violations...
  Clock tree clk1 has 2 slew violations.
  Clock tree clk2 has 2 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 33 slew violations below cell core2_inst/mac_array_instance/col_idx_1__mac_col_inst/clk_gate_query_q_reg/latch (a lib_cell CKLNQD6) at (140.600,323.200), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP with a slew time target of 0.105ns. Achieved a slew time of 0.107ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 89 slew violations below cell core1_inst/psum_mem_instance/CTS_csf_buf_00356 (a lib_cell CKBD16) at (133.000,55.000), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin core1_inst/psum_mem_instance/memory5_reg_17_/CP with a slew time target of 0.105ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 33 slew violations below cell core2_inst/mac_array_instance/col_idx_2__mac_col_inst/clk_gate_query_q_reg/latch (a lib_cell CKLNQD6) at (185.800,314.200), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP with a slew time target of 0.105ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 88 slew violations below cell core1_inst/psum_mem_instance/CTS_csf_buf_00355 (a lib_cell CKBD16) at (201.200,80.200), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin core1_inst/psum_mem_instance/memory4_reg_1_/CP with a slew time target of 0.105ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.057ns for skew group clk2/CON in half corner WC:setup.late. Achieved skew of 0.058ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.2 real=0:00:00.9)
Runtime done. (took cpu=0:03:27 real=0:01:57)
Runtime Summary
===============
Clock Runtime:  (55%) Core CTS          61.41 (Init 6.48, Construction 19.11, Implementation 24.30, eGRPC 4.46, PostConditioning 4.71, Other 2.36)
Clock Runtime:  (38%) CTS services      42.17 (RefinePlace 9.24, EarlyGlobalClock 6.09, NanoRoute 24.75, ExtractRC 2.08, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          6.31 (Init 2.24, CongRepair/EGR-DP 3.67, TimingUpdate 0.40, Other 0.00)
Clock Runtime: (100%) Total            109.89

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3199.0M, totSessionCpu=2:43:10 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:10, real = 0:00:04, mem = 3203.3M, totSessionCpu=2:43:19 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3911.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=3911.7M
** Profile ** Other data :  cpu=0:00:00.4, mem=3914.9M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3921.01)
Total number of fetched objects 42535
End delay calculation. (MEM=4289.01 CPU=0:00:05.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4289.01 CPU=0:00:07.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:02.0 totSessionCpu=2:43:30 mem=4257.0M)
** Profile ** Overall slacks :  cpu=0:00:10.4, mem=4265.0M
** Profile ** DRVs :  cpu=0:00:01.3, mem=4287.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.169  | -1.169  | -0.281  | -0.426  |
|           TNS (ns):| -36.958 | -32.128 | -1.517  | -3.313  |
|    Violating Paths:|   489   |   458   |   17    |   14    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.594%
       (98.617% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4287.5M
**optDesign ... cpu = 0:00:22, real = 0:00:08, mem = 3228.2M, totSessionCpu=2:43:32 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 40233

Instance distribution across the VT partitions:

 LVT : inst = 11642 (28.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11642 (28.9%)

 HVT : inst = 28591 (71.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28591 (71.1%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 3939.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3939.0M) ***
*** Starting optimizing excluded clock nets MEM= 3939.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3939.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 457 nets with fixed/cover wires excluded.
Info: 457 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:43:34.2/0:46:54.5 (3.5), mem = 3939.0M
(I,S,L,T): WC_VIEW: 51.9254, 34.697, 1.9918, 88.6142
(I,S,L,T): WC_VIEW: 51.9254, 34.697, 1.9918, 88.6142
*** DrvOpt [finish] : cpu/real = 0:00:06.2/0:00:04.8 (1.3), totSession cpu/real = 2:43:40.4/0:46:59.2 (3.5), mem = 4067.3M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt DRV Optimization
Info: 457 nets with fixed/cover wires excluded.
Info: 457 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:43:41.7/0:47:00.0 (3.5), mem = 4067.3M
(I,S,L,T): WC_VIEW: 51.9254, 34.697, 1.9918, 88.6142
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7|    58|    -0.07|     4|     4|    -0.01|     0|     0|     0|     0|    -1.17|   -36.96|       0|       0|       0|  98.62|          |         |
|     4|    38|    -0.02|     2|     2|    -0.01|     0|     0|     0|     0|    -1.17|   -36.96|       0|       0|       5|  98.62| 0:00:00.0|  4550.4M|
|     4|    38|    -0.02|     2|     2|    -0.01|     0|     0|     0|     0|    -1.17|   -36.96|       0|       0|       0|  98.62| 0:00:00.0|  4550.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 457 constrained nets 
Layer 7 has 505 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=4550.4M) ***

*** Starting refinePlace (2:43:49 mem=4550.4M) ***
Total net bbox length = 5.314e+05 (2.367e+05 2.947e+05) (ext = 2.156e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4550.4MB
Summary Report:
Instances move: 0 (out of 39778 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.314e+05 (2.367e+05 2.947e+05) (ext = 2.156e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4550.4MB
*** Finished refinePlace (2:43:53 mem=4550.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4550.4M)


Density : 0.9862
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.2 real=0:00:04.0 mem=4550.4M) ***
(I,S,L,T): WC_VIEW: 51.9234, 34.6971, 1.99183, 88.6124
*** DrvOpt [finish] : cpu/real = 0:00:12.9/0:00:09.3 (1.4), totSession cpu/real = 2:43:54.5/0:47:09.3 (3.5), mem = 4342.4M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=4006.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=4006.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4085.9M
** Profile ** DRVs :  cpu=0:00:01.6, mem=4084.4M

------------------------------------------------------------
     Summary (cpu=0.22min real=0.15min mem=4006.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.169  | -1.169  | -0.281  | -0.426  |
|           TNS (ns):| -36.964 | -32.134 | -1.517  | -3.313  |
|    Violating Paths:|   489   |   458   |   17    |   14    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.594%
       (98.617% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4084.4M
**optDesign ... cpu = 0:00:47, real = 0:00:25, mem = 3292.6M, totSessionCpu=2:43:57 **
*** Timing NOT met, worst failing slack is -1.169
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 457 nets with fixed/cover wires excluded.
Info: 457 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:43:57.2/0:47:10.7 (3.5), mem = 4004.4M
(I,S,L,T): WC_VIEW: 51.9234, 34.6971, 1.99183, 88.6124
*info: 457 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
*info: 457 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.169 TNS Slack -36.964 Density 98.62
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.426| -3.313|
|reg2cgate |-0.281| -1.517|
|reg2reg   |-1.169|-32.134|
|HEPG      |-1.169|-33.651|
|All Paths |-1.169|-36.964|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.281ns TNS -1.517ns; reg2reg* WNS -1.169ns TNS -32.134ns; HEPG WNS -1.169ns TNS -32.134ns; all paths WNS -1.169ns TNS -36.964ns; Real time 0:02:32
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.169|   -1.169| -33.651|  -36.964|    98.62%|   0:00:01.0| 4215.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.159|   -1.159| -33.500|  -36.813|    98.61%|   0:00:01.0| 4526.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.159|   -1.159| -33.464|  -36.777|    98.61%|   0:00:00.0| 4526.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.158|   -1.158| -33.410|  -36.723|    98.61%|   0:00:01.0| 4526.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.147|   -1.147| -33.322|  -36.635|    98.61%|   0:00:00.0| 4526.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.147|   -1.147| -33.311|  -36.624|    98.61%|   0:00:01.0| 4526.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.147|   -1.147| -33.232|  -36.545|    98.61%|   0:00:00.0| 4535.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.147|   -1.147| -33.205|  -36.518|    98.61%|   0:00:00.0| 4541.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.147|   -1.147| -33.180|  -36.493|    98.61%|   0:00:00.0| 4543.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.147|   -1.147| -33.117|  -36.430|    98.61%|   0:00:00.0| 4543.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.147|   -1.147| -32.820|  -36.133|    98.61%|   0:00:00.0| 4543.9M|   WC_VIEW|reg2cgate| gclk_inst2/U3/A1                                   |
|  -1.147|   -1.147| -32.554|  -35.867|    98.61%|   0:00:01.0| 4547.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.147|   -1.147| -32.534|  -35.847|    98.61%|   0:00:00.0| 4547.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.147|   -1.147| -32.210|  -35.523|    98.61%|   0:00:00.0| 4547.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.147|   -1.147| -32.197|  -35.510|    98.61%|   0:00:00.0| 4547.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.147|   -1.147| -31.841|  -35.154|    98.61%|   0:00:00.0| 4547.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.147|   -1.147| -31.830|  -35.143|    98.61%|   0:00:01.0| 4547.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.147|   -1.147| -31.454|  -34.767|    98.61%|   0:00:00.0| 4547.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.147|   -1.147| -31.443|  -34.756|    98.61%|   0:00:00.0| 4547.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.147|   -1.147| -31.182|  -34.495|    98.61%|   0:00:00.0| 4547.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.147|   -1.147| -31.156|  -34.468|    98.61%|   0:00:01.0| 4547.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.147|   -1.147| -31.008|  -34.321|    98.61%|   0:00:00.0| 4547.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.147|   -1.147| -30.993|  -34.306|    98.61%|   0:00:00.0| 4547.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.147|   -1.147| -30.993|  -34.306|    98.61%|   0:00:01.0| 4547.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.8 real=0:00:08.0 mem=4547.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.9 real=0:00:08.0 mem=4547.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.426| -3.313|
|reg2cgate |-0.276| -0.999|
|reg2reg   |-1.147|-29.994|
|HEPG      |-1.147|-30.993|
|All Paths |-1.147|-34.306|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.276ns TNS -0.999ns; reg2reg* WNS -1.147ns TNS -29.994ns; HEPG WNS -1.147ns TNS -29.994ns; all paths WNS -1.147ns TNS -34.306ns; Real time 0:02:40
** GigaOpt Optimizer WNS Slack -1.147 TNS Slack -34.306 Density 98.61
*** Starting refinePlace (2:44:27 mem=4547.0M) ***
Total net bbox length = 5.314e+05 (2.368e+05 2.947e+05) (ext = 2.156e+04)
Density distribution unevenness ratio = 0.657%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4562.7MB
Summary Report:
Instances move: 0 (out of 39771 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.314e+05 (2.368e+05 2.947e+05) (ext = 2.156e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4562.7MB
*** Finished refinePlace (2:44:30 mem=4562.7M) ***
Finished re-routing un-routed nets (0:00:00.0 4562.7M)


Density : 0.9861
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=4562.7M) ***
** GigaOpt Optimizer WNS Slack -1.147 TNS Slack -34.306 Density 98.61
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.426| -3.313|
|reg2cgate |-0.276| -0.999|
|reg2reg   |-1.147|-29.994|
|HEPG      |-1.147|-30.993|
|All Paths |-1.147|-34.306|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 457 constrained nets 
Layer 7 has 500 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:23.7 real=0:00:11.0 mem=4562.7M) ***

(I,S,L,T): WC_VIEW: 51.9124, 34.6688, 1.99318, 88.5744
*** SetupOpt [finish] : cpu/real = 0:00:34.3/0:00:22.0 (1.6), totSession cpu/real = 2:44:31.5/0:47:32.7 (3.5), mem = 4353.2M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 457 nets with fixed/cover wires excluded.
Info: 457 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:44:31.8/0:47:33.0 (3.5), mem = 4006.2M
(I,S,L,T): WC_VIEW: 51.9124, 34.6688, 1.99318, 88.5744
*info: 457 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
*info: 457 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.147 TNS Slack -34.306 Density 98.61
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.426| -3.313|
|reg2cgate |-0.276| -0.999|
|reg2reg   |-1.147|-29.994|
|HEPG      |-1.147|-30.993|
|All Paths |-1.147|-34.306|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.276ns TNS -0.999ns; reg2reg* WNS -1.147ns TNS -29.994ns; HEPG WNS -1.147ns TNS -29.994ns; all paths WNS -1.147ns TNS -34.306ns; Real time 0:02:54
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.147|   -1.147| -30.993|  -34.306|    98.61%|   0:00:00.0| 4217.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.103|   -1.103| -30.501|  -33.814|    98.59%|   0:00:05.0| 4554.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.103|   -1.103| -30.499|  -33.811|    98.59%|   0:00:00.0| 4573.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.099|   -1.099| -30.455|  -33.768|    98.59%|   0:00:00.0| 4573.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.092|   -1.092| -30.396|  -33.709|    98.59%|   0:00:01.0| 4573.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.092|   -1.092| -30.382|  -33.695|    98.58%|   0:00:00.0| 4573.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.088|   -1.088| -30.333|  -33.646|    98.58%|   0:00:01.0| 4573.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.083|   -1.083| -30.279|  -33.592|    98.58%|   0:00:01.0| 4573.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.083|   -1.083| -30.264|  -33.577|    98.58%|   0:00:01.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.081|   -1.081| -30.207|  -33.520|    98.58%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.077|   -1.077| -30.065|  -33.377|    98.58%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.069|   -1.069| -30.024|  -33.336|    98.58%|   0:00:01.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.069|   -1.069| -29.986|  -33.299|    98.58%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.069|   -1.069| -29.969|  -33.281|    98.58%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.068|   -1.068| -29.916|  -33.228|    98.58%|   0:00:01.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.064|   -1.064| -29.862|  -33.175|    98.58%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.058|   -1.058| -29.817|  -33.130|    98.58%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.058|   -1.058| -29.817|  -33.130|    98.57%|   0:00:01.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.057|   -1.057| -29.747|  -33.060|    98.57%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.056|   -1.056| -29.677|  -32.990|    98.57%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.052|   -1.052| -29.639|  -32.951|    98.57%|   0:00:01.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.052|   -1.052| -29.614|  -32.927|    98.57%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.049|   -1.049| -29.574|  -32.887|    98.57%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.048|   -1.048| -29.534|  -32.847|    98.57%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.048|   -1.048| -29.532|  -32.845|    98.57%|   0:00:01.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.047|   -1.047| -29.447|  -32.760|    98.57%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.041|   -1.041| -29.437|  -32.750|    98.57%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.039|   -1.039| -29.380|  -32.693|    98.57%|   0:00:01.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.038|   -1.038| -29.374|  -32.687|    98.57%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.037|   -1.037| -29.301|  -32.614|    98.57%|   0:00:01.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.034|   -1.034| -29.202|  -32.515|    98.57%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.030|   -1.030| -29.144|  -32.457|    98.57%|   0:00:01.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.030|   -1.030| -29.136|  -32.449|    98.56%|   0:00:00.0| 4630.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 42524
End delay calculation. (MEM=0 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.5 REAL=0:00:02.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:13.6/0:00:03.8 (3.6), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 11 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.740|   -0.740| -27.681|  -36.743|    98.55%|   0:00:12.0| 4606.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 10 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.527|   -1.005| -24.371|  -38.599|    98.55%|   0:00:06.0| 4620.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.523|   -1.005| -24.353|  -38.580|    98.55%|   0:00:00.0| 4620.1M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.522|   -1.005| -24.323|  -38.550|    98.55%|   0:00:00.0| 4628.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.522|   -1.005| -24.320|  -38.547|    98.55%|   0:00:00.0| 4628.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.522|   -1.005| -24.320|  -38.547|    98.55%|   0:00:01.0| 4628.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:04 real=0:00:37.0 mem=4628.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.005|   -1.005| -14.227|  -38.547|    98.55%|   0:00:00.0| 4628.1M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -0.950|   -0.950| -13.854|  -38.174|    98.55%|   0:00:00.0| 4628.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -0.943|   -0.943| -13.729|  -38.048|    98.55%|   0:00:00.0| 4628.1M|   WC_VIEW|  default| psum_norm_1[4]                                     |
|  -0.900|   -0.900| -13.606|  -37.926|    98.55%|   0:00:00.0| 4628.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -0.893|   -0.893| -13.266|  -37.586|    98.55%|   0:00:00.0| 4628.1M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -0.872|   -0.872| -13.156|  -37.476|    98.55%|   0:00:00.0| 4628.1M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -0.825|   -0.825| -12.946|  -37.265|    98.55%|   0:00:00.0| 4628.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -0.820|   -0.820| -12.920|  -37.240|    98.55%|   0:00:00.0| 4631.1M|   WC_VIEW|  default| psum_norm_1[4]                                     |
|  -0.819|   -0.819| -12.894|  -37.214|    98.55%|   0:00:01.0| 4631.1M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -0.816|   -0.816| -12.857|  -37.176|    98.55%|   0:00:00.0| 4631.1M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -0.799|   -0.799| -12.819|  -37.139|    98.55%|   0:00:00.0| 4631.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -0.799|   -0.799| -12.819|  -37.139|    98.55%|   0:00:00.0| 4631.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=4631.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:05 real=0:00:38.0 mem=4631.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.799|-12.819|
|reg2cgate |-0.493| -2.108|
|reg2reg   |-0.522|-22.212|
|HEPG      |-0.522|-24.320|
|All Paths |-0.799|-37.139|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.493ns TNS -2.108ns; reg2reg* WNS -0.522ns TNS -22.211ns; HEPG WNS -0.522ns TNS -22.211ns; all paths WNS -0.799ns TNS -37.139ns; Real time 0:03:32
** GigaOpt Optimizer WNS Slack -0.799 TNS Slack -37.139 Density 98.55
*** Starting refinePlace (2:46:48 mem=4631.1M) ***
Total net bbox length = 5.322e+05 (2.372e+05 2.949e+05) (ext = 2.212e+04)
Density distribution unevenness ratio = 0.668%
Density distribution unevenness ratio = 3.715%
Move report: Timing Driven Placement moves 68346 insts, mean move: 11.20 um, max move: 131.00 um
	Max move on inst (normalizer_inst/AFIFO/FE_OFC445_rst2): (281.00, 47.80) --> (284.20, 175.60)
	Runtime: CPU: 0:00:37.9 REAL: 0:00:11.0 MEM: 4704.7MB
Move report: Detail placement moves 66621 insts, mean move: 14.82 um, max move: 246.40 um
	Max move on inst (FILLER__2_2525): (287.40, 229.60) --> (319.60, 15.40)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4710.7MB
Summary Report:
Instances move: 39694 (out of 39785 movable)
Instances flipped: 57
Mean displacement: 14.20 um
Max displacement: 164.20 um (Instance: core1_inst/kmem_instance/FE_OFC425_inst_core1_14) (78.8, 263.8) -> (93.6, 413.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 8.479e+05 (4.029e+05 4.449e+05) (ext = 2.289e+04)
Runtime: CPU: 0:00:40.8 REAL: 0:00:13.0 MEM: 4710.7MB
*** Finished refinePlace (2:47:29 mem=4710.7M) ***
Finished re-routing un-routed nets (0:00:00.9 4710.7M)


Density : 0.9859
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:52.5 real=0:00:18.0 mem=4710.7M) ***
** GigaOpt Optimizer WNS Slack -2.615 TNS Slack -189.113 Density 98.59
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.799| -12.819|
|reg2cgate |-1.064| -10.329|
|reg2reg   |-2.615|-165.965|
|HEPG      |-2.615|-176.294|
|All Paths |-2.615|-189.113|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -1.064ns TNS -10.329ns; reg2reg* WNS -2.615ns TNS -165.965ns; HEPG WNS -2.615ns TNS -165.965ns; all paths WNS -2.615ns TNS -189.113ns; Real time 0:03:50
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.615|   -2.615|-176.294| -189.113|    98.59%|   0:00:01.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.544|   -2.544|-175.826| -188.645|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.519|   -2.519|-175.634| -188.453|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.487|   -2.487|-175.541| -188.360|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.420|   -2.420|-174.798| -187.617|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.400|   -2.400|-174.787| -187.606|    98.59%|   0:00:01.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.377|   -2.377|-174.765| -187.584|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.342|   -2.342|-174.432| -187.251|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.302|   -2.302|-174.392| -187.211|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.283|   -2.283|-173.894| -186.713|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.192|   -2.192|-173.718| -186.537|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.186|   -2.186|-173.481| -186.300|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.174|   -2.174|-173.434| -186.253|    98.59%|   0:00:01.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.152|   -2.152|-173.391| -186.210|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.132|   -2.132|-172.831| -185.650|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.124|   -2.124|-172.761| -185.580|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.116|   -2.116|-172.753| -185.572|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.103|   -2.103|-172.508| -185.327|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.067|   -2.067|-172.452| -185.271|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.058|   -2.058|-172.424| -185.243|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.041|   -2.041|-171.424| -184.243|    98.59%|   0:00:01.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.017|   -2.017|-171.322| -184.141|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.007|   -2.007|-171.279| -184.098|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.998|   -1.998|-171.249| -184.068|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.977|   -1.977|-170.950| -183.769|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.969|   -1.969|-170.943| -183.762|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.958|   -1.958|-170.870| -183.689|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.943|   -1.943|-170.312| -183.131|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.932|   -1.932|-170.249| -183.068|    98.59%|   0:00:01.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.925|   -1.925|-170.156| -182.975|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.914|   -1.914|-170.146| -182.965|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.898|   -1.898|-170.012| -182.831|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.885|   -1.885|-169.992| -182.811|    98.59%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.870|   -1.870|-169.920| -182.739|    98.58%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.853|   -1.853|-169.763| -182.582|    98.58%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.849|   -1.849|-169.753| -182.572|    98.58%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.849|   -1.849|-169.405| -182.224|    98.58%|   0:00:01.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.836|   -1.836|-169.322| -182.141|    98.58%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.835|   -1.835|-169.321| -182.140|    98.58%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.820|   -1.820|-169.277| -182.096|    98.58%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.810|   -1.810|-169.267| -182.086|    98.58%|   0:00:01.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.810|   -1.810|-169.211| -182.030|    98.58%|   0:00:00.0| 4710.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.801|   -1.801|-169.154| -181.973|    98.58%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.794|   -1.794|-169.091| -181.910|    98.58%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.794|   -1.794|-169.078| -181.897|    98.58%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.783|   -1.783|-169.027| -181.846|    98.58%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.783|   -1.783|-168.584| -181.403|    98.58%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.766|   -1.766|-168.474| -181.293|    98.58%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.765|   -1.765|-168.247| -181.066|    98.58%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.755|   -1.755|-168.201| -181.020|    98.58%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.755|   -1.755|-168.198| -181.017|    98.58%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.747|   -1.747|-168.140| -180.959|    98.59%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.740|   -1.740|-168.087| -180.906|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.740|   -1.740|-168.085| -180.904|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.732|   -1.732|-168.023| -180.842|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.729|   -1.729|-168.016| -180.835|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.714|   -1.714|-167.537| -180.356|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.697|   -1.697|-167.520| -180.339|    98.59%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.689|   -1.689|-167.429| -180.248|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.680|   -1.680|-167.370| -180.189|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.679|   -1.679|-167.342| -180.161|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.668|   -1.668|-167.284| -180.103|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.668|   -1.668|-167.238| -180.057|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.653|   -1.653|-167.104| -179.923|    98.59%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.646|   -1.646|-166.560| -179.379|    98.58%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.644|   -1.644|-166.460| -179.279|    98.58%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.636|   -1.636|-166.387| -179.206|    98.58%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.636|   -1.636|-166.232| -179.051|    98.58%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.626|   -1.626|-166.154| -178.973|    98.58%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.623|   -1.623|-166.124| -178.943|    98.58%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.616|   -1.616|-166.114| -178.933|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.615|   -1.615|-165.960| -178.779|    98.59%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.606|   -1.606|-165.942| -178.761|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.605|   -1.605|-165.849| -178.668|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.597|   -1.597|-165.835| -178.654|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.589|   -1.589|-165.812| -178.631|    98.59%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.585|   -1.585|-165.746| -178.565|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.577|   -1.577|-165.694| -178.513|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.577|   -1.577|-165.568| -178.387|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.565|   -1.565|-165.494| -178.313|    98.59%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.565|   -1.565|-165.365| -178.184|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.549|   -1.549|-165.161| -177.980|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.544|   -1.544|-165.119| -177.938|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.544|   -1.544|-165.055| -177.874|    98.59%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.533|   -1.533|-165.029| -177.848|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.532|   -1.532|-164.971| -177.790|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.532|   -1.532|-164.855| -177.674|    98.59%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.527|   -1.527|-164.817| -177.636|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.517|   -1.517|-164.747| -177.566|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.512|   -1.512|-164.658| -177.477|    98.59%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.512|   -1.512|-164.602| -177.421|    98.59%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.501|   -1.501|-164.570| -177.389|    98.60%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.501|   -1.501|-164.485| -177.304|    98.60%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.493|   -1.493|-164.471| -177.290|    98.60%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.493|   -1.493|-164.083| -176.902|    98.60%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.488|   -1.488|-164.059| -176.878|    98.60%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.480|   -1.480|-163.967| -176.786|    98.60%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.480|   -1.480|-163.918| -176.737|    98.60%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.477|   -1.477|-163.896| -176.715|    98.61%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.477|   -1.477|-163.819| -176.638|    98.61%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.476|   -1.476|-163.814| -176.633|    98.61%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.475|   -1.475|-163.814| -176.633|    98.61%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.475|   -1.475|-163.816| -176.635|    98.62%|   0:00:01.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.475|   -1.475|-163.783| -176.602|    98.62%|   0:00:00.0| 4729.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 39 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.884|   -1.402|-113.582| -137.926|    98.62%|   0:00:08.0| 4696.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -0.872|   -1.402|-112.399| -136.743|    98.62%|   0:00:00.0| 4696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.872|   -1.402|-112.090| -136.434|    98.62%|   0:00:01.0| 4696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 34 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.726|   -1.999| -92.308| -126.801|    98.62%|   0:00:08.0| 4695.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.705|   -1.999| -91.928| -126.422|    98.62%|   0:00:00.0| 4695.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.698|   -1.999| -93.269| -127.762|    98.62%|   0:00:00.0| 4697.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.698|   -1.999| -93.181| -127.674|    98.62%|   0:00:00.0| 4697.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.698|   -1.999| -93.181| -127.674|    98.62%|   0:00:00.0| 4697.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:27 real=0:00:40.0 mem=4697.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.999|   -1.999| -34.494| -127.674|    98.62%|   0:00:00.0| 4697.8M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.995|   -1.995| -34.464| -127.645|    98.62%|   0:00:00.0| 4697.8M|   WC_VIEW|  default| psum_norm_1[4]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=4697.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:28 real=0:00:40.0 mem=4697.8M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.995| -34.464|
|reg2cgate |-0.695| -10.024|
|reg2reg   |-0.698| -83.157|
|HEPG      |-0.698| -93.181|
|All Paths |-1.995|-127.645|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.695ns TNS -10.024ns; reg2reg* WNS -0.698ns TNS -83.158ns; HEPG WNS -0.698ns TNS -83.158ns; all paths WNS -1.995ns TNS -127.646ns; Real time 0:04:30
** GigaOpt Optimizer WNS Slack -1.995 TNS Slack -127.645 Density 98.62
*** Starting refinePlace (2:49:10 mem=4697.8M) ***
Total net bbox length = 8.506e+05 (4.042e+05 4.463e+05) (ext = 2.289e+04)
Density distribution unevenness ratio = 1.125%
Density distribution unevenness ratio = 3.210%
Move report: Timing Driven Placement moves 68298 insts, mean move: 9.95 um, max move: 162.60 um
	Max move on inst (normalizer_inst/U10765): (487.60, 373.60) --> (467.20, 231.40)
	Runtime: CPU: 0:00:37.9 REAL: 0:00:11.0 MEM: 4767.8MB
Move report: Detail placement moves 66637 insts, mean move: 12.87 um, max move: 403.20 um
	Max move on inst (FILLER__1_4030): (535.80, 33.40) --> (535.80, 436.60)
	Runtime: CPU: 0:00:09.5 REAL: 0:00:06.0 MEM: 4759.8MB
Summary Report:
Instances move: 39681 (out of 39845 movable)
Instances flipped: 90
Mean displacement: 13.69 um
Max displacement: 380.00 um (Instance: normalizer_inst/U11257) (502.4, 71.2) -> (491.4, 440.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 9.426e+05 (3.067e+05 6.360e+05) (ext = 2.265e+04)
Runtime: CPU: 0:00:47.6 REAL: 0:00:17.0 MEM: 4759.8MB
*** Finished refinePlace (2:49:58 mem=4759.8M) ***
Finished re-routing un-routed nets (0:00:01.0 4759.9M)


Density : 0.9872
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:59.3 real=0:00:22.0 mem=4759.9M) ***
** GigaOpt Optimizer WNS Slack -1.987 TNS Slack -106.429 Density 98.72
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.709|   -1.987| -72.091| -106.429|    98.72%|   0:00:01.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.683|   -1.987| -71.903| -106.241|    98.72%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.669|   -1.987| -71.754| -106.092|    98.72%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.642|   -1.987| -71.183| -105.521|    98.72%|   0:00:01.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.600|   -1.987| -71.057| -105.395|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.590|   -1.987| -70.965| -105.303|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.568|   -1.987| -70.951| -105.289|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.531|   -1.987| -70.667| -105.005|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.511|   -1.987| -70.460| -104.798|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.497|   -1.987| -70.305| -104.643|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.481|   -1.987| -70.277| -104.616|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.460|   -1.987| -70.067| -104.405|    98.71%|   0:00:01.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.452|   -1.987| -69.499| -103.837|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.441|   -1.987| -69.257| -103.595|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.433|   -1.987| -69.047| -103.385|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.424|   -1.987| -69.012| -103.350|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.409|   -1.987| -68.982| -103.321|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.401|   -1.987| -68.574| -102.912|    98.71%|   0:00:01.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.401|   -1.987| -68.566| -102.904|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.392|   -1.987| -68.515| -102.853|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.386|   -1.987| -68.507| -102.845|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.386|   -1.987| -68.502| -102.840|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.368|   -1.987| -68.440| -102.778|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.366|   -1.987| -68.221| -102.559|    98.71%|   0:00:01.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.352|   -1.987| -68.187| -102.525|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.352|   -1.987| -68.080| -102.418|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.349|   -1.987| -68.066| -102.404|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.349|   -1.987| -68.066| -102.404|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.4 real=0:00:05.0 mem=4759.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.987|   -1.987| -34.338| -102.404|    98.71%|   0:00:01.0| 4759.8M|   WC_VIEW|  default| psum_norm_1[4]                                     |
|  -1.987|   -1.987| -34.338| -102.404|    98.71%|   0:00:00.0| 4759.8M|   WC_VIEW|  default| psum_norm_1[4]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4759.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.8 real=0:00:06.0 mem=4759.8M) ***
*** Starting refinePlace (2:50:22 mem=4759.9M) ***
Total net bbox length = 9.413e+05 (3.067e+05 6.346e+05) (ext = 2.265e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4759.8MB
Summary Report:
Instances move: 0 (out of 39834 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.413e+05 (3.067e+05 6.346e+05) (ext = 2.265e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4759.8MB
*** Finished refinePlace (2:50:26 mem=4759.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4759.9M)


Density : 0.9871
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4759.9M) ***
** GigaOpt Optimizer WNS Slack -1.987 TNS Slack -102.404 Density 98.71
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.987| -34.338|
|reg2cgate |-0.687|  -2.976|
|reg2reg   |-1.349| -65.090|
|HEPG      |-1.349| -68.066|
|All Paths |-1.987|-102.404|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 423 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:05:45 real=0:02:09 mem=4759.9M) ***

(I,S,L,T): WC_VIEW: 52.3632, 46.9529, 1.99487, 101.311
*** SetupOpt [finish] : cpu/real = 0:05:55.8/0:02:19.0 (2.6), totSession cpu/real = 2:50:27.6/0:49:52.0 (3.4), mem = 4550.4M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:50:27.9/0:49:52.3 (3.4), mem = 4140.4M
(I,S,L,T): WC_VIEW: 52.3632, 46.9529, 1.99487, 101.311
*info: 551 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
*info: 457 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.987 TNS Slack -102.404 Density 98.71
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.987| -34.338|
|reg2cgate |-0.687|  -2.976|
|reg2reg   |-1.349| -65.090|
|HEPG      |-1.349| -68.066|
|All Paths |-1.987|-102.404|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.687ns TNS -2.976ns; reg2reg* WNS -1.349ns TNS -65.090ns; HEPG WNS -1.349ns TNS -65.090ns; all paths WNS -1.987ns TNS -102.404ns; Real time 0:05:14
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.349|   -1.987| -68.066| -102.404|    98.71%|   0:00:00.0| 4351.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.334|   -1.987| -67.807| -102.145|    98.71%|   0:00:01.0| 4660.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.317|   -1.987| -67.512| -101.850|    98.71%|   0:00:00.0| 4660.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.307|   -1.987| -67.005| -101.343|    98.71%|   0:00:01.0| 4660.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.296|   -1.987| -66.971| -101.309|    98.71%|   0:00:00.0| 4660.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.288|   -1.987| -66.917| -101.255|    98.71%|   0:00:00.0| 4660.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.277|   -1.987| -66.888| -101.226|    98.71%|   0:00:00.0| 4660.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.274|   -1.987| -66.863| -101.201|    98.71%|   0:00:00.0| 4669.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.273|   -1.987| -66.854| -101.192|    98.71%|   0:00:01.0| 4669.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.267|   -1.987| -66.842| -101.180|    98.71%|   0:00:00.0| 4672.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.262|   -1.987| -66.534| -100.872|    98.71%|   0:00:00.0| 4672.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.262|   -1.987| -66.533| -100.871|    98.71%|   0:00:00.0| 4672.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.258|   -1.987| -66.519| -100.857|    98.71%|   0:00:00.0| 4672.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.252|   -1.987| -66.510| -100.848|    98.71%|   0:00:01.0| 4672.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.251|   -1.987| -66.385| -100.723|    98.71%|   0:00:00.0| 4672.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.251|   -1.987| -66.120| -100.458|    98.71%|   0:00:00.0| 4672.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.242|   -1.987| -66.098| -100.437|    98.71%|   0:00:00.0| 4672.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.240|   -1.987| -66.097| -100.435|    98.71%|   0:00:00.0| 4672.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.217|   -1.987| -66.050| -100.388|    98.71%|   0:00:01.0| 4672.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.210|   -1.987| -65.700| -100.038|    98.71%|   0:00:00.0| 4672.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.190|   -1.987| -65.654|  -99.992|    98.71%|   0:00:00.0| 4672.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.190|   -1.987| -65.370|  -99.708|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.190|   -1.987| -65.329|  -99.667|    98.71%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.188|   -1.987| -65.293|  -99.632|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.188|   -1.987| -64.868|  -99.206|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.188|   -1.987| -64.807|  -99.145|    98.71%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.188|   -1.987| -64.627|  -98.965|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -64.481|  -98.820|    98.71%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.925|  -98.263|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.188|   -1.987| -63.757|  -98.095|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.677|  -98.016|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.591|  -97.930|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.587|  -97.925|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.320|  -97.658|    98.71%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.314|  -97.652|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.222|  -97.561|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.214|  -97.552|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.195|  -97.533|    98.71%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.176|  -97.514|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.173|  -97.511|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.157|  -97.495|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.153|  -97.491|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.987| -63.028|  -97.366|    98.71%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.987| -62.957|  -97.295|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.987| -62.901|  -97.239|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.987| -62.855|  -97.193|    98.71%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.987| -62.821|  -97.159|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.987| -62.817|  -97.155|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.987| -62.728|  -97.066|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.987| -62.631|  -96.969|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.188|   -1.987| -62.505|  -96.843|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.188|   -1.987| -62.492|  -96.830|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.188|   -1.987| -62.424|  -96.762|    98.71%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.987| -62.369|  -96.707|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.987| -62.310|  -96.648|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.188|   -1.987| -62.296|  -96.634|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.188|   -1.987| -62.268|  -96.606|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.188|   -1.987| -62.250|  -96.589|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.188|   -1.987| -62.214|  -96.552|    98.71%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.188|   -1.987| -62.171|  -96.509|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.188|   -1.987| -62.138|  -96.477|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.188|   -1.987| -61.984|  -96.322|    98.71%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.188|   -1.987| -61.979|  -96.317|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.188|   -1.987| -61.971|  -96.310|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.188|   -1.987| -61.956|  -96.294|    98.70%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.188|   -1.987| -61.910|  -96.248|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.987| -61.883|  -96.221|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.188|   -1.987| -61.864|  -96.203|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.188|   -1.987| -61.800|  -96.138|    98.70%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.188|   -1.987| -61.794|  -96.132|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.188|   -1.987| -61.767|  -96.105|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.987| -61.762|  -96.101|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.987| -61.754|  -96.092|    98.70%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.188|   -1.987| -61.640|  -95.978|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.188|   -1.987| -61.621|  -95.960|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.188|   -1.987| -61.614|  -95.952|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.188|   -1.987| -61.611|  -95.949|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.188|   -1.987| -61.495|  -95.833|    98.70%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.188|   -1.987| -61.459|  -95.798|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.188|   -1.987| -61.438|  -95.777|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.188|   -1.987| -62.644|  -96.982|    98.71%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.188|   -1.987| -62.633|  -96.971|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.188|   -1.987| -62.630|  -96.968|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.987| -62.541|  -96.879|    98.70%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.188|   -1.987| -62.508|  -96.846|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.188|   -1.987| -61.860|  -96.198|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.188|   -1.987| -61.412|  -95.751|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.188|   -1.987| -61.398|  -95.736|    98.70%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.188|   -1.987| -61.390|  -95.728|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.188|   -1.987| -61.381|  -95.719|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.188|   -1.987| -61.346|  -95.684|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.188|   -1.987| -61.333|  -95.672|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.188|   -1.987| -61.319|  -95.657|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.188|   -1.987| -61.303|  -95.641|    98.70%|   0:00:01.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.188|   -1.987| -61.144|  -95.482|    98.70%|   0:00:00.0| 4694.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.188|   -1.987| -61.128|  -95.466|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.188|   -1.987| -60.414|  -94.752|    98.70%|   0:00:01.0| 4713.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.188|   -1.987| -60.395|  -94.733|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.188|   -1.987| -60.385|  -94.723|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.188|   -1.987| -60.015|  -94.353|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.188|   -1.987| -60.005|  -94.343|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.188|   -1.987| -59.895|  -94.233|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.188|   -1.987| -59.862|  -94.200|    98.70%|   0:00:01.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.188|   -1.987| -59.794|  -94.132|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.188|   -1.987| -59.678|  -94.016|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.188|   -1.987| -59.427|  -93.765|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.188|   -1.987| -58.618|  -92.956|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.188|   -1.987| -58.544|  -92.882|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.188|   -1.987| -58.463|  -92.801|    98.71%|   0:00:01.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.188|   -1.987| -58.357|  -92.695|    98.71%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.188|   -1.987| -58.307|  -92.646|    98.71%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.188|   -1.987| -58.277|  -92.615|    98.71%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.188|   -1.987| -58.256|  -92.594|    98.71%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.188|   -1.987| -58.207|  -92.545|    98.71%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.188|   -1.987| -57.775|  -92.113|    98.71%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.188|   -1.987| -57.693|  -92.031|    98.71%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.188|   -1.987| -57.361|  -91.700|    98.71%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.188|   -1.987| -56.943|  -91.281|    98.71%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.188|   -1.987| -56.853|  -91.191|    98.71%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.188|   -1.987| -56.621|  -90.959|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.188|   -1.987| -55.946|  -90.284|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.188|   -1.987| -55.828|  -90.166|    98.70%|   0:00:01.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.188|   -1.987| -55.677|  -90.016|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.188|   -1.987| -55.279|  -89.617|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.188|   -1.987| -55.189|  -89.527|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.188|   -1.987| -54.922|  -89.260|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.188|   -1.987| -54.769|  -89.107|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.188|   -1.987| -54.506|  -88.844|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.188|   -1.987| -54.428|  -88.766|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.188|   -1.987| -53.669|  -88.007|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.188|   -1.987| -53.479|  -87.817|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.188|   -1.987| -52.306|  -86.644|    98.70%|   0:00:01.0| 4713.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.188|   -1.987| -51.980|  -86.318|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -1.188|   -1.987| -51.950|  -86.288|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -1.188|   -1.987| -51.094|  -85.432|    98.70%|   0:00:00.0| 4713.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.188|   -1.987| -51.090|  -85.428|    98.70%|   0:00:01.0| 4713.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.188|   -1.987| -49.393|  -83.731|    98.70%|   0:00:00.0| 4751.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.188|   -1.987| -49.319|  -83.657|    98.71%|   0:00:00.0| 4751.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.188|   -1.987| -49.262|  -83.600|    98.71%|   0:00:00.0| 4751.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.188|   -1.987| -49.208|  -83.546|    98.71%|   0:00:00.0| 4751.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.188|   -1.987| -48.795|  -83.133|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__2__8_/D               |
|  -1.188|   -1.987| -48.790|  -83.128|    98.71%|   0:00:01.0| 4739.7M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__2__8_/D               |
|  -1.188|   -1.987| -48.787|  -83.125|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__2__8_/D               |
|  -1.188|   -1.987| -47.722|  -82.060|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.188|   -1.987| -47.660|  -81.998|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.188|   -1.987| -47.376|  -81.714|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.188|   -1.987| -46.630|  -80.968|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__7_/D               |
|  -1.188|   -1.987| -46.591|  -80.929|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__7_/D               |
|  -1.188|   -1.987| -46.217|  -80.555|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__7_/D               |
|  -1.188|   -1.987| -45.239|  -79.577|    98.71%|   0:00:01.0| 4739.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.188|   -1.987| -45.218|  -79.557|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.188|   -1.987| -44.814|  -79.152|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.188|   -1.987| -44.794|  -79.132|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.188|   -1.987| -44.748|  -79.086|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.188|   -1.987| -44.318|  -78.656|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.188|   -1.987| -44.292|  -78.630|    98.71%|   0:00:01.0| 4739.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -1.188|   -1.987| -44.277|  -78.615|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.188|   -1.987| -44.256|  -78.594|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.188|   -1.987| -44.256|  -78.594|    98.71%|   0:00:00.0| 4739.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:40 real=0:00:37.0 mem=4739.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:40 real=0:00:37.0 mem=4739.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.987|-34.338|
|reg2cgate |-0.687| -2.671|
|reg2reg   |-1.188|-41.586|
|HEPG      |-1.188|-44.256|
|All Paths |-1.987|-78.594|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.687ns TNS -2.671ns; reg2reg* WNS -1.188ns TNS -41.587ns; HEPG WNS -1.188ns TNS -41.587ns; all paths WNS -1.987ns TNS -78.595ns; Real time 0:05:51
** GigaOpt Optimizer WNS Slack -1.987 TNS Slack -78.594 Density 98.71
*** Starting refinePlace (2:52:20 mem=4739.8M) ***
Total net bbox length = 9.407e+05 (3.067e+05 6.340e+05) (ext = 2.265e+04)
Density distribution unevenness ratio = 1.007%
Density distribution unevenness ratio = 3.899%
Move report: Timing Driven Placement moves 68252 insts, mean move: 11.45 um, max move: 282.80 um
	Max move on inst (normalizer_inst/U11257): (491.40, 440.20) --> (504.20, 170.20)
	Runtime: CPU: 0:00:43.3 REAL: 0:00:13.0 MEM: 4755.8MB
Move report: Detail placement moves 66920 insts, mean move: 15.80 um, max move: 455.60 um
	Max move on inst (FILLER__1_2340): (451.60, 10.00) --> (475.20, 442.00)
	Runtime: CPU: 0:00:09.1 REAL: 0:00:06.0 MEM: 4755.8MB
Summary Report:
Instances move: 39618 (out of 39820 movable)
Instances flipped: 53
Mean displacement: 18.12 um
Max displacement: 412.60 um (Instance: normalizer_inst/U11439) (491.8, 443.8) -> (519.2, 58.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.360e+06 (3.760e+05 9.843e+05) (ext = 2.370e+04)
Runtime: CPU: 0:00:52.6 REAL: 0:00:19.0 MEM: 4755.8MB
*** Finished refinePlace (2:53:12 mem=4755.8M) ***
Finished re-routing un-routed nets (0:00:01.1 4755.8M)


Density : 0.9871
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:06 real=0:00:23.0 mem=4755.8M) ***
** GigaOpt Optimizer WNS Slack -2.541 TNS Slack -534.937 Density 98.71
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.541|   -2.541|-500.315| -534.937|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.492|   -2.492|-499.925| -534.547|    98.71%|   0:00:01.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.127|   -2.127|-498.954| -533.576|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.106|   -2.106|-498.728| -533.350|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.066|   -2.066|-498.420| -533.042|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.965|   -1.987|-498.306| -532.929|    98.71%|   0:00:01.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.845|   -1.987|-497.586| -532.208|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.831|   -1.987|-497.571| -532.193|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.810|   -1.987|-497.460| -532.083|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.790|   -1.987|-497.328| -531.950|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.765|   -1.987|-496.887| -531.509|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.746|   -1.987|-496.858| -531.480|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.736|   -1.987|-493.945| -528.567|    98.71%|   0:00:01.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.700|   -1.987|-493.669| -528.291|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.692|   -1.987|-488.922| -523.544|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.671|   -1.987|-488.901| -523.523|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.655|   -1.987|-488.885| -523.507|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.639|   -1.987|-488.060| -522.682|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.621|   -1.987|-487.905| -522.527|    98.71%|   0:00:01.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.610|   -1.987|-487.263| -521.885|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.594|   -1.987|-486.838| -521.460|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.577|   -1.987|-486.738| -521.360|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.565|   -1.987|-486.593| -521.215|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.556|   -1.987|-484.043| -518.665|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.546|   -1.987|-483.764| -518.387|    98.71%|   0:00:01.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.513|   -1.987|-483.600| -518.222|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.502|   -1.987|-483.539| -518.161|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.491|   -1.987|-483.478| -518.100|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.465|   -1.987|-482.344| -516.966|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.458|   -1.987|-482.107| -516.729|    98.71%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.450|   -1.987|-481.881| -516.503|    98.71%|   0:00:01.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.441|   -1.987|-481.701| -516.323|    98.70%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.426|   -1.987|-481.662| -516.284|    98.70%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.413|   -1.987|-479.159| -513.782|    98.70%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.408|   -1.987|-476.911| -511.533|    98.70%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.400|   -1.987|-476.840| -511.462|    98.70%|   0:00:01.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.386|   -1.987|-476.730| -511.353|    98.70%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.379|   -1.987|-474.680| -509.302|    98.70%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.371|   -1.987|-474.514| -509.136|    98.70%|   0:00:01.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.364|   -1.987|-474.250| -508.873|    98.70%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.362|   -1.987|-474.197| -508.819|    98.70%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.351|   -1.987|-474.156| -508.779|    98.70%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.346|   -1.987|-474.123| -508.745|    98.70%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.346|   -1.987|-474.047| -508.669|    98.70%|   0:00:01.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.341|   -1.987|-474.035| -508.657|    98.70%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.341|   -1.987|-473.994| -508.616|    98.70%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.341|   -1.987|-473.994| -508.616|    98.70%|   0:00:00.0| 4755.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:21.3 real=0:00:09.0 mem=4755.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.4 real=0:00:09.0 mem=4755.8M) ***
** GigaOpt Optimizer WNS Slack -1.987 TNS Slack -508.616 Density 98.70
*** Starting refinePlace (2:53:49 mem=4755.8M) ***
Total net bbox length = 1.359e+06 (3.760e+05 9.833e+05) (ext = 2.370e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 4755.8MB
Summary Report:
Instances move: 0 (out of 39815 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.359e+06 (3.760e+05 9.833e+05) (ext = 2.370e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:01.0 MEM: 4755.8MB
*** Finished refinePlace (2:53:52 mem=4755.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4755.8M)


Density : 0.9870
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4755.8M) ***
** GigaOpt Optimizer WNS Slack -1.987 TNS Slack -508.616 Density 98.70
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.987| -36.432|
|reg2cgate |-1.307| -26.172|
|reg2reg   |-1.341|-447.822|
|HEPG      |-1.341|-473.994|
|All Paths |-1.987|-508.616|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 465 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:15 real=0:01:15 mem=4755.8M) ***

(I,S,L,T): WC_VIEW: 52.7133, 53.7691, 1.99887, 108.481
*** SetupOpt [finish] : cpu/real = 0:03:26.0/0:01:24.9 (2.4), totSession cpu/real = 2:53:53.9/0:51:17.2 (3.4), mem = 4546.3M
End: GigaOpt Optimization in TNS mode
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:53:55.0/0:51:18.3 (3.4), mem = 4370.3M
(I,S,L,T): WC_VIEW: 52.7133, 53.7691, 1.99887, 108.481
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.987  TNS Slack -508.616 Density 98.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.70%|        -|  -1.987|-508.616|   0:00:00.0| 4370.3M|
|    98.66%|       59|  -1.987|-508.508|   0:00:03.0| 4675.5M|
|    98.66%|      346|  -1.987|-508.232|   0:00:03.0| 4675.5M|
|    98.42%|      297|  -1.987|-507.370|   0:00:04.0| 4675.5M|
|    96.87%|     3817|  -1.987|-506.360|   0:00:17.0| 4675.5M|
|    96.79%|      134|  -1.987|-506.372|   0:00:01.0| 4675.5M|
|    96.79%|        8|  -1.987|-506.372|   0:00:01.0| 4675.5M|
|    96.79%|        0|  -1.987|-506.372|   0:00:00.0| 4675.5M|
|    96.79%|        8|  -1.987|-506.353|   0:00:01.0| 4675.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.987  TNS Slack -506.353 Density 96.79
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 101 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:29) (real = 0:00:32.0) **
*** Starting refinePlace (2:55:24 mem=4675.5M) ***
Total net bbox length = 1.350e+06 (3.757e+05 9.739e+05) (ext = 2.370e+04)
Move report: Detail placement moves 65 insts, mean move: 2.13 um, max move: 6.80 um
	Max move on inst (normalizer_inst/U7805): (385.00, 92.80) --> (390.00, 91.00)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4703.0MB
Summary Report:
Instances move: 58 (out of 39440 movable)
Instances flipped: 6
Mean displacement: 2.11 um
Max displacement: 6.80 um (Instance: normalizer_inst/U7805) (385, 92.8) -> (390, 91)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
Total net bbox length = 1.350e+06 (3.757e+05 9.739e+05) (ext = 2.370e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4703.0MB
*** Finished refinePlace (2:55:27 mem=4703.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4703.0M)


Density : 0.9679
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4703.0M) ***
(I,S,L,T): WC_VIEW: 50.0524, 50.9992, 1.93548, 102.987
*** AreaOpt [finish] : cpu/real = 0:01:33.9/0:00:35.1 (2.7), totSession cpu/real = 2:55:28.9/0:51:53.3 (3.4), mem = 4703.0M
End: Area Reclaim Optimization (cpu=0:01:34, real=0:00:35, mem=4163.05M, totSessionCpu=2:55:29).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4204.79 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4204.79 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 457  Num Prerouted Wires = 39957
[NR-eGR] Read numTotalNets=41809  numIgnoredNets=457
[NR-eGR] There are 94 clock nets ( 94 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41258 
[NR-eGR] Rule id: 1  Nets: 94 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 101 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.159380e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 94 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.30% V. EstWL: 1.231380e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 41157 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.02% H + 0.67% V. EstWL: 1.375004e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-13)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      2562( 2.85%)       463( 0.52%)        69( 0.08%)         2( 0.00%)   ( 3.44%) 
[NR-eGR]      M3  (3)       315( 0.34%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]      M4  (4)       884( 1.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 1.06%) 
[NR-eGR]      M5  (5)        27( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M6  (6)       457( 0.50%)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.51%) 
[NR-eGR]      M7  (7)         8( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         7( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             4260( 0.68%)       476( 0.08%)        69( 0.01%)         2( 0.00%)   ( 0.76%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.28% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.43% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 1.890000e+00um, number of vias: 131577
[NR-eGR]     M2  (2V) length: 3.450730e+05um, number of vias: 184868
[NR-eGR]     M3  (3H) length: 2.998081e+05um, number of vias: 38531
[NR-eGR]     M4  (4V) length: 2.743520e+05um, number of vias: 20416
[NR-eGR]     M5  (5H) length: 1.238230e+05um, number of vias: 11112
[NR-eGR]     M6  (6V) length: 3.514277e+05um, number of vias: 1700
[NR-eGR]     M7  (7H) length: 1.168120e+04um, number of vias: 1791
[NR-eGR]     M8  (8V) length: 6.842781e+04um, number of vias: 0
[NR-eGR] Total length: 1.474595e+06um, number of vias: 389995
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.372000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.47 sec, Real: 2.30 sec, Curr Mem: 4118.43 MB )
Extraction called for design 'dualcore' of instances=68633 and nets=41929 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4104.430M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         29.57 |         31.93 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 29.57, normalized total congestion hotspot area = 31.93 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   476.20    44.20   533.80    87.40 |       30.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   476.20    87.40   505.00   116.20 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   159.40    44.20   188.20    73.00 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   433.00    44.20   461.80    73.00 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4120.63)
Total number of fetched objects 42196
End delay calculation. (MEM=4494.63 CPU=0:00:06.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4494.63 CPU=0:00:08.5 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:55:48.0/0:52:01.5 (3.4), mem = 4462.6M
(I,S,L,T): WC_VIEW: 50.3191, 55.23, 1.93548, 107.485
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   526|  2147|    -0.69|   515|   515|    -0.04|     0|     0|     0|     0|    -1.96|  -633.38|       0|       0|       0|  96.79|          |         |
|   276|  1199|    -0.32|   279|   279|    -0.04|     0|     0|     0|     0|    -1.96|  -563.47|       0|       0|     266|  96.79| 0:00:02.0|  4761.0M|
|   275|  1195|    -0.32|   278|   278|    -0.04|     0|     0|     0|     0|    -1.96|  -563.47|       0|       0|       1|  96.79| 0:00:01.0|  4761.0M|
|   275|  1195|    -0.32|   278|   278|    -0.04|     0|     0|     0|     0|    -1.96|  -563.47|       0|       0|       0|  96.79| 0:00:01.0|  4761.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 63 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 304 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:34.5 real=0:00:06.0 mem=4761.0M) ***

*** Starting refinePlace (2:56:31 mem=4761.0M) ***
Total net bbox length = 1.350e+06 (3.757e+05 9.739e+05) (ext = 2.370e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 4761.0MB
Summary Report:
Instances move: 0 (out of 39440 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.350e+06 (3.757e+05 9.739e+05) (ext = 2.370e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 4761.0MB
*** Finished refinePlace (2:56:35 mem=4761.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4761.0M)


Density : 0.9679
Max route overflow : 0.0043


*** Finish Physical Update (cpu=0:00:05.7 real=0:00:03.0 mem=4761.0M) ***
(I,S,L,T): WC_VIEW: 50.2695, 55.2231, 1.93675, 107.429
*** DrvOpt [finish] : cpu/real = 0:00:48.4/0:00:15.4 (3.1), totSession cpu/real = 2:56:36.4/0:52:16.9 (3.4), mem = 4553.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -1.334 -> -1.713 (bump = 0.379)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:56:37.0/0:52:17.5 (3.4), mem = 4553.0M
(I,S,L,T): WC_VIEW: 50.2695, 55.2231, 1.93675, 107.429
*info: 551 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
*info: 457 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.956 TNS Slack -563.469 Density 96.79
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.956| -33.649|
|reg2cgate |-0.994| -25.971|
|reg2reg   |-1.700|-504.457|
|HEPG      |-1.700|-530.428|
|All Paths |-1.956|-563.469|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.994ns TNS -25.971ns; reg2reg* WNS -1.700ns TNS -504.456ns; HEPG WNS -1.700ns TNS -504.456ns; all paths WNS -1.956ns TNS -563.468ns; Real time 0:07:39
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.700|   -1.956|-530.428| -563.469|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.658|   -1.956|-529.899| -562.940|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.643|   -1.956|-529.669| -562.710|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.605|   -1.956|-529.569| -562.610|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.593|   -1.956|-529.293| -562.334|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.585|   -1.956|-528.724| -561.766|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.575|   -1.956|-528.659| -561.700|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.560|   -1.956|-528.460| -561.501|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.538|   -1.956|-528.306| -561.347|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.515|   -1.956|-527.964| -561.005|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.498|   -1.956|-527.942| -560.983|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.490|   -1.956|-527.886| -560.927|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.481|   -1.956|-527.260| -560.301|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.472|   -1.956|-527.244| -560.285|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.465|   -1.956|-527.073| -560.114|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.455|   -1.956|-527.063| -560.104|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.440|   -1.956|-526.971| -560.012|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.430|   -1.956|-526.884| -559.925|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.422|   -1.956|-526.584| -559.625|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.414|   -1.956|-526.385| -559.426|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.402|   -1.956|-526.326| -559.367|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.391|   -1.956|-526.244| -559.285|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.383|   -1.956|-526.110| -559.151|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.379|   -1.956|-525.644| -558.685|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.379|   -1.956|-525.551| -558.592|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.379|   -1.956|-525.551| -558.592|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.7 real=0:00:06.0 mem=4761.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.956|   -1.956| -33.649| -558.592|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  default| psum_norm_1[4]                                     |
|  -1.946|   -1.946| -33.290| -558.233|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=4761.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.4 real=0:00:07.0 mem=4761.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -33.290|
|reg2cgate |-0.994| -25.971|
|reg2reg   |-1.379|-499.580|
|HEPG      |-1.379|-525.551|
|All Paths |-1.946|-558.233|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.994ns TNS -25.971ns; reg2reg* WNS -1.379ns TNS -499.579ns; HEPG WNS -1.379ns TNS -499.579ns; all paths WNS -1.946ns TNS -558.232ns; Real time 0:07:46
** GigaOpt Optimizer WNS Slack -1.946 TNS Slack -558.233 Density 96.79
*** Starting refinePlace (2:57:00 mem=4761.0M) ***
Total net bbox length = 1.338e+06 (3.752e+05 9.628e+05) (ext = 2.414e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4761.0MB
Summary Report:
Instances move: 0 (out of 39438 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.338e+06 (3.752e+05 9.628e+05) (ext = 2.414e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4761.0MB
*** Finished refinePlace (2:57:04 mem=4761.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4761.0M)


Density : 0.9679
Max route overflow : 0.0043


*** Finish Physical Update (cpu=0:00:05.6 real=0:00:03.0 mem=4761.0M) ***
** GigaOpt Optimizer WNS Slack -1.946 TNS Slack -558.233 Density 96.79
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -33.290|
|reg2cgate |-0.994| -25.971|
|reg2reg   |-1.379|-499.580|
|HEPG      |-1.379|-525.551|
|All Paths |-1.946|-558.233|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:18.3 real=0:00:11.0 mem=4761.0M) ***

(I,S,L,T): WC_VIEW: 50.251, 54.5805, 1.93675, 106.768
*** SetupOpt [finish] : cpu/real = 0:00:29.1/0:00:21.6 (1.4), totSession cpu/real = 2:57:06.1/0:52:39.1 (3.4), mem = 4553.0M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.334 -> -1.409 (bump = 0.075)
Begin: GigaOpt nonLegal postEco optimization
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:57:06.7/0:52:39.7 (3.4), mem = 4553.0M
(I,S,L,T): WC_VIEW: 50.251, 54.5805, 1.93675, 106.768
*info: 551 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
*info: 457 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.946 TNS Slack -558.233 Density 96.79
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -33.290|
|reg2cgate |-0.994| -25.971|
|reg2reg   |-1.379|-499.580|
|HEPG      |-1.379|-525.551|
|All Paths |-1.946|-558.233|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.994ns TNS -25.971ns; reg2reg* WNS -1.379ns TNS -499.579ns; HEPG WNS -1.379ns TNS -499.579ns; all paths WNS -1.946ns TNS -558.232ns; Real time 0:08:00
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.379|   -1.946|-525.551| -558.233|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.379|   -1.946|-525.551| -558.233|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4761.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.946|   -1.946| -33.290| -558.233|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.946|   -1.946| -33.290| -558.233|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4761.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:02.0 mem=4761.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -33.290|
|reg2cgate |-0.994| -25.971|
|reg2reg   |-1.379|-499.580|
|HEPG      |-1.379|-525.551|
|All Paths |-1.946|-558.233|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.994ns TNS -25.971ns; reg2reg* WNS -1.379ns TNS -499.579ns; HEPG WNS -1.379ns TNS -499.579ns; all paths WNS -1.946ns TNS -558.232ns; Real time 0:08:02
** GigaOpt Optimizer WNS Slack -1.946 TNS Slack -558.233 Density 96.79
*** Starting refinePlace (2:57:18 mem=4761.0M) ***
Total net bbox length = 1.338e+06 (3.752e+05 9.628e+05) (ext = 2.414e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 4761.0MB
Summary Report:
Instances move: 0 (out of 39438 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.338e+06 (3.752e+05 9.628e+05) (ext = 2.414e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 4761.0MB
*** Finished refinePlace (2:57:19 mem=4761.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4761.0M)


Density : 0.9679
Max route overflow : 0.0043


*** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=4761.0M) ***
** GigaOpt Optimizer WNS Slack -1.946 TNS Slack -558.233 Density 96.79
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -33.290|
|reg2cgate |-0.994| -25.971|
|reg2reg   |-1.379|-499.580|
|HEPG      |-1.379|-525.551|
|All Paths |-1.946|-558.233|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.994ns TNS -25.971ns; reg2reg* WNS -1.379ns TNS -499.579ns; HEPG WNS -1.379ns TNS -499.579ns; all paths WNS -1.946ns TNS -558.232ns; Real time 0:08:04
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.379|   -1.946|-525.551| -558.233|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.379|   -1.946|-525.551| -558.233|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4761.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.946|   -1.946| -33.290| -558.233|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.946|   -1.946| -33.290| -558.233|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4761.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=4761.0M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -33.290|
|reg2cgate |-0.994| -25.971|
|reg2reg   |-1.379|-499.580|
|HEPG      |-1.379|-525.551|
|All Paths |-1.946|-558.233|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.994ns TNS -25.971ns; reg2reg* WNS -1.379ns TNS -499.579ns; HEPG WNS -1.379ns TNS -499.579ns; all paths WNS -1.946ns TNS -558.232ns; Real time 0:08:06
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -33.290|
|reg2cgate |-0.994| -25.971|
|reg2reg   |-1.379|-499.580|
|HEPG      |-1.379|-525.551|
|All Paths |-1.946|-558.233|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.7 real=0:00:06.0 mem=4761.0M) ***

(I,S,L,T): WC_VIEW: 50.251, 54.5805, 1.93675, 106.768
*** SetupOpt [finish] : cpu/real = 0:00:15.5/0:00:16.0 (1.0), totSession cpu/real = 2:57:22.2/0:52:55.7 (3.4), mem = 4553.0M
End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -506.340 -> -558.233
Begin: GigaOpt TNS recovery
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:57:22.8/0:52:56.2 (3.4), mem = 4553.0M
(I,S,L,T): WC_VIEW: 50.251, 54.5805, 1.93675, 106.768
*info: 551 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
*info: 457 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.946 TNS Slack -558.233 Density 96.79
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -33.290|
|reg2cgate |-0.994| -25.971|
|reg2reg   |-1.379|-499.580|
|HEPG      |-1.379|-525.551|
|All Paths |-1.946|-558.233|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.994ns TNS -25.971ns; reg2reg* WNS -1.379ns TNS -499.579ns; HEPG WNS -1.379ns TNS -499.579ns; all paths WNS -1.946ns TNS -558.232ns; Real time 0:08:17
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.379|   -1.946|-525.551| -558.233|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.379|   -1.946|-523.732| -556.414|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.379|   -1.946|-523.569| -556.251|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.379|   -1.946|-523.384| -556.067|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.379|   -1.946|-523.231| -555.913|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.379|   -1.946|-522.994| -555.676|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.379|   -1.946|-522.952| -555.634|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.379|   -1.946|-522.733| -555.415|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.379|   -1.946|-522.318| -555.001|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.379|   -1.946|-521.806| -554.488|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.379|   -1.946|-521.612| -554.294|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.379|   -1.946|-520.611| -553.293|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.379|   -1.946|-520.427| -553.109|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.379|   -1.946|-520.347| -553.029|    96.79%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.379|   -1.946|-518.275| -550.957|    96.79%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.379|   -1.946|-518.004| -550.686|    96.80%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.379|   -1.946|-517.940| -550.622|    96.80%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.379|   -1.946|-517.060| -549.742|    96.80%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.379|   -1.946|-516.928| -549.610|    96.80%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.379|   -1.946|-515.976| -548.658|    96.80%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.379|   -1.946|-515.736| -548.418|    96.80%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.379|   -1.946|-515.364| -548.046|    96.80%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.379|   -1.946|-514.745| -547.427|    96.80%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.379|   -1.946|-514.622| -547.304|    96.80%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.379|   -1.946|-514.042| -546.724|    96.80%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.379|   -1.946|-513.891| -546.573|    96.80%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.379|   -1.946|-513.182| -545.864|    96.80%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.379|   -1.946|-513.139| -545.821|    96.80%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.379|   -1.946|-512.825| -545.507|    96.80%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.379|   -1.946|-511.650| -544.332|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.379|   -1.946|-511.633| -544.316|    96.81%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.379|   -1.946|-510.856| -543.538|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.379|   -1.946|-509.649| -542.331|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.379|   -1.946|-509.551| -542.234|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.379|   -1.946|-508.338| -541.020|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.379|   -1.946|-508.263| -540.945|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.379|   -1.946|-507.817| -540.499|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.379|   -1.946|-507.653| -540.335|    96.81%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.379|   -1.946|-507.424| -540.106|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.379|   -1.946|-507.250| -539.932|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.379|   -1.946|-507.154| -539.836|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.379|   -1.946|-507.120| -539.802|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.379|   -1.946|-506.420| -539.102|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.379|   -1.946|-506.364| -539.046|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.379|   -1.946|-506.351| -539.034|    96.81%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.379|   -1.946|-505.738| -538.420|    96.81%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.379|   -1.946|-505.709| -538.391|    96.82%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.379|   -1.946|-505.463| -538.145|    96.82%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.379|   -1.946|-505.459| -538.141|    96.82%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.379|   -1.946|-504.551| -537.234|    96.82%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.379|   -1.946|-504.542| -537.224|    96.82%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.379|   -1.946|-503.221| -535.904|    96.82%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_4_/D                          |
|  -1.379|   -1.946|-503.217| -535.899|    96.82%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_4_/D                          |
|  -1.379|   -1.946|-503.104| -535.786|    96.82%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_4_/D                          |
|  -1.379|   -1.946|-503.005| -535.687|    96.82%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_4_/D                          |
|  -1.379|   -1.946|-501.959| -534.641|    96.82%|   0:00:01.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.379|   -1.946|-501.924| -534.606|    96.82%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.379|   -1.946|-501.735| -534.417|    96.82%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -1.379|   -1.946|-501.442| -534.124|    96.82%|   0:00:00.0| 4761.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -1.379|   -1.946|-501.299| -533.982|    96.83%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.379|   -1.946|-501.296| -533.978|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.379|   -1.946|-501.290| -533.972|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.379|   -1.946|-501.290| -533.972|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.379|   -1.946|-500.361| -533.043|    96.83%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.379|   -1.946|-500.234| -532.916|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.379|   -1.946|-500.220| -532.902|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.379|   -1.946|-500.127| -532.809|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.379|   -1.946|-500.121| -532.804|    96.83%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.379|   -1.946|-498.882| -531.565|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.379|   -1.946|-498.220| -530.903|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.379|   -1.946|-498.194| -530.876|    96.83%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.379|   -1.946|-497.901| -530.584|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.379|   -1.946|-497.879| -530.561|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.379|   -1.946|-497.721| -530.403|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_3_/D                          |
|  -1.379|   -1.946|-496.945| -529.628|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_3_/D                          |
|  -1.379|   -1.946|-496.938| -529.620|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_3_/D                          |
|  -1.379|   -1.946|-496.923| -529.605|    96.83%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_3_/D                          |
|  -1.379|   -1.946|-496.058| -528.740|    96.84%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_4_/D                          |
|  -1.379|   -1.946|-496.010| -528.692|    96.84%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_4_/D                          |
|  -1.379|   -1.946|-494.720| -527.402|    96.84%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.379|   -1.946|-494.672| -527.354|    96.84%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.379|   -1.946|-494.648| -527.330|    96.84%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.379|   -1.946|-493.778| -526.460|    96.84%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.379|   -1.946|-493.747| -526.430|    96.84%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.379|   -1.946|-492.579| -525.262|    96.84%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_3_/D                          |
|  -1.379|   -1.946|-492.566| -525.249|    96.84%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_3_/D                          |
|  -1.379|   -1.946|-492.047| -524.729|    96.84%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.379|   -1.946|-491.767| -524.449|    96.84%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.379|   -1.946|-491.557| -524.240|    96.84%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.379|   -1.946|-491.514| -524.196|    96.84%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.379|   -1.946|-491.512| -524.194|    96.84%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.379|   -1.946|-489.291| -521.973|    96.84%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.379|   -1.946|-489.269| -521.951|    96.85%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.379|   -1.946|-489.250| -521.932|    96.85%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.379|   -1.946|-488.992| -521.674|    96.85%|   0:00:00.0| 4756.0M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_3__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.379|   -1.946|-488.973| -521.655|    96.85%|   0:00:01.0| 4756.0M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_3__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.379|   -1.946|-488.961| -521.643|    96.85%|   0:00:00.0| 4756.0M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_3__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.379|   -1.946|-487.663| -520.345|    96.85%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.379|   -1.946|-487.625| -520.307|    96.85%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.379|   -1.946|-487.620| -520.302|    96.85%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.379|   -1.946|-484.742| -517.425|    96.85%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.379|   -1.946|-484.691| -517.374|    96.85%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.379|   -1.946|-484.671| -517.353|    96.85%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.379|   -1.946|-483.996| -516.679|    96.86%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.379|   -1.946|-483.895| -516.577|    96.86%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.379|   -1.946|-483.890| -516.572|    96.86%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.379|   -1.946|-482.445| -515.127|    96.86%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_3_/D                          |
|  -1.379|   -1.946|-482.398| -515.081|    96.86%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_3_/D                          |
|  -1.379|   -1.946|-481.341| -514.023|    96.86%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.379|   -1.946|-481.273| -513.956|    96.86%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.379|   -1.946|-481.273| -513.955|    96.86%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.379|   -1.946|-481.052| -513.734|    96.86%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.379|   -1.946|-480.978| -513.660|    96.87%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.379|   -1.946|-480.473| -513.155|    96.87%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.379|   -1.946|-480.364| -513.046|    96.88%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.379|   -1.946|-480.357| -513.039|    96.88%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.379|   -1.946|-480.349| -513.031|    96.88%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.379|   -1.946|-478.671| -511.353|    96.88%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.379|   -1.946|-478.637| -511.319|    96.88%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.379|   -1.946|-478.633| -511.316|    96.88%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.379|   -1.946|-478.622| -511.304|    96.88%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.379|   -1.946|-476.789| -509.471|    96.88%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.379|   -1.946|-476.355| -509.037|    96.88%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.379|   -1.946|-476.325| -509.008|    96.88%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.379|   -1.946|-475.427| -508.109|    96.88%|   0:00:01.0| 4756.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.379|   -1.946|-475.337| -508.019|    96.88%|   0:00:00.0| 4756.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.379|   -1.946|-475.309| -507.991|    96.88%|   0:00:00.0| 4756.0M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.379|   -1.946|-474.401| -507.084|    96.88%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.379|   -1.946|-472.510| -505.192|    96.88%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.379|   -1.946|-471.265| -503.948|    96.88%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.379|   -1.946|-471.194| -503.877|    96.88%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.379|   -1.946|-470.418| -503.100|    96.88%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.379|   -1.946|-470.407| -503.090|    96.89%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.379|   -1.946|-469.165| -501.847|    96.89%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -1.379|   -1.946|-468.966| -501.648|    96.89%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -1.379|   -1.946|-467.662| -500.345|    96.89%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_2_/D                          |
|  -1.379|   -1.946|-467.493| -500.176|    96.89%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_2_/D                          |
|  -1.379|   -1.946|-467.461| -500.143|    96.89%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_2_/D                          |
|  -1.379|   -1.946|-465.706| -498.388|    96.89%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.379|   -1.946|-465.699| -498.382|    96.89%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.379|   -1.946|-465.120| -497.802|    96.89%|   0:00:01.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.379|   -1.946|-465.111| -497.793|    96.89%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.379|   -1.946|-464.154| -496.837|    96.89%|   0:00:00.0| 4756.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.379|   -1.946|-462.000| -494.682|    96.89%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.379|   -1.946|-461.989| -494.671|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.379|   -1.946|-461.815| -494.497|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.379|   -1.946|-461.168| -493.850|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.379|   -1.946|-461.159| -493.841|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.379|   -1.946|-459.383| -492.065|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.379|   -1.946|-458.826| -491.508|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_2_/D                          |
|  -1.379|   -1.946|-457.575| -490.257|    96.89%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.379|   -1.946|-457.554| -490.236|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.379|   -1.946|-456.257| -488.940|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_3_/D                          |
|  -1.379|   -1.946|-453.524| -486.207|    96.89%|   0:00:01.0| 4747.0M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_5__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.379|   -1.946|-452.879| -485.561|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_5__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.379|   -1.946|-451.940| -484.622|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -1.379|   -1.946|-450.100| -482.782|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.379|   -1.946|-448.136| -480.818|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_5__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.379|   -1.946|-446.887| -479.569|    96.89%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.379|   -1.946|-446.428| -479.110|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.379|   -1.946|-445.570| -478.253|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.379|   -1.946|-445.565| -478.247|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.379|   -1.946|-445.418| -478.100|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.379|   -1.946|-442.899| -475.581|    96.89%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.379|   -1.946|-442.894| -475.576|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.379|   -1.946|-441.253| -473.935|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.379|   -1.946|-441.237| -473.919|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.379|   -1.946|-439.178| -471.860|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -1.379|   -1.946|-439.166| -471.849|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -1.379|   -1.946|-438.978| -471.660|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -1.379|   -1.946|-438.238| -470.920|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.379|   -1.946|-437.180| -469.862|    96.89%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.379|   -1.946|-437.016| -469.698|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.379|   -1.946|-435.547| -468.229|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.379|   -1.946|-435.513| -468.196|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.379|   -1.946|-435.110| -467.792|    96.89%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_3_/D                          |
|  -1.379|   -1.946|-434.644| -467.326|    96.89%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.379|   -1.946|-434.553| -467.236|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.379|   -1.946|-434.509| -467.192|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.379|   -1.946|-433.550| -466.232|    96.90%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.379|   -1.946|-433.532| -466.214|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.379|   -1.946|-433.492| -466.174|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.379|   -1.946|-432.381| -465.063|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.379|   -1.946|-431.928| -464.610|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_3_/D                          |
|  -1.379|   -1.946|-431.908| -464.590|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_3_/D                          |
|  -1.379|   -1.946|-431.107| -463.789|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_2_/D                          |
|  -1.379|   -1.946|-431.074| -463.757|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_2_/D                          |
|  -1.379|   -1.946|-430.995| -463.677|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_2_/D                          |
|  -1.379|   -1.946|-429.957| -462.639|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_5__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_wr_ptr_reg/latch/E                           |
|  -1.379|   -1.946|-429.448| -462.130|    96.90%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.379|   -1.946|-429.002| -461.684|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.379|   -1.946|-428.708| -461.390|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.379|   -1.946|-428.648| -461.330|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.379|   -1.946|-428.458| -461.140|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.379|   -1.946|-427.978| -460.660|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|reg2cgate| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/clk_gate_cnt_q_reg/latch/E                     |
|  -1.379|   -1.946|-427.765| -460.447|    96.90%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.379|   -1.946|-427.368| -460.051|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|reg2cgate| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/clk_gate_key_q_reg/latch/E                     |
|  -1.379|   -1.946|-427.365| -460.047|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|reg2cgate| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/clk_gate_key_q_reg/latch/E                     |
|  -1.379|   -1.946|-427.276| -459.958|    96.90%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.379|   -1.946|-427.266| -459.948|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.379|   -1.946|-426.986| -459.668|    96.90%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.379|   -1.946|-426.875| -459.557|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -1.379|   -1.946|-426.868| -459.551|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory7_reg_83_/D     |
|  -1.379|   -1.946|-426.868| -459.551|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:09 real=0:00:58.0 mem=4747.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.946|   -1.946| -32.682| -459.551|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.946|   -1.946| -32.417| -459.286|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -1.946|   -1.946| -32.207| -459.076|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  default| psum_norm_2[10]                                    |
|  -1.946|   -1.946| -32.062| -458.931|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  default| psum_norm_2[10]                                    |
|  -1.946|   -1.946| -32.043| -458.911|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -1.946|   -1.946| -31.906| -458.775|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -1.946|   -1.946| -31.866| -458.736|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  default| psum_norm_1[9]                                     |
|  -1.946|   -1.946| -31.842| -458.711|    96.90%|   0:00:01.0| 4747.0M|        NA|       NA| NA                                                 |
|  -1.946|   -1.946| -31.842| -458.711|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=4747.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:10 real=0:01:00.0 mem=4747.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -31.842|
|reg2cgate |-0.717| -11.999|
|reg2reg   |-1.379|-414.870|
|HEPG      |-1.379|-426.869|
|All Paths |-1.946|-458.711|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.717ns TNS -11.999ns; reg2reg* WNS -1.379ns TNS -414.869ns; HEPG WNS -1.379ns TNS -414.869ns; all paths WNS -1.946ns TNS -458.710ns; Real time 0:09:17
** GigaOpt Optimizer WNS Slack -1.946 TNS Slack -458.711 Density 96.90
*** Starting refinePlace (2:59:44 mem=4747.0M) ***
Total net bbox length = 1.339e+06 (3.757e+05 9.628e+05) (ext = 2.422e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 4747.0MB
Summary Report:
Instances move: 0 (out of 39432 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.339e+06 (3.757e+05 9.628e+05) (ext = 2.422e+04)
Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 4747.0MB
*** Finished refinePlace (2:59:48 mem=4747.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4747.0M)


Density : 0.9690
Max route overflow : 0.0043


*** Finish Physical Update (cpu=0:00:06.1 real=0:00:04.0 mem=4747.0M) ***
** GigaOpt Optimizer WNS Slack -1.946 TNS Slack -458.712 Density 96.90
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -31.842|
|reg2cgate |-0.717| -11.999|
|reg2reg   |-1.379|-414.870|
|HEPG      |-1.379|-426.869|
|All Paths |-1.946|-458.712|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:18 real=0:01:05 mem=4747.0M) ***

(I,S,L,T): WC_VIEW: 50.4165, 54.7589, 1.9467, 107.122
*** SetupOpt [finish] : cpu/real = 0:02:27.6/0:01:14.7 (2.0), totSession cpu/real = 2:59:50.3/0:54:11.0 (3.3), mem = 4539.0M
End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -1.334 -> -1.409 (bump = 0.075)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:59:51.0/0:54:11.6 (3.3), mem = 4539.0M
(I,S,L,T): WC_VIEW: 50.4165, 54.7589, 1.9467, 107.122
*info: 551 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
*info: 457 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.946 TNS Slack -458.712 Density 96.90
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -31.842|
|reg2cgate |-0.717| -11.999|
|reg2reg   |-1.379|-414.870|
|HEPG      |-1.379|-426.869|
|All Paths |-1.946|-458.712|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.717ns TNS -11.999ns; reg2reg* WNS -1.379ns TNS -414.869ns; HEPG WNS -1.379ns TNS -414.869ns; all paths WNS -1.946ns TNS -458.710ns; Real time 0:09:32
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.379|   -1.946|-426.869| -458.712|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.379|   -1.946|-426.869| -458.712|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=4747.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.946|   -1.946| -31.842| -458.712|    96.90%|   0:00:01.0| 4747.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.946|   -1.946| -31.842| -458.712|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4747.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=4747.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -31.842|
|reg2cgate |-0.717| -11.999|
|reg2reg   |-1.379|-414.870|
|HEPG      |-1.379|-426.869|
|All Paths |-1.946|-458.712|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.717ns TNS -11.999ns; reg2reg* WNS -1.379ns TNS -414.869ns; HEPG WNS -1.379ns TNS -414.869ns; all paths WNS -1.946ns TNS -458.710ns; Real time 0:09:34
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -31.842|
|reg2cgate |-0.717| -11.999|
|reg2reg   |-1.379|-414.870|
|HEPG      |-1.379|-426.869|
|All Paths |-1.946|-458.712|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=4747.0M) ***

(I,S,L,T): WC_VIEW: 50.4165, 54.7589, 1.9467, 107.122
*** SetupOpt [finish] : cpu/real = 0:00:11.9/0:00:12.2 (1.0), totSession cpu/real = 3:00:02.8/0:54:23.8 (3.3), mem = 4539.0M
End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.756%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:00:03.1/0:54:24.1 (3.3), mem = 4539.0M
(I,S,L,T): WC_VIEW: 50.4165, 54.7589, 1.9467, 107.122
*info: 551 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
*info: 457 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.946 TNS Slack -458.712 Density 96.90
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -31.842|
|reg2cgate |-0.717| -11.999|
|reg2reg   |-1.379|-414.870|
|HEPG      |-1.379|-426.869|
|All Paths |-1.946|-458.712|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.717ns TNS -11.999ns; reg2reg* WNS -1.379ns TNS -414.869ns; HEPG WNS -1.379ns TNS -414.869ns; all paths WNS -1.946ns TNS -458.710ns; Real time 0:09:44
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.379|   -1.946|-426.869| -458.712|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.379|   -1.946|-426.869| -458.711|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.379|   -1.946|-426.869| -458.711|    96.90%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.379|   -1.946|-426.869| -458.711|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.379|   -1.946|-426.869| -458.711|    96.90%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.379|   -1.946|-426.836| -458.678|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.379|   -1.946|-426.836| -458.678|    96.90%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.379|   -1.946|-426.798| -458.640|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.379|   -1.946|-426.785| -458.628|    96.90%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.379|   -1.946|-426.677| -458.519|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_2_/D                          |
|  -1.379|   -1.946|-426.609| -458.451|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.379|   -1.946|-426.552| -458.395|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.379|   -1.946|-426.487| -458.329|    96.90%|   0:00:01.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.379|   -1.946|-426.481| -458.323|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.379|   -1.946|-426.449| -458.291|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_3_/D                          |
|  -1.379|   -1.946|-426.400| -458.242|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_2_/D                          |
|  -1.379|   -1.946|-426.307| -458.149|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.379|   -1.946|-426.248| -458.090|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|reg2cgate| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/clk_gate_key_q_reg/latch/E                     |
|  -1.379|   -1.946|-426.248| -458.090|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.9 real=0:00:06.0 mem=4747.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.946|   -1.946| -31.842| -458.090|    96.90%|   0:00:01.0| 4747.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.946|   -1.946| -31.842| -458.090|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -1.946|   -1.946| -31.842| -458.090|    96.90%|   0:00:00.0| 4747.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4747.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.4 real=0:00:07.0 mem=4747.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -31.842|
|reg2cgate |-0.717| -11.577|
|reg2reg   |-1.379|-414.671|
|HEPG      |-1.379|-426.248|
|All Paths |-1.946|-458.090|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.717ns TNS -11.577ns; reg2reg* WNS -1.379ns TNS -414.670ns; HEPG WNS -1.379ns TNS -414.670ns; all paths WNS -1.946ns TNS -458.089ns; Real time 0:09:52
** GigaOpt Optimizer WNS Slack -1.946 TNS Slack -458.090 Density 96.90
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.946| -31.842|
|reg2cgate |-0.717| -11.577|
|reg2reg   |-1.379|-414.671|
|HEPG      |-1.379|-426.248|
|All Paths |-1.946|-458.090|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:11.4 real=0:00:08.0 mem=4747.0M) ***

(I,S,L,T): WC_VIEW: 50.417, 54.7594, 1.94675, 107.123
*** SetupOpt [finish] : cpu/real = 0:00:21.0/0:00:17.7 (1.2), totSession cpu/real = 3:00:24.1/0:54:41.7 (3.3), mem = 4539.0M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:17:16, real = 0:07:58, mem = 3413.2M, totSessionCpu=3:00:26 **
**optDesign ... cpu = 0:17:16, real = 0:07:58, mem = 3411.2M, totSessionCpu=3:00:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=4137.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=4137.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4217.0M
** Profile ** DRVs :  cpu=0:00:01.3, mem=4217.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.946  | -1.379  | -0.717  | -1.946  |
|           TNS (ns):|-458.089 |-414.670 | -11.577 | -31.842 |
|    Violating Paths:|  1399   |  1330   |   46    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     42 (42)      |   -0.026   |     42 (42)      |
|   max_tran     |     45 (190)     |   -0.177   |     45 (190)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.878%
       (96.901% with Fillers)
Routing Overflow: 0.02% H and 0.43% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4217.0M
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3439.26MB/5473.34MB/3827.10MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3439.26MB/5473.34MB/3827.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3439.26MB/5473.34MB/3827.10MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 22:02:43 (2023-Mar-23 05:02:43 GMT)
2023-Mar-22 22:02:43 (2023-Mar-23 05:02:43 GMT): 10%
2023-Mar-22 22:02:43 (2023-Mar-23 05:02:43 GMT): 20%
2023-Mar-22 22:02:43 (2023-Mar-23 05:02:43 GMT): 30%
2023-Mar-22 22:02:44 (2023-Mar-23 05:02:44 GMT): 40%
2023-Mar-22 22:02:44 (2023-Mar-23 05:02:44 GMT): 50%
2023-Mar-22 22:02:44 (2023-Mar-23 05:02:44 GMT): 60%
2023-Mar-22 22:02:44 (2023-Mar-23 05:02:44 GMT): 70%
2023-Mar-22 22:02:44 (2023-Mar-23 05:02:44 GMT): 80%
2023-Mar-22 22:02:44 (2023-Mar-23 05:02:44 GMT): 90%

Finished Levelizing
2023-Mar-22 22:02:44 (2023-Mar-23 05:02:44 GMT)

Starting Activity Propagation
2023-Mar-22 22:02:44 (2023-Mar-23 05:02:44 GMT)
2023-Mar-22 22:02:44 (2023-Mar-23 05:02:44 GMT): 10%
2023-Mar-22 22:02:45 (2023-Mar-23 05:02:45 GMT): 20%

Finished Activity Propagation
2023-Mar-22 22:02:45 (2023-Mar-23 05:02:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3440.73MB/5473.34MB/3827.10MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 22:02:45 (2023-Mar-23 05:02:45 GMT)
2023-Mar-22 22:02:47 (2023-Mar-23 05:02:47 GMT): 10%
2023-Mar-22 22:02:47 (2023-Mar-23 05:02:47 GMT): 20%
2023-Mar-22 22:02:47 (2023-Mar-23 05:02:47 GMT): 30%
2023-Mar-22 22:02:47 (2023-Mar-23 05:02:47 GMT): 40%
2023-Mar-22 22:02:47 (2023-Mar-23 05:02:47 GMT): 50%
2023-Mar-22 22:02:47 (2023-Mar-23 05:02:47 GMT): 60%
2023-Mar-22 22:02:47 (2023-Mar-23 05:02:47 GMT): 70%
2023-Mar-22 22:02:47 (2023-Mar-23 05:02:47 GMT): 80%
2023-Mar-22 22:02:47 (2023-Mar-23 05:02:47 GMT): 90%

Finished Calculating power
2023-Mar-22 22:02:47 (2023-Mar-23 05:02:47 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=3444.97MB/5538.10MB/3827.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3444.97MB/5538.10MB/3827.10MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=3444.97MB/5538.10MB/3827.10MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3444.97MB/5538.10MB/3827.10MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 22:02:47 (2023-Mar-23 05:02:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.25056104 	   45.9101%
Total Switching Power:      58.31805747 	   52.2412%
Total Leakage Power:         2.06369598 	    1.8487%
Total Power:               111.63231439
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.38       4.566      0.5813       28.53       25.55
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   2.723e-05
Physical-Only                          0           0      0.5915      0.5915      0.5298
Combinational                      25.08       50.37      0.8349       76.28       68.33
Clock (Combinational)              1.539       2.593     0.02828        4.16       3.727
Clock (Sequential)                 1.257      0.7923     0.02768       2.077        1.86
-----------------------------------------------------------------------------------------
Total                              51.25       58.32       2.064       111.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.25       58.32       2.064       111.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.138       1.427      0.0271       2.592       2.322
clk1                               1.658       1.958     0.02887       3.644       3.265
-----------------------------------------------------------------------------------------
Total                              2.796       3.385     0.05596       6.237       5.587
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4360_CTS_19 (CKBD16):           0.1656
*              Highest Leakage Power: normalizer_inst/FE_RC_2826_0 (ND3D8):        0.0003028
*                Total Cap:      3.99506e-10 F
*                Total instances in design: 68625
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 28739
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3454.89MB/5538.10MB/3827.10MB)


Phase 1 finished in (cpu = 0:00:06.5) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:10.7) (real = 0:00:05.0) **
(I,S,L,T): WC_VIEW: 50.4832, 54.9262, 1.94627, 107.356
*** PowerOpt [finish] : cpu/real = 0:00:10.6/0:00:05.4 (2.0), totSession cpu/real = 3:00:49.0/0:54:57.8 (3.3), mem = 4776.6M
Finished Timing Update in (cpu = 0:00:11.0) (real = 0:00:06.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 27 and inserted 0 insts
OptDebug: End of preprocessForPowerRecovery:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -12.085|
|reg2reg   |-1.353|-395.641|
|HEPG      |-1.353|-407.725|
|All Paths |-2.248|-444.719|
+----------+------+--------+

Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:01:01.7/0:55:08.0 (3.3), mem = 4776.6M
(I,S,L,T): WC_VIEW: 50.4833, 54.9262, 1.94627, 107.356
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.248 TNS Slack -444.719 Density 96.90
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -12.085|
|reg2reg   |-1.353|-395.641|
|HEPG      |-1.353|-407.725|
|All Paths |-2.248|-444.719|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.717ns TNS -12.085ns; reg2reg* WNS -1.352ns TNS -395.639ns; HEPG WNS -1.352ns TNS -395.639ns; all paths WNS -2.248ns TNS -444.718ns; Real time 0:10:27
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.353|   -2.248|-407.725| -444.719|    96.90%|   0:00:00.0| 4975.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (3:01:54 mem=4774.6M) ***
Total net bbox length = 1.339e+06 (3.757e+05 9.628e+05) (ext = 2.422e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4774.6MB
Summary Report:
Instances move: 0 (out of 39441 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.339e+06 (3.757e+05 9.628e+05) (ext = 2.422e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4774.6MB
*** Finished refinePlace (3:01:58 mem=4774.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4774.6M)


Density : 0.9687
Max route overflow : 0.0043


*** Finish Physical Update (cpu=0:00:05.3 real=0:00:04.0 mem=4774.6M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:02:12.0/0:55:54.1 (3.3), mem = 5078.4M
(I,S,L,T): WC_VIEW: 50.4858, 54.9293, 1.94644, 107.361
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.248 TNS Slack -442.447 Density 96.87
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -11.895|
|reg2reg   |-1.243|-393.559|
|HEPG      |-1.243|-405.454|
|All Paths |-2.248|-442.447|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.717ns TNS -11.895ns; reg2reg* WNS -1.243ns TNS -393.558ns; HEPG WNS -1.243ns TNS -393.558ns; all paths WNS -2.248ns TNS -442.446ns; Real time 0:11:12
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.243|   -2.248|-405.454| -442.447|    96.87%|   0:00:00.0| 5278.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (3:02:22 mem=5079.8M) ***
Total net bbox length = 1.339e+06 (3.757e+05 9.628e+05) (ext = 2.422e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 5079.8MB
Summary Report:
Instances move: 0 (out of 39441 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.339e+06 (3.757e+05 9.628e+05) (ext = 2.422e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5079.8MB
*** Finished refinePlace (3:02:25 mem=5079.8M) ***
Finished re-routing un-routed nets (0:00:00.0 5079.8M)


Density : 0.9687
Max route overflow : 0.0043


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:03.0 mem=5079.8M) ***
Executing incremental physical updates
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:02:26.6/0:56:06.1 (3.3), mem = 5079.8M
(I,S,L,T): WC_VIEW: 50.4858, 54.9292, 1.94644, 107.361
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -2.248  TNS Slack -442.369 Density 96.87
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    96.87%|        -|  -2.248|-442.369|   0:00:00.0| 5079.8M|
|    96.87%|        0|  -2.248|-442.369|   0:00:00.0| 5079.8M|
|    96.84%|       45|  -2.248|-442.105|   0:00:02.0| 5079.8M|
|    96.84%|        2|  -2.248|-442.105|   0:00:01.0| 5079.8M|
|    96.70%|      742|  -2.248|-442.077|   0:00:04.0| 5079.8M|
|    96.69%|       29|  -2.248|-442.077|   0:00:02.0| 5079.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.248  TNS Slack -442.075 Density 96.69
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:38.5) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 50.024, 54.4806, 1.93817, 106.443
*** PowerOpt [finish] : cpu/real = 0:00:38.7/0:00:12.8 (3.0), totSession cpu/real = 3:03:05.4/0:56:18.9 (3.3), mem = 5079.8M
*** Starting refinePlace (3:03:06 mem=5079.8M) ***
Total net bbox length = 1.335e+06 (3.754e+05 9.594e+05) (ext = 2.422e+04)
Move report: Detail placement moves 191 insts, mean move: 7.78 um, max move: 73.00 um
	Max move on inst (FILLER__5_3351): (222.20, 271.00) --> (284.40, 281.80)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 5079.8MB
Summary Report:
Instances move: 40 (out of 39388 movable)
Instances flipped: 6
Mean displacement: 2.71 um
Max displacement: 9.40 um (Instance: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/U5) (173.8, 337.6) -> (177.8, 332.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: IAO21D1
Total net bbox length = 1.335e+06 (3.754e+05 9.594e+05) (ext = 2.422e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 5079.8MB
*** Finished refinePlace (3:03:09 mem=5079.8M) ***
Finished re-routing un-routed nets (0:00:00.0 5079.8M)


Density : 0.9669
Max route overflow : 0.0043


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:03.0 mem=5079.8M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:03:12.2/0:56:23.3 (3.2), mem = 5079.8M
(I,S,L,T): WC_VIEW: 50.024, 54.4806, 1.93817, 106.443
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.248 TNS Slack -442.075 Density 96.69
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -11.895|
|reg2reg   |-1.241|-393.187|
|HEPG      |-1.241|-405.082|
|All Paths |-2.248|-442.075|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.717ns TNS -11.895ns; reg2reg* WNS -1.241ns TNS -393.186ns; HEPG WNS -1.241ns TNS -393.186ns; all paths WNS -2.248ns TNS -442.074ns; Real time 0:11:43
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.241|   -2.248|-405.082| -442.075|    96.69%|   0:00:00.0| 5278.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.241|   -2.248|-405.082| -442.075|    96.69%|   0:00:00.0| 5278.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=5278.3M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.248|   -2.248| -36.994| -442.075|    96.69%|   0:00:00.0| 5278.3M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.248|   -2.248| -36.994| -442.075|    96.69%|   0:00:00.0| 5278.3M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=5278.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:02.0 mem=5278.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -11.895|
|reg2reg   |-1.241|-393.187|
|HEPG      |-1.241|-405.082|
|All Paths |-2.248|-442.075|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.717ns TNS -11.895ns; reg2reg* WNS -1.241ns TNS -393.186ns; HEPG WNS -1.241ns TNS -393.186ns; all paths WNS -2.248ns TNS -442.074ns; Real time 0:11:45
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -11.895|
|reg2reg   |-1.241|-393.187|
|HEPG      |-1.241|-405.082|
|All Paths |-2.248|-442.075|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.8 real=0:00:03.0 mem=5278.3M) ***

(I,S,L,T): WC_VIEW: 50.024, 54.4806, 1.93817, 106.443
*** SetupOpt [finish] : cpu/real = 0:00:10.0/0:00:10.8 (0.9), totSession cpu/real = 3:03:22.2/0:56:34.1 (3.2), mem = 5078.4M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:03:22.8/0:56:34.6 (3.2), mem = 5078.4M
(I,S,L,T): WC_VIEW: 50.024, 54.4806, 1.93817, 106.443
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.248 TNS Slack -442.075 Density 96.69
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -11.895|
|reg2reg   |-1.241|-393.187|
|HEPG      |-1.241|-405.082|
|All Paths |-2.248|-442.075|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.717ns TNS -11.895ns; reg2reg* WNS -1.241ns TNS -393.186ns; HEPG WNS -1.241ns TNS -393.186ns; all paths WNS -2.248ns TNS -442.074ns; Real time 0:11:54
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.241|   -2.248|-405.082| -442.075|    96.69%|   0:00:00.0| 5278.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.241|   -2.248|-405.082| -442.075|    96.69%|   0:00:00.0| 5278.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.241|   -2.248|-405.082| -442.075|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.241|   -2.248|-405.059| -442.053|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_4_/D                          |
|  -1.241|   -2.248|-405.059| -442.053|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.241|   -2.248|-405.059| -442.053|    96.69%|   0:00:01.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.241|   -2.248|-405.059| -442.053|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.241|   -2.248|-405.059| -442.053|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.241|   -2.248|-405.059| -442.053|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.241|   -2.248|-405.059| -442.053|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.241|   -2.248|-405.059| -442.053|    96.69%|   0:00:01.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.241|   -2.248|-405.059| -442.053|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.241|   -2.248|-405.059| -442.053|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.241|   -2.248|-405.049| -442.043|    96.69%|   0:00:01.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_2_/D                          |
|  -1.241|   -2.248|-405.049| -442.043|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.241|   -2.248|-405.013| -442.007|    96.69%|   0:00:01.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_2_/D                          |
|  -1.241|   -2.248|-404.996| -441.989|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.241|   -2.248|-404.997| -441.991|    96.69%|   0:00:01.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.241|   -2.248|-404.997| -441.991|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__6__9_/D               |
|  -1.241|   -2.248|-404.997| -441.991|    96.69%|   0:00:01.0| 5316.4M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.241|   -2.248|-404.997| -441.991|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.2 real=0:00:08.0 mem=5316.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:24.6 real=0:00:09.0 mem=5316.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -11.895|
|reg2reg   |-1.241|-393.103|
|HEPG      |-1.241|-404.997|
|All Paths |-2.248|-441.991|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.717ns TNS -11.895ns; reg2reg* WNS -1.241ns TNS -393.101ns; HEPG WNS -1.241ns TNS -393.101ns; all paths WNS -2.248ns TNS -441.990ns; Real time 0:12:03
** GigaOpt Optimizer WNS Slack -2.248 TNS Slack -441.991 Density 96.69
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -11.895|
|reg2reg   |-1.241|-393.103|
|HEPG      |-1.241|-404.997|
|All Paths |-2.248|-441.991|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:25.4 real=0:00:10.0 mem=5316.4M) ***

(I,S,L,T): WC_VIEW: 50.0249, 54.4811, 1.93825, 106.444
*** SetupOpt [finish] : cpu/real = 0:00:33.4/0:00:17.7 (1.9), totSession cpu/real = 3:03:56.2/0:56:52.3 (3.2), mem = 5116.5M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (3:03:58 mem=5118.0M) ***
Total net bbox length = 1.335e+06 (3.754e+05 9.594e+05) (ext = 2.422e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 5118.0MB
Summary Report:
Instances move: 0 (out of 39388 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.335e+06 (3.754e+05 9.594e+05) (ext = 2.422e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 5118.0MB
*** Finished refinePlace (3:04:01 mem=5118.0M) ***
Finished re-routing un-routed nets (0:00:00.0 5118.0M)


Density : 0.9669
Max route overflow : 0.0043


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:02.0 mem=5118.0M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:04:02.6/0:56:56.3 (3.2), mem = 5118.0M
(I,S,L,T): WC_VIEW: 50.0249, 54.4811, 1.93825, 106.444
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.248 TNS Slack -441.991 Density 96.69
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -11.895|
|reg2reg   |-1.241|-393.103|
|HEPG      |-1.241|-404.997|
|All Paths |-2.248|-441.991|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.717ns TNS -11.895ns; reg2reg* WNS -1.241ns TNS -393.101ns; HEPG WNS -1.241ns TNS -393.101ns; all paths WNS -2.248ns TNS -441.990ns; Real time 0:12:15
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.241|   -2.248|-404.997| -441.991|    96.69%|   0:00:01.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.241|   -2.248|-404.997| -441.991|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=5316.4M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.248|   -2.248| -36.994| -441.991|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.248|   -2.248| -36.994| -441.991|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5316.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:02.0 mem=5316.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -11.895|
|reg2reg   |-1.241|-393.103|
|HEPG      |-1.241|-404.997|
|All Paths |-2.248|-441.991|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.717ns TNS -11.895ns; reg2reg* WNS -1.241ns TNS -393.101ns; HEPG WNS -1.241ns TNS -393.101ns; all paths WNS -2.248ns TNS -441.990ns; Real time 0:12:17
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -11.895|
|reg2reg   |-1.241|-393.103|
|HEPG      |-1.241|-404.997|
|All Paths |-2.248|-441.991|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=5316.4M) ***

(I,S,L,T): WC_VIEW: 50.0249, 54.4811, 1.93825, 106.444
*** SetupOpt [finish] : cpu/real = 0:00:09.9/0:00:10.5 (0.9), totSession cpu/real = 3:04:12.4/0:57:06.8 (3.2), mem = 5116.5M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:04:14.2/0:57:08.0 (3.2), mem = 5116.5M
(I,S,L,T): WC_VIEW: 50.0249, 54.4811, 1.93825, 106.444
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.248 TNS Slack -441.991 Density 96.69
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -11.895|
|reg2reg   |-1.241|-393.103|
|HEPG      |-1.241|-404.997|
|All Paths |-2.248|-441.991|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.717ns TNS -11.895ns; reg2reg* WNS -1.241ns TNS -393.101ns; HEPG WNS -1.241ns TNS -393.101ns; all paths WNS -2.248ns TNS -441.990ns; Real time 0:12:28
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.241|   -2.248|-404.997| -441.991|    96.69%|   0:00:00.0| 5316.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.241|   -2.248|-404.997| -441.991|    96.69%|   0:00:00.0| 5314.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=5314.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:01.0 mem=5314.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -11.895|
|reg2reg   |-1.241|-393.103|
|HEPG      |-1.241|-404.997|
|All Paths |-2.248|-441.991|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.717ns TNS -11.895ns; reg2reg* WNS -1.241ns TNS -393.101ns; HEPG WNS -1.241ns TNS -393.101ns; all paths WNS -2.248ns TNS -441.990ns; Real time 0:12:29
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.248| -36.994|
|reg2cgate |-0.717| -11.895|
|reg2reg   |-1.241|-393.103|
|HEPG      |-1.241|-404.997|
|All Paths |-2.248|-441.991|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=5314.4M) ***

(I,S,L,T): WC_VIEW: 50.0249, 54.4811, 1.93825, 106.444
*** SetupOpt [finish] : cpu/real = 0:00:10.5/0:00:10.5 (1.0), totSession cpu/real = 3:04:24.7/0:57:18.6 (3.2), mem = 5114.5M
End: GigaOpt postEco optimization
*** Starting refinePlace (3:04:27 mem=5116.0M) ***
Total net bbox length = 1.335e+06 (3.754e+05 9.594e+05) (ext = 2.422e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 5116.0MB
Summary Report:
Instances move: 0 (out of 39388 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.335e+06 (3.754e+05 9.594e+05) (ext = 2.422e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 5116.0MB
*** Finished refinePlace (3:04:29 mem=5116.0M) ***
Finished re-routing un-routed nets (0:00:00.0 5116.0M)


Density : 0.9669
Max route overflow : 0.0043


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=5116.0M) ***
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:04:30.8/0:57:22.2 (3.2), mem = 5116.0M
(I,S,L,T): WC_VIEW: 50.0249, 54.4811, 1.93825, 106.444
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.248|   -2.248|-441.991| -441.991|    96.69%|   0:00:00.0| 5314.4M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=5314.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=5314.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 50.0249, 54.4811, 1.93825, 106.444
*** SetupOpt [finish] : cpu/real = 0:00:08.6/0:00:08.8 (1.0), totSession cpu/real = 3:04:39.3/0:57:31.0 (3.2), mem = 5114.5M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3625.37MB/6370.95MB/3827.10MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3625.37MB/6370.95MB/3827.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3625.37MB/6370.95MB/3827.10MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 22:05:30 (2023-Mar-23 05:05:30 GMT)
2023-Mar-22 22:05:30 (2023-Mar-23 05:05:30 GMT): 10%
2023-Mar-22 22:05:30 (2023-Mar-23 05:05:30 GMT): 20%
2023-Mar-22 22:05:30 (2023-Mar-23 05:05:30 GMT): 30%
2023-Mar-22 22:05:30 (2023-Mar-23 05:05:30 GMT): 40%
2023-Mar-22 22:05:30 (2023-Mar-23 05:05:30 GMT): 50%
2023-Mar-22 22:05:30 (2023-Mar-23 05:05:30 GMT): 60%
2023-Mar-22 22:05:30 (2023-Mar-23 05:05:30 GMT): 70%
2023-Mar-22 22:05:30 (2023-Mar-23 05:05:30 GMT): 80%
2023-Mar-22 22:05:30 (2023-Mar-23 05:05:30 GMT): 90%

Finished Levelizing
2023-Mar-22 22:05:30 (2023-Mar-23 05:05:30 GMT)

Starting Activity Propagation
2023-Mar-22 22:05:30 (2023-Mar-23 05:05:30 GMT)
2023-Mar-22 22:05:31 (2023-Mar-23 05:05:31 GMT): 10%
2023-Mar-22 22:05:31 (2023-Mar-23 05:05:31 GMT): 20%

Finished Activity Propagation
2023-Mar-22 22:05:31 (2023-Mar-23 05:05:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3626.45MB/6370.95MB/3827.10MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 22:05:31 (2023-Mar-23 05:05:31 GMT)
2023-Mar-22 22:05:33 (2023-Mar-23 05:05:33 GMT): 10%
2023-Mar-22 22:05:33 (2023-Mar-23 05:05:33 GMT): 20%
2023-Mar-22 22:05:33 (2023-Mar-23 05:05:33 GMT): 30%
2023-Mar-22 22:05:33 (2023-Mar-23 05:05:33 GMT): 40%
2023-Mar-22 22:05:33 (2023-Mar-23 05:05:33 GMT): 50%
2023-Mar-22 22:05:33 (2023-Mar-23 05:05:33 GMT): 60%
2023-Mar-22 22:05:33 (2023-Mar-23 05:05:33 GMT): 70%
2023-Mar-22 22:05:33 (2023-Mar-23 05:05:33 GMT): 80%
2023-Mar-22 22:05:33 (2023-Mar-23 05:05:33 GMT): 90%

Finished Calculating power
2023-Mar-22 22:05:33 (2023-Mar-23 05:05:33 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3630.46MB/6435.71MB/3827.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3630.46MB/6435.71MB/3827.10MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3630.46MB/6435.71MB/3827.10MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3630.46MB/6435.71MB/3827.10MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 22:05:33 (2023-Mar-23 05:05:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.73102489 	   45.8293%
Total Switching Power:      57.91282020 	   52.3172%
Total Leakage Power:         2.05164800 	    1.8534%
Total Power:               110.69549298
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.38       4.567      0.5812       28.53       25.77
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   2.746e-05
Physical-Only                          0           0      0.5915      0.5915      0.5343
Combinational                      24.73       49.98      0.8251       75.54       68.24
Clock (Combinational)              1.365       2.572     0.02614       3.963        3.58
Clock (Sequential)                 1.256      0.7923     0.02766       2.076       1.876
-----------------------------------------------------------------------------------------
Total                              50.73       57.91       2.052       110.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.73       57.91       2.052       110.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.068       1.418     0.02609       2.512       2.269
clk1                               1.553       1.946      0.0277       3.528       3.187
-----------------------------------------------------------------------------------------
Total                              2.621       3.364      0.0538       6.039       5.456
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4360_CTS_19 (CKBD16):           0.1653
*              Highest Leakage Power: normalizer_inst/FE_RC_2826_0 (ND3D8):        0.0003028
*                Total Cap:      3.97354e-10 F
*                Total instances in design: 68572
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 28739
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3637.85MB/6435.71MB/3827.10MB)

** Power Reclaim End WNS Slack -2.248  TNS Slack -441.991 
End: Power Optimization (cpu=0:04:09, real=0:02:45, mem=4320.02M, totSessionCpu=3:04:47).
**optDesign ... cpu = 0:21:37, real = 0:10:52, mem = 3459.5M, totSessionCpu=3:04:47 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=68572 and nets=41868 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4269.020M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4313.89 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4313.89 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 457  Num Prerouted Wires = 39957
[NR-eGR] Read numTotalNets=41748  numIgnoredNets=457
[NR-eGR] There are 94 clock nets ( 94 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41197 
[NR-eGR] Rule id: 1  Nets: 94 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 62 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.240400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 94 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.30% V. EstWL: 8.967600e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 41135 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.02% H + 0.54% V. EstWL: 1.360138e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-13)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      2510( 2.79%)       439( 0.49%)        53( 0.06%)         1( 0.00%)   ( 3.34%) 
[NR-eGR]      M3  (3)       308( 0.34%)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]      M4  (4)       854( 1.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 1.03%) 
[NR-eGR]      M5  (5)        22( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6  (6)       312( 0.34%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]      M7  (7)        12( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             4021( 0.64%)       447( 0.07%)        53( 0.01%)         1( 0.00%)   ( 0.72%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.22% V
[NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.32% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.92 sec, Real: 1.43 sec, Curr Mem: 4324.52 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          6.49 |         11.67 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 6.49, normalized total congestion hotspot area = 11.67 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   505.00    58.60   533.80    87.40 |        4.98   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   476.20    58.60   505.00    87.40 |        4.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   505.00    29.80   533.80    58.60 |        1.25   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   159.40    44.20   188.20    73.00 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4194.51)
Total number of fetched objects 42135
End delay calculation. (MEM=4539.89 CPU=0:00:06.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4539.89 CPU=0:00:08.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:02.0 totSessionCpu=3:05:02 mem=4507.9M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3489.81MB/5764.32MB/3827.10MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3489.81MB/5764.32MB/3827.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3489.81MB/5764.32MB/3827.10MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 22:05:41 (2023-Mar-23 05:05:41 GMT)
2023-Mar-22 22:05:42 (2023-Mar-23 05:05:42 GMT): 10%
2023-Mar-22 22:05:42 (2023-Mar-23 05:05:42 GMT): 20%
2023-Mar-22 22:05:42 (2023-Mar-23 05:05:42 GMT): 30%
2023-Mar-22 22:05:42 (2023-Mar-23 05:05:42 GMT): 40%
2023-Mar-22 22:05:42 (2023-Mar-23 05:05:42 GMT): 50%
2023-Mar-22 22:05:42 (2023-Mar-23 05:05:42 GMT): 60%
2023-Mar-22 22:05:42 (2023-Mar-23 05:05:42 GMT): 70%
2023-Mar-22 22:05:42 (2023-Mar-23 05:05:42 GMT): 80%
2023-Mar-22 22:05:42 (2023-Mar-23 05:05:42 GMT): 90%

Finished Levelizing
2023-Mar-22 22:05:42 (2023-Mar-23 05:05:42 GMT)

Starting Activity Propagation
2023-Mar-22 22:05:42 (2023-Mar-23 05:05:42 GMT)
2023-Mar-22 22:05:42 (2023-Mar-23 05:05:42 GMT): 10%
2023-Mar-22 22:05:43 (2023-Mar-23 05:05:43 GMT): 20%

Finished Activity Propagation
2023-Mar-22 22:05:43 (2023-Mar-23 05:05:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=3491.25MB/5764.32MB/3827.10MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 22:05:43 (2023-Mar-23 05:05:43 GMT)
2023-Mar-22 22:05:45 (2023-Mar-23 05:05:45 GMT): 10%
2023-Mar-22 22:05:45 (2023-Mar-23 05:05:45 GMT): 20%
2023-Mar-22 22:05:45 (2023-Mar-23 05:05:45 GMT): 30%
2023-Mar-22 22:05:45 (2023-Mar-23 05:05:45 GMT): 40%
2023-Mar-22 22:05:45 (2023-Mar-23 05:05:45 GMT): 50%
2023-Mar-22 22:05:45 (2023-Mar-23 05:05:45 GMT): 60%
2023-Mar-22 22:05:45 (2023-Mar-23 05:05:45 GMT): 70%
2023-Mar-22 22:05:45 (2023-Mar-23 05:05:45 GMT): 80%
2023-Mar-22 22:05:45 (2023-Mar-23 05:05:45 GMT): 90%

Finished Calculating power
2023-Mar-22 22:05:45 (2023-Mar-23 05:05:45 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3495.82MB/5844.35MB/3827.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3495.82MB/5844.35MB/3827.10MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3495.82MB/5844.35MB/3827.10MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3495.82MB/5844.35MB/3827.10MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 22:05:45 (2023-Mar-23 05:05:45 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.73090404 	   45.8293%
Total Switching Power:      57.91282020 	   52.3173%
Total Leakage Power:         2.05164800 	    1.8534%
Total Power:               110.69537213
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.38       4.567      0.5812       28.53       25.77
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   2.746e-05
Physical-Only                          0           0      0.5915      0.5915      0.5343
Combinational                      24.73       49.98      0.8251       75.54       68.24
Clock (Combinational)              1.365       2.572     0.02614       3.963        3.58
Clock (Sequential)                 1.256      0.7923     0.02766       2.076       1.876
-----------------------------------------------------------------------------------------
Total                              50.73       57.91       2.052       110.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.73       57.91       2.052       110.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.068       1.418     0.02609       2.512       2.269
clk1                               1.553       1.946      0.0277       3.528       3.187
-----------------------------------------------------------------------------------------
Total                              2.621       3.364      0.0538       6.039       5.456
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3518.86MB/5844.35MB/3827.10MB)


Output file is ./timingReports/dualcore_postCTS.power.
**optDesign ... cpu = 0:22:00, real = 0:11:03, mem = 3453.9M, totSessionCpu=3:05:10 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:22:00, real = 0:11:03, mem = 3443.8M, totSessionCpu=3:05:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=4234.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=4234.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4352.9M
** Profile ** Total reports :  cpu=0:00:00.4, mem=4245.9M
** Profile ** DRVs :  cpu=0:00:02.4, mem=4250.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.248  | -1.241  | -0.717  | -2.248  |
|           TNS (ns):|-441.913 |-393.028 | -11.860 | -37.025 |
|    Violating Paths:|  1388   |  1302   |   52    |   34    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -0.026   |     40 (40)      |
|   max_tran     |     43 (173)     |   -0.161   |     43 (173)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.666%
       (96.689% with Fillers)
Routing Overflow: 0.03% H and 0.32% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4250.4M
**optDesign ... cpu = 0:22:03, real = 0:11:07, mem = 3427.2M, totSessionCpu=3:05:13 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      707  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007        4  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 738 warning(s), 0 error(s)

#% End ccopt_design (date=03/22 22:05:50, total cpu=0:25:31, real=0:13:03, peak res=3833.4M, current mem=3346.8M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3233.2M, totSessionCpu=3:05:14 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 22:05:54 (2023-Mar-23 05:05:54 GMT)
2023-Mar-22 22:05:55 (2023-Mar-23 05:05:55 GMT): 10%
2023-Mar-22 22:05:55 (2023-Mar-23 05:05:55 GMT): 20%

Finished Activity Propagation
2023-Mar-22 22:05:56 (2023-Mar-23 05:05:56 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 3553.2M, totSessionCpu=3:05:29 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4390.4M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=3:05:31 mem=4393.6M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 42135
End delay calculation. (MEM=199.809 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=199.809 CPU=0:00:08.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:03.0 totSessionCpu=0:00:25.7 mem=167.8M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:15.2 real=0:00:05.0 totSessionCpu=0:00:27.3 mem=198.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=198.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=198.3M
Done building hold timer [51348 node(s), 74742 edge(s), 1 view(s)] (fixHold) cpu=0:00:18.4 real=0:00:07.0 totSessionCpu=0:00:30.4 mem=198.3M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:18.4/0:00:06.2 (3.0), mem = 198.3M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4435.77)
Total number of fetched objects 42135
End delay calculation. (MEM=4807.77 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4807.77 CPU=0:00:08.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:02.0 totSessionCpu=3:06:01 mem=4775.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:30.5 real=0:00:09.0 totSessionCpu=3:06:01 mem=4775.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4775.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=4783.8M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4783.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=4783.8M
** Profile ** DRVs :  cpu=0:00:01.3, mem=4806.3M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.248  | -1.241  | -0.717  | -2.248  |
|           TNS (ns):|-441.913 |-393.028 | -11.860 | -37.025 |
|    Violating Paths:|  1388   |  1302   |   52    |   34    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.694  | -0.694  |  0.144  |  0.087  |
|           TNS (ns):| -39.857 | -39.857 |  0.000  |  0.000  |
|    Violating Paths:|   180   |   180   |    0    |    0    |
|          All Paths:|  8476   |  8256   |   218   |    2    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -0.026   |     40 (40)      |
|   max_tran     |     43 (173)     |   -0.161   |     43 (173)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.666%
       (96.689% with Fillers)
Routing Overflow: 0.03% H and 0.32% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:00:22, mem = 3678.8M, totSessionCpu=3:06:06 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:06:05.5/0:58:14.0 (3.2), mem = 4435.3M
(I,S,L,T): WC_VIEW: 50.0657, 54.5487, 1.93825, 106.553
*info: Run optDesign holdfix with 8 threads.
Info: 457 nets with fixed/cover wires excluded.
Info: 551 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:39.1 real=0:00:16.0 totSessionCpu=3:06:10 mem=4766.5M density=96.689% ***
** Profile ** Start :  cpu=0:00:00.0, mem=4766.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=4766.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4797.1M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.6943
      TNS :     -39.8560
      #VP :          180
  Density :      96.689%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:40.8 real=0:00:17.0 totSessionCpu=3:06:12 mem=4797.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.6943
      TNS :     -39.8560
      #VP :          180
  Density :      96.689%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:41.1 real=0:00:18.0 totSessionCpu=3:06:12 mem=4797.1M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=4797.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=4797.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4797.1M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 15398 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:42.4 real=0:00:18.0 totSessionCpu=3:06:13 mem=4751.1M density=96.689% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:42.4 real=0:00:18.0 totSessionCpu=3:06:13 mem=4751.1M density=96.689%) ***
(I,S,L,T): WC_VIEW: 50.0657, 54.5487, 1.93825, 106.553
*** HoldOpt [finish] : cpu/real = 0:00:08.1/0:00:06.8 (1.2), totSession cpu/real = 3:06:13.7/0:58:20.9 (3.2), mem = 4540.1M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4512.13 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4557.00 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4557.00 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 457  Num Prerouted Wires = 39957
[NR-eGR] Read numTotalNets=41748  numIgnoredNets=457
[NR-eGR] There are 94 clock nets ( 94 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41197 
[NR-eGR] Rule id: 1  Nets: 94 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 62 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.240400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 94 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.30% V. EstWL: 8.967600e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 41135 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.02% H + 0.54% V. EstWL: 1.360138e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-13)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      2510( 2.79%)       439( 0.49%)        53( 0.06%)         1( 0.00%)   ( 3.34%) 
[NR-eGR]      M3  (3)       308( 0.34%)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]      M4  (4)       854( 1.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 1.03%) 
[NR-eGR]      M5  (5)        22( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6  (6)       312( 0.34%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]      M7  (7)        12( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             4021( 0.64%)       447( 0.07%)        53( 0.01%)         1( 0.00%)   ( 0.72%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.22% V
[NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.32% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.02 sec, Real: 1.50 sec, Curr Mem: 4567.63 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          6.49 |         11.67 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 6.49, normalized total congestion hotspot area = 11.67 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   505.00    58.60   533.80    87.40 |        4.98   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   476.20    58.60   505.00    87.40 |        4.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   505.00    29.80   533.80    58.60 |        1.25   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   159.40    44.20   188.20    73.00 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:03, real = 0:00:31, mem = 3733.9M, totSessionCpu=3:06:16 **
** Profile ** Start :  cpu=0:00:00.0, mem=4496.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=4496.6M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 42135
End delay calculation. (MEM=169.168 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=169.168 CPU=0:00:08.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:03.0 totSessionCpu=0:00:42.1 mem=137.2M)
** Profile ** Overall slacks :  cpu=0:00:10.6, mem=145.2M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:14.0/0:00:03.7 (3.7), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.9, mem=4576.1M
** Profile ** Total reports :  cpu=0:00:00.4, mem=4499.1M
** Profile ** DRVs :  cpu=0:00:02.3, mem=4495.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.248  | -1.241  | -0.717  | -2.248  |
|           TNS (ns):|-441.913 |-393.028 | -11.860 | -37.025 |
|    Violating Paths:|  1388   |  1302   |   52    |   34    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.694  | -0.694  |  0.144  |  0.087  |
|           TNS (ns):| -39.857 | -39.857 |  0.000  |  0.000  |
|    Violating Paths:|   180   |   180   |    0    |    0    |
|          All Paths:|  8476   |  8256   |   218   |    2    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -0.026   |     40 (40)      |
|   max_tran     |     43 (173)     |   -0.161   |     43 (173)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.666%
       (96.689% with Fillers)
Routing Overflow: 0.03% H and 0.32% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4495.6M
**optDesign ... cpu = 0:01:19, real = 0:00:39, mem = 3717.2M, totSessionCpu=3:06:32 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/22 22:06:29, mem=3644.2M)
% Begin Save ccopt configuration ... (date=03/22 22:06:29, mem=3644.2M)
% End Save ccopt configuration ... (date=03/22 22:06:29, total cpu=0:00:00.3, real=0:00:00.0, peak res=3644.5M, current mem=3644.5M)
% Begin Save netlist data ... (date=03/22 22:06:29, mem=3644.5M)
Writing Binary DB to cts.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 22:06:30, total cpu=0:00:00.2, real=0:00:01.0, peak res=3645.6M, current mem=3645.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 22:06:30, mem=3646.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 22:06:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=3646.4M, current mem=3646.4M)
Saving scheduling_file.cts.16107 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 22:06:30, mem=3646.4M)
% End Save clock tree data ... (date=03/22 22:06:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=3646.4M, current mem=3646.4M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file cts.enc.dat.tmp/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file cts.enc.dat.tmp/dualcore.prop
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=4510.0M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4502.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:00.0 mem=4486.0M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts.enc.dat.tmp/dualcore.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 22:06:33, mem=3646.8M)
% End Save power constraints data ... (date=03/22 22:06:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=3646.8M, current mem=3646.8M)
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/22 22:06:35, total cpu=0:00:05.0, real=0:00:06.0, peak res=3647.2M, current mem=3647.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/22 22:06:35, mem=3647.2M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3647.17 (MB), peak = 3966.41 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4443.0M, init mem=4446.1M)
*info: Placed = 68572          (Fixed = 445)
*info: Unplaced = 0           
Placement Density:96.69%(267515/276676)
Placement Density (including fixed std cells):96.69%(267515/276676)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=4442.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (457) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4442.9M) ***
#Start route 551 clock and analog nets...
% Begin globalDetailRoute (date=03/22 22:06:35, mem=3642.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 22 22:06:35 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=41317
#need_extraction net=41317 (total=41868)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 22:06:37 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41862 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:03, memory = 3682.01 (MB), peak = 3966.41 (MB)
#Merging special wires: starts on Wed Mar 22 22:06:40 2023 with memory = 3682.65 (MB), peak = 3966.41 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:3.9 GB --1.22 [8]--
#
#Finished routing data preparation on Wed Mar 22 22:06:40 2023
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:03
#Increased memory = 18.18 (MB)
#Total memory = 3683.49 (MB)
#Peak memory = 3966.41 (MB)
#
#
#Start global routing on Wed Mar 22 22:06:40 2023
#
#
#Start global routing initialization on Wed Mar 22 22:06:40 2023
#
#Number of eco nets is 417
#
#Start global routing data preparation on Wed Mar 22 22:06:40 2023
#
#Start routing resource analysis on Wed Mar 22 22:06:40 2023
#
#Routing resource analysis is done on Wed Mar 22 22:06:40 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.49%
#  M2             V        2648          84       33124     1.12%
#  M3             H        2727           0       33124     0.20%
#  M4             V        2156         576       33124     1.10%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2732           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17003       3.38%      264992    11.86%
#
#  551 nets (1.32%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 22:06:41 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3689.83 (MB), peak = 3966.41 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 22:06:41 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3691.38 (MB), peak = 3966.41 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3725.35 (MB), peak = 3966.41 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3731.20 (MB), peak = 3966.41 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3731.32 (MB), peak = 3966.41 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3740.15 (MB), peak = 3966.41 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 120 (skipped).
#Total number of nets with skipped attribute = 41197 (skipped).
#Total number of routable nets = 551.
#Total number of nets in the design = 41868.
#
#511 routable nets have only global wires.
#40 routable nets have only detail routed wires.
#41197 skipped nets have only detail routed wires.
#511 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                511               0  
#------------------------------------------------
#        Total                511               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                551           62                80           41117  
#-------------------------------------------------------------------------------
#        Total                551           62                80           41117  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            0(0.00%)      0(0.00%)   (0.00%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4           58(0.18%)      2(0.01%)   (0.18%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     58(0.02%)      2(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 551
#Total wire length = 88845 um.
#Total half perimeter of net bounding box = 40995 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 170 um.
#Total wire length on LAYER M3 = 48847 um.
#Total wire length on LAYER M4 = 30320 um.
#Total wire length on LAYER M5 = 6765 um.
#Total wire length on LAYER M6 = 2743 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 32630
#Total number of multi-cut vias = 209 (  0.6%)
#Total number of single cut vias = 32421 ( 99.4%)
#Up-Via Summary (total 32630):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11158 ( 98.2%)       209 (  1.8%)      11367
# M2             10447 (100.0%)         0 (  0.0%)      10447
# M3              9006 (100.0%)         0 (  0.0%)       9006
# M4              1360 (100.0%)         0 (  0.0%)       1360
# M5               450 (100.0%)         0 (  0.0%)        450
#-----------------------------------------------------------
#                32421 ( 99.4%)       209 (  0.6%)      32630 
#
#Total number of involved priority nets 511
#Maximum src to sink distance for priority net 549.9
#Average of max src_to_sink distance for priority net 63.8
#Average of ave src_to_sink distance for priority net 37.7
#Max overcon = 2 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.18%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 61.20 (MB)
#Total memory = 3744.70 (MB)
#Peak memory = 3966.41 (MB)
#
#Finished global routing on Wed Mar 22 22:06:45 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3708.64 (MB), peak = 3966.41 (MB)
#Start Track Assignment.
#Done with 6644 horizontal wires in 2 hboxes and 2310 vertical wires in 2 hboxes.
#Done with 527 horizontal wires in 2 hboxes and 91 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 551
#Total wire length = 101163 um.
#Total half perimeter of net bounding box = 40995 um.
#Total wire length on LAYER M1 = 4511 um.
#Total wire length on LAYER M2 = 202 um.
#Total wire length on LAYER M3 = 54852 um.
#Total wire length on LAYER M4 = 32046 um.
#Total wire length on LAYER M5 = 6806 um.
#Total wire length on LAYER M6 = 2747 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 32630
#Total number of multi-cut vias = 209 (  0.6%)
#Total number of single cut vias = 32421 ( 99.4%)
#Up-Via Summary (total 32630):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11158 ( 98.2%)       209 (  1.8%)      11367
# M2             10447 (100.0%)         0 (  0.0%)      10447
# M3              9006 (100.0%)         0 (  0.0%)       9006
# M4              1360 (100.0%)         0 (  0.0%)       1360
# M5               450 (100.0%)         0 (  0.0%)        450
#-----------------------------------------------------------
#                32421 ( 99.4%)       209 (  0.6%)      32630 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3733.86 (MB), peak = 3966.41 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:10
#Increased memory = 68.74 (MB)
#Total memory = 3734.05 (MB)
#Peak memory = 3966.41 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.9% of the total area was rechecked for DRC, and 57.9% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#68169 out of 68572 instances (99.4%) need to be verified(marked ipoed), dirty area = 104.9%.
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        2        2
#	M2            0        0        0
#	M3            0        0        0
#	M4            1        0        1
#	Totals        1        2        3
#cpu time = 00:01:41, elapsed time = 00:00:13, memory = 4011.80 (MB), peak = 4036.68 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4015.18 (MB), peak = 4036.68 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 551
#Total wire length = 88237 um.
#Total half perimeter of net bounding box = 40995 um.
#Total wire length on LAYER M1 = 86 um.
#Total wire length on LAYER M2 = 7409 um.
#Total wire length on LAYER M3 = 47604 um.
#Total wire length on LAYER M4 = 30224 um.
#Total wire length on LAYER M5 = 2184 um.
#Total wire length on LAYER M6 = 730 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30145
#Total number of multi-cut vias = 264 (  0.9%)
#Total number of single cut vias = 29881 ( 99.1%)
#Up-Via Summary (total 30145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10763 ( 97.6%)       264 (  2.4%)      11027
# M2             10402 (100.0%)         0 (  0.0%)      10402
# M3              8174 (100.0%)         0 (  0.0%)       8174
# M4               414 (100.0%)         0 (  0.0%)        414
# M5               128 (100.0%)         0 (  0.0%)        128
#-----------------------------------------------------------
#                29881 ( 99.1%)       264 (  0.9%)      30145 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:43
#Elapsed time = 00:00:14
#Increased memory = -28.61 (MB)
#Total memory = 3705.43 (MB)
#Peak memory = 4036.68 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3706.98 (MB), peak = 4036.68 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 551
#Total wire length = 88237 um.
#Total half perimeter of net bounding box = 40995 um.
#Total wire length on LAYER M1 = 86 um.
#Total wire length on LAYER M2 = 7409 um.
#Total wire length on LAYER M3 = 47604 um.
#Total wire length on LAYER M4 = 30224 um.
#Total wire length on LAYER M5 = 2184 um.
#Total wire length on LAYER M6 = 730 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30145
#Total number of multi-cut vias = 264 (  0.9%)
#Total number of single cut vias = 29881 ( 99.1%)
#Up-Via Summary (total 30145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10763 ( 97.6%)       264 (  2.4%)      11027
# M2             10402 (100.0%)         0 (  0.0%)      10402
# M3              8174 (100.0%)         0 (  0.0%)       8174
# M4               414 (100.0%)         0 (  0.0%)        414
# M5               128 (100.0%)         0 (  0.0%)        128
#-----------------------------------------------------------
#                29881 ( 99.1%)       264 (  0.9%)      30145 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 551
#Total wire length = 88237 um.
#Total half perimeter of net bounding box = 40995 um.
#Total wire length on LAYER M1 = 86 um.
#Total wire length on LAYER M2 = 7409 um.
#Total wire length on LAYER M3 = 47604 um.
#Total wire length on LAYER M4 = 30224 um.
#Total wire length on LAYER M5 = 2184 um.
#Total wire length on LAYER M6 = 730 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30145
#Total number of multi-cut vias = 264 (  0.9%)
#Total number of single cut vias = 29881 ( 99.1%)
#Up-Via Summary (total 30145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10763 ( 97.6%)       264 (  2.4%)      11027
# M2             10402 (100.0%)         0 (  0.0%)      10402
# M3              8174 (100.0%)         0 (  0.0%)       8174
# M4               414 (100.0%)         0 (  0.0%)        414
# M5               128 (100.0%)         0 (  0.0%)        128
#-----------------------------------------------------------
#                29881 ( 99.1%)       264 (  0.9%)      30145 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:45
#Elapsed time = 00:00:16
#Increased memory = -23.25 (MB)
#Total memory = 3710.80 (MB)
#Peak memory = 4036.68 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:04
#Elapsed time = 00:00:28
#Increased memory = 26.03 (MB)
#Total memory = 3668.00 (MB)
#Peak memory = 4036.68 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 22:07:04 2023
#
% End globalDetailRoute (date=03/22 22:07:04, total cpu=0:02:04, real=0:00:29.0, peak res=4036.7M, current mem=3544.5M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/22 22:07:04, mem=3544.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 22 22:07:04 2023
#
#Generating timing data, please wait...
#41748 total nets, 551 already routed, 551 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 42135
End delay calculation. (MEM=4851.45 CPU=0:00:06.3 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:08, memory = 3612.45 (MB), peak = 4036.68 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=41868)
#Start reading timing information from file .timing_file_16107.tif.gz ...
#Read in timing information for 305 ports, 39833 instances from timing file .timing_file_16107.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 22:07:15 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41862 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3591.93 (MB), peak = 4036.68 (MB)
#Merging special wires: starts on Wed Mar 22 22:07:17 2023 with memory = 3592.61 (MB), peak = 4036.68 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.9 GB --1.19 [8]--
#
#Finished routing data preparation on Wed Mar 22 22:07:18 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 13.31 (MB)
#Total memory = 3592.94 (MB)
#Peak memory = 4036.68 (MB)
#
#
#Start global routing on Wed Mar 22 22:07:18 2023
#
#
#Start global routing initialization on Wed Mar 22 22:07:18 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Mar 22 22:07:18 2023
#
#Start routing resource analysis on Wed Mar 22 22:07:18 2023
#
#Routing resource analysis is done on Wed Mar 22 22:07:18 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.49%
#  M2             V        2648          84       33124     1.12%
#  M3             H        2727           0       33124     0.20%
#  M4             V        2156         576       33124     1.10%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2732           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17003       3.38%      264992    11.86%
#
#  551 nets (1.32%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 22:07:18 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3599.32 (MB), peak = 4036.68 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 22:07:18 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3600.57 (MB), peak = 4036.68 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3671.52 (MB), peak = 4036.68 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3671.53 (MB), peak = 4036.68 (MB)
#
#start global routing iteration 3...
#cpu time = 00:01:15, elapsed time = 00:01:14, memory = 3707.65 (MB), peak = 4036.68 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 120 (skipped).
#Total number of routable nets = 41748.
#Total number of nets in the design = 41868.
#
#41197 routable nets have only global wires.
#551 routable nets have only detail routed wires.
#80 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#551 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           62                80           41117  
#------------------------------------------------------------
#        Total           62                80           41117  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                551           62                80           41117  
#-------------------------------------------------------------------------------
#        Total                551           62                80           41117  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          287(0.88%)     61(0.19%)     11(0.03%)      3(0.01%)   (1.10%)
#  M3           23(0.07%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.07%)
#  M4            9(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            5(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    325(0.14%)     61(0.03%)     11(0.00%)      3(0.00%)   (0.17%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 0.01% H + 0.16% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.89 |          7.11 |
[hotspot] |    M3(H)   |          0.44 |          0.44 |
[hotspot] |    M4(V)   |          0.44 |          0.44 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          1.78 |          2.67 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |         72.11 |         73.44 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M8)    72.11 | (M8)    73.44 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.44 |          0.44 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.44/0.44 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   525.60    57.59   540.00    72.00 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 551
#Total wire length = 1464431 um.
#Total half perimeter of net bounding box = 1386552 um.
#Total wire length on LAYER M1 = 470 um.
#Total wire length on LAYER M2 = 229489 um.
#Total wire length on LAYER M3 = 312527 um.
#Total wire length on LAYER M4 = 357446 um.
#Total wire length on LAYER M5 = 143876 um.
#Total wire length on LAYER M6 = 358931 um.
#Total wire length on LAYER M7 = 6126 um.
#Total wire length on LAYER M8 = 55566 um.
#Total number of vias = 291707
#Total number of multi-cut vias = 264 (  0.1%)
#Total number of single cut vias = 291443 ( 99.9%)
#Up-Via Summary (total 291707):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            126399 ( 99.8%)       264 (  0.2%)     126663
# M2             98218 (100.0%)         0 (  0.0%)      98218
# M3             35603 (100.0%)         0 (  0.0%)      35603
# M4             16893 (100.0%)         0 (  0.0%)      16893
# M5             10543 (100.0%)         0 (  0.0%)      10543
# M6              1907 (100.0%)         0 (  0.0%)       1907
# M7              1880 (100.0%)         0 (  0.0%)       1880
#-----------------------------------------------------------
#               291443 ( 99.9%)       264 (  0.1%)     291707 
#
#Max overcon = 8 tracks.
#Total overcon = 0.17%.
#Worst layer Gcell overcon rate = 0.07%.
#
#Global routing statistics:
#Cpu time = 00:01:32
#Elapsed time = 00:01:31
#Increased memory = 117.13 (MB)
#Total memory = 3710.07 (MB)
#Peak memory = 4036.68 (MB)
#
#Finished global routing on Wed Mar 22 22:08:49 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3624.05 (MB), peak = 4036.68 (MB)
#Start Track Assignment.
#Done with 64606 horizontal wires in 2 hboxes and 64471 vertical wires in 2 hboxes.
#Done with 14316 horizontal wires in 2 hboxes and 11492 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           378.31 	  0.00%  	  0.00% 	  0.00%
# M2        220968.28 	  0.06%  	  0.00% 	  0.01%
# M3        263784.30 	  0.16%  	  0.00% 	  0.04%
# M4        326701.28 	  0.12%  	  0.00% 	  0.08%
# M5        141040.81 	  0.00%  	  0.00% 	  0.00%
# M6        358214.32 	  0.02%  	  0.00% 	  0.00%
# M7          6317.60 	  0.00%  	  0.00% 	  0.00%
# M8         55837.46 	  0.08%  	  0.07% 	  0.00%
#------------------------------------------------------------------------
# All     1373242.36  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 551
#Total wire length = 1504225 um.
#Total half perimeter of net bounding box = 1386552 um.
#Total wire length on LAYER M1 = 25550 um.
#Total wire length on LAYER M2 = 228133 um.
#Total wire length on LAYER M3 = 324596 um.
#Total wire length on LAYER M4 = 359135 um.
#Total wire length on LAYER M5 = 144555 um.
#Total wire length on LAYER M6 = 360243 um.
#Total wire length on LAYER M7 = 6110 um.
#Total wire length on LAYER M8 = 55904 um.
#Total number of vias = 291707
#Total number of multi-cut vias = 264 (  0.1%)
#Total number of single cut vias = 291443 ( 99.9%)
#Up-Via Summary (total 291707):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            126399 ( 99.8%)       264 (  0.2%)     126663
# M2             98218 (100.0%)         0 (  0.0%)      98218
# M3             35603 (100.0%)         0 (  0.0%)      35603
# M4             16893 (100.0%)         0 (  0.0%)      16893
# M5             10543 (100.0%)         0 (  0.0%)      10543
# M6              1907 (100.0%)         0 (  0.0%)       1907
# M7              1880 (100.0%)         0 (  0.0%)       1880
#-----------------------------------------------------------
#               291443 ( 99.9%)       264 (  0.1%)     291707 
#
#cpu time = 00:00:17, elapsed time = 00:00:16, memory = 3690.78 (MB), peak = 4036.68 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	151       100       251       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:53
#Elapsed time = 00:01:50
#Increased memory = 112.11 (MB)
#Total memory = 3691.74 (MB)
#Peak memory = 4036.68 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 428
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1            0        3        0        0       50        0       53
#	M2           27       20      309        0        0       10      366
#	M3            0        0        1        0        0        0        1
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0
#	M6            1        0        4        2        0        0        7
#	M7            0        0        0        1        0        0        1
#	Totals       28       23      314        3       50       10      428
#cpu time = 00:07:39, elapsed time = 00:01:00, memory = 4352.89 (MB), peak = 4357.29 (MB)
#start 1st optimization iteration ...
#   number of violations = 276
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        5        0        0        0        5
#	M2           53       24      178        4       12      271
#	Totals       53       29      178        4       12      276
#cpu time = 00:00:26, elapsed time = 00:00:04, memory = 4352.10 (MB), peak = 4357.29 (MB)
#start 2nd optimization iteration ...
#   number of violations = 259
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        4        0        0        0        4
#	M2           50        4      171       14       14      253
#	M3            1        1        0        0        0        2
#	Totals       51        9      171       14       14      259
#cpu time = 00:00:17, elapsed time = 00:00:03, memory = 4352.76 (MB), peak = 4357.29 (MB)
#start 3rd optimization iteration ...
#   number of violations = 7
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	M1            1        0        1
#	M2            1        4        5
#	M3            0        1        1
#	Totals        2        5        7
#cpu time = 00:00:19, elapsed time = 00:00:03, memory = 4353.12 (MB), peak = 4358.38 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4353.90 (MB), peak = 4358.38 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 551
#Total wire length = 1514933 um.
#Total half perimeter of net bounding box = 1386552 um.
#Total wire length on LAYER M1 = 2439 um.
#Total wire length on LAYER M2 = 253368 um.
#Total wire length on LAYER M3 = 322326 um.
#Total wire length on LAYER M4 = 368854 um.
#Total wire length on LAYER M5 = 142363 um.
#Total wire length on LAYER M6 = 359174 um.
#Total wire length on LAYER M7 = 7256 um.
#Total wire length on LAYER M8 = 59154 um.
#Total number of vias = 324131
#Total number of multi-cut vias = 1811 (  0.6%)
#Total number of single cut vias = 322320 ( 99.4%)
#Up-Via Summary (total 324131):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            128850 ( 99.2%)       993 (  0.8%)     129843
# M2            120043 (100.0%)         0 (  0.0%)     120043
# M3             40005 (100.0%)         0 (  0.0%)      40005
# M4             18587 (100.0%)         0 (  0.0%)      18587
# M5             11286 ( 93.2%)       818 (  6.8%)      12104
# M6              1761 (100.0%)         0 (  0.0%)       1761
# M7              1788 (100.0%)         0 (  0.0%)       1788
#-----------------------------------------------------------
#               322320 ( 99.4%)      1811 (  0.6%)     324131 
#
#Total number of DRC violations = 0
#Cpu time = 00:08:48
#Elapsed time = 00:01:12
#Increased memory = -31.43 (MB)
#Total memory = 3660.50 (MB)
#Peak memory = 4358.38 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3663.85 (MB), peak = 4358.38 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 551
#Total wire length = 1514933 um.
#Total half perimeter of net bounding box = 1386552 um.
#Total wire length on LAYER M1 = 2439 um.
#Total wire length on LAYER M2 = 253368 um.
#Total wire length on LAYER M3 = 322326 um.
#Total wire length on LAYER M4 = 368854 um.
#Total wire length on LAYER M5 = 142363 um.
#Total wire length on LAYER M6 = 359174 um.
#Total wire length on LAYER M7 = 7256 um.
#Total wire length on LAYER M8 = 59154 um.
#Total number of vias = 324131
#Total number of multi-cut vias = 1811 (  0.6%)
#Total number of single cut vias = 322320 ( 99.4%)
#Up-Via Summary (total 324131):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            128850 ( 99.2%)       993 (  0.8%)     129843
# M2            120043 (100.0%)         0 (  0.0%)     120043
# M3             40005 (100.0%)         0 (  0.0%)      40005
# M4             18587 (100.0%)         0 (  0.0%)      18587
# M5             11286 ( 93.2%)       818 (  6.8%)      12104
# M6              1761 (100.0%)         0 (  0.0%)       1761
# M7              1788 (100.0%)         0 (  0.0%)       1788
#-----------------------------------------------------------
#               322320 ( 99.4%)      1811 (  0.6%)     324131 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 551
#Total wire length = 1514933 um.
#Total half perimeter of net bounding box = 1386552 um.
#Total wire length on LAYER M1 = 2439 um.
#Total wire length on LAYER M2 = 253368 um.
#Total wire length on LAYER M3 = 322326 um.
#Total wire length on LAYER M4 = 368854 um.
#Total wire length on LAYER M5 = 142363 um.
#Total wire length on LAYER M6 = 359174 um.
#Total wire length on LAYER M7 = 7256 um.
#Total wire length on LAYER M8 = 59154 um.
#Total number of vias = 324131
#Total number of multi-cut vias = 1811 (  0.6%)
#Total number of single cut vias = 322320 ( 99.4%)
#Up-Via Summary (total 324131):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            128850 ( 99.2%)       993 (  0.8%)     129843
# M2            120043 (100.0%)         0 (  0.0%)     120043
# M3             40005 (100.0%)         0 (  0.0%)      40005
# M4             18587 (100.0%)         0 (  0.0%)      18587
# M5             11286 ( 93.2%)       818 (  6.8%)      12104
# M6              1761 (100.0%)         0 (  0.0%)       1761
# M7              1788 (100.0%)         0 (  0.0%)       1788
#-----------------------------------------------------------
#               322320 ( 99.4%)      1811 (  0.6%)     324131 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#76.43% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:54, elapsed time = 00:00:08, memory = 3791.48 (MB), peak = 4358.38 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 551
#Total wire length = 1514933 um.
#Total half perimeter of net bounding box = 1386552 um.
#Total wire length on LAYER M1 = 2439 um.
#Total wire length on LAYER M2 = 253368 um.
#Total wire length on LAYER M3 = 322326 um.
#Total wire length on LAYER M4 = 368854 um.
#Total wire length on LAYER M5 = 142363 um.
#Total wire length on LAYER M6 = 359174 um.
#Total wire length on LAYER M7 = 7256 um.
#Total wire length on LAYER M8 = 59154 um.
#Total number of vias = 324131
#Total number of multi-cut vias = 235765 ( 72.7%)
#Total number of single cut vias = 88366 ( 27.3%)
#Up-Via Summary (total 324131):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82722 ( 63.7%)     47121 ( 36.3%)     129843
# M2              3767 (  3.1%)    116276 ( 96.9%)     120043
# M3              1157 (  2.9%)     38848 ( 97.1%)      40005
# M4               224 (  1.2%)     18363 ( 98.8%)      18587
# M5               141 (  1.2%)     11963 ( 98.8%)      12104
# M6               302 ( 17.1%)      1459 ( 82.9%)       1761
# M7                53 (  3.0%)      1735 ( 97.0%)       1788
#-----------------------------------------------------------
#                88366 ( 27.3%)    235765 ( 72.7%)     324131 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:33, elapsed time = 00:00:04, memory = 4088.06 (MB), peak = 4358.38 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 22 22:10:35 2023
#
#
#Start Post Route Wire Spread.
#Done with 11820 horizontal wires in 3 hboxes and 19389 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 551
#Total wire length = 1526821 um.
#Total half perimeter of net bounding box = 1386552 um.
#Total wire length on LAYER M1 = 2441 um.
#Total wire length on LAYER M2 = 255142 um.
#Total wire length on LAYER M3 = 324896 um.
#Total wire length on LAYER M4 = 372020 um.
#Total wire length on LAYER M5 = 144118 um.
#Total wire length on LAYER M6 = 361272 um.
#Total wire length on LAYER M7 = 7296 um.
#Total wire length on LAYER M8 = 59637 um.
#Total number of vias = 324131
#Total number of multi-cut vias = 235765 ( 72.7%)
#Total number of single cut vias = 88366 ( 27.3%)
#Up-Via Summary (total 324131):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82722 ( 63.7%)     47121 ( 36.3%)     129843
# M2              3767 (  3.1%)    116276 ( 96.9%)     120043
# M3              1157 (  2.9%)     38848 ( 97.1%)      40005
# M4               224 (  1.2%)     18363 ( 98.8%)      18587
# M5               141 (  1.2%)     11963 ( 98.8%)      12104
# M6               302 ( 17.1%)      1459 ( 82.9%)       1761
# M7                53 (  3.0%)      1735 ( 97.0%)       1788
#-----------------------------------------------------------
#                88366 ( 27.3%)    235765 ( 72.7%)     324131 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:36, elapsed time = 00:00:06, memory = 4132.13 (MB), peak = 4358.38 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:51, elapsed time = 00:00:15, memory = 3702.72 (MB), peak = 4358.38 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 551
#Total wire length = 1526821 um.
#Total half perimeter of net bounding box = 1386552 um.
#Total wire length on LAYER M1 = 2441 um.
#Total wire length on LAYER M2 = 255142 um.
#Total wire length on LAYER M3 = 324896 um.
#Total wire length on LAYER M4 = 372020 um.
#Total wire length on LAYER M5 = 144118 um.
#Total wire length on LAYER M6 = 361272 um.
#Total wire length on LAYER M7 = 7296 um.
#Total wire length on LAYER M8 = 59637 um.
#Total number of vias = 324131
#Total number of multi-cut vias = 235765 ( 72.7%)
#Total number of single cut vias = 88366 ( 27.3%)
#Up-Via Summary (total 324131):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82722 ( 63.7%)     47121 ( 36.3%)     129843
# M2              3767 (  3.1%)    116276 ( 96.9%)     120043
# M3              1157 (  2.9%)     38848 ( 97.1%)      40005
# M4               224 (  1.2%)     18363 ( 98.8%)      18587
# M5               141 (  1.2%)     11963 ( 98.8%)      12104
# M6               302 ( 17.1%)      1459 ( 82.9%)       1761
# M7                53 (  3.0%)      1735 ( 97.0%)       1788
#-----------------------------------------------------------
#                88366 ( 27.3%)    235765 ( 72.7%)     324131 
#
#detailRoute Statistics:
#Cpu time = 00:11:19
#Elapsed time = 00:01:45
#Increased memory = 6.38 (MB)
#Total memory = 3698.31 (MB)
#Peak memory = 4358.38 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:13:36
#Elapsed time = 00:03:47
#Increased memory = 74.68 (MB)
#Total memory = 3619.20 (MB)
#Peak memory = 4358.38 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 22:10:51 2023
#
% End globalDetailRoute (date=03/22 22:10:51, total cpu=0:13:36, real=0:03:47, peak res=4358.4M, current mem=3585.4M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:15:41, elapsed time = 00:04:17, memory = 3549.57 (MB), peak = 4358.38 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/22 22:10:52, total cpu=0:15:41, real=0:04:17, peak res=4358.4M, current mem=3549.6M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=68572 and nets=41868 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/dualcore_16107_ZO8Q84.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4504.9M)
Extracted 10.0002% (CPU Time= 0:00:02.0  MEM= 4556.7M)
Extracted 20.0003% (CPU Time= 0:00:02.4  MEM= 4556.7M)
Extracted 30.0003% (CPU Time= 0:00:02.9  MEM= 4556.7M)
Extracted 40.0003% (CPU Time= 0:00:03.4  MEM= 4556.7M)
Extracted 50.0004% (CPU Time= 0:00:04.3  MEM= 4560.7M)
Extracted 60.0002% (CPU Time= 0:00:05.4  MEM= 4560.7M)
Extracted 70.0003% (CPU Time= 0:00:07.3  MEM= 4560.7M)
Extracted 80.0003% (CPU Time= 0:00:07.9  MEM= 4560.7M)
Extracted 90.0003% (CPU Time= 0:00:08.8  MEM= 4560.7M)
Extracted 100% (CPU Time= 0:00:10.5  MEM= 4560.7M)
Number of Extracted Resistors     : 893796
Number of Extracted Ground Cap.   : 879626
Number of Extracted Coupling Cap. : 1756088
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4544.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.3  Real Time: 0:00:13.0  MEM: 4544.664M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3551.2M, totSessionCpu=3:22:33 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=4549.43 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4611.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4643.1M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 22:11:13 (2023-Mar-23 05:11:13 GMT)
2023-Mar-22 22:11:13 (2023-Mar-23 05:11:13 GMT): 10%
2023-Mar-22 22:11:13 (2023-Mar-23 05:11:13 GMT): 20%
2023-Mar-22 22:11:13 (2023-Mar-23 05:11:13 GMT): 30%
2023-Mar-22 22:11:14 (2023-Mar-23 05:11:14 GMT): 40%
2023-Mar-22 22:11:14 (2023-Mar-23 05:11:14 GMT): 50%
2023-Mar-22 22:11:14 (2023-Mar-23 05:11:14 GMT): 60%
2023-Mar-22 22:11:14 (2023-Mar-23 05:11:14 GMT): 70%
2023-Mar-22 22:11:14 (2023-Mar-23 05:11:14 GMT): 80%
2023-Mar-22 22:11:14 (2023-Mar-23 05:11:14 GMT): 90%

Finished Levelizing
2023-Mar-22 22:11:14 (2023-Mar-23 05:11:14 GMT)

Starting Activity Propagation
2023-Mar-22 22:11:14 (2023-Mar-23 05:11:14 GMT)
2023-Mar-22 22:11:14 (2023-Mar-23 05:11:14 GMT): 10%
2023-Mar-22 22:11:14 (2023-Mar-23 05:11:14 GMT): 20%

Finished Activity Propagation
2023-Mar-22 22:11:15 (2023-Mar-23 05:11:15 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:21, real = 0:00:12, mem = 3873.3M, totSessionCpu=3:22:54 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4844.7M, init mem=4844.7M)
*info: Placed = 68572          (Fixed = 445)
*info: Unplaced = 0           
Placement Density:96.69%(267515/276676)
Placement Density (including fixed std cells):96.69%(267515/276676)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=4841.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39833

Instance distribution across the VT partitions:

 LVT : inst = 12096 (30.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 12096 (30.4%)

 HVT : inst = 27737 (69.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27737 (69.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=68572 and nets=41868 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/dualcore_16107_ZO8Q84.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4835.7M)
Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 4903.5M)
Extracted 20.0003% (CPU Time= 0:00:02.6  MEM= 4903.5M)
Extracted 30.0003% (CPU Time= 0:00:03.0  MEM= 4903.5M)
Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 4903.5M)
Extracted 50.0004% (CPU Time= 0:00:04.4  MEM= 4907.5M)
Extracted 60.0002% (CPU Time= 0:00:05.6  MEM= 4907.5M)
Extracted 70.0003% (CPU Time= 0:00:07.5  MEM= 4907.5M)
Extracted 80.0003% (CPU Time= 0:00:08.1  MEM= 4907.5M)
Extracted 90.0003% (CPU Time= 0:00:08.9  MEM= 4907.5M)
Extracted 100% (CPU Time= 0:00:10.6  MEM= 4907.5M)
Number of Extracted Resistors     : 893796
Number of Extracted Ground Cap.   : 879626
Number of Extracted Coupling Cap. : 1756088
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4875.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.4  Real Time: 0:00:13.0  MEM: 4875.504M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 42135. 
Total number of fetched objects 42135
End delay calculation. (MEM=295.465 CPU=0:00:08.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=212.387 CPU=0:00:09.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:12.6 real=0:00:03.0 totSessionCpu=0:00:56.6 mem=180.4M)
Done building cte hold timing graph (HoldAware) cpu=0:00:15.6 real=0:00:05.0 totSessionCpu=0:00:56.6 mem=180.4M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:17.1/0:00:05.2 (3.3), mem = 210.9M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4960.38)
Total number of fetched objects 42135
AAE_INFO-618: Total number of nets in the design is 41868,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5379.38 CPU=0:00:17.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5296.3 CPU=0:00:18.9 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5264.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5296.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4962.42)
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 42135. 
Total number of fetched objects 42135
AAE_INFO-618: Total number of nets in the design is 41868,  31.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5235.67 CPU=0:00:15.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5235.67 CPU=0:00:15.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:43.3 real=0:00:09.0 totSessionCpu=3:24:12 mem=5235.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=5235.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=5235.7M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5243.7M
** Profile ** DRVs :  cpu=0:00:01.2, mem=5266.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.076  | -1.634  | -0.880  | -2.076  |
|           TNS (ns):|-611.367 |-559.886 | -17.351 | -34.405 |
|    Violating Paths:|  1514   |  1399   |   91    |   31    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     28 (28)      |   -0.024   |     28 (28)      |
|   max_tran     |     18 (87)      |   -0.213   |     18 (87)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.666%
       (96.689% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:41, real = 0:00:45, mem = 4141.2M, totSessionCpu=3:24:14 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       551 (unrouted=0, trialRouted=0, noStatus=0, routed=551, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41317 (unrouted=120, trialRouted=0, noStatus=0, routed=41197, fixed=0, [crossesIlmBoundary=0, tooFewTerms=120, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 549 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 276660.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    CKAN2D1          2           library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5275
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5020
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ---------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ---------------------------------------------------------------------------
       0          0        497     [min=1, max=509, avg=72, sd=64, total=35695]
       0          1         33     [min=1, max=498, avg=98, sd=141, total=3227]
       1          1         21     [min=1, max=301, avg=75, sd=90, total=1582]
    ---------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=211, i=2, icg=334, nicg=0, l=2, total=549
    cell areas       : b=1203.840um^2, i=4.320um^2, icg=2784.600um^2, nicg=0.000um^2, l=4.320um^2, total=3997.080um^2
    cell capacitance : b=0.672pF, i=0.006pF, icg=0.652pF, nicg=0.000pF, l=0.001pF, total=1.331pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.283pF, leaf=12.601pF, total=13.883pF
    wire lengths     : top=0.000um, trunk=8547.600um, leaf=79777.970um, total=88325.570um
    hp wire lengths  : top=0.000um, trunk=6166.800um, leaf=33359.600um, total=39526.400um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=92, worst=[0.048ns, 0.045ns, 0.042ns, 0.041ns, 0.037ns, 0.035ns, 0.031ns, 0.029ns, 0.028ns, 0.024ns, ...]} avg=0.012ns sd=0.011ns sum=1.105ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=171 avg=0.046ns sd=0.022ns min=0.014ns max=0.096ns {127 <= 0.063ns, 35 <= 0.084ns, 7 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=380 avg=0.097ns sd=0.016ns min=0.028ns max=0.153ns {4 <= 0.063ns, 62 <= 0.084ns, 118 <= 0.094ns, 49 <= 0.100ns, 55 <= 0.105ns} {35 <= 0.110ns, 15 <= 0.115ns, 29 <= 0.126ns, 13 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 2 CKBD16: 46 BUFFD12: 4 CKBD12: 53 BUFFD8: 1 CKBD8: 10 CKBD6: 4 BUFFD4: 6 CKBD4: 8 BUFFD3: 2 CKBD3: 18 CKBD2: 13 BUFFD1: 17 CKBD1: 11 BUFFD0: 1 CKBD0: 15 
     Invs: CKND3: 2 
     ICGs: CKLNQD16: 11 CKLNQD12: 5 CKLNQD8: 76 CKLNQD6: 31 CKLNQD4: 5 CKLNQD3: 50 CKLNQD2: 94 CKLNQD1: 62 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.377, max=2.395, avg=0.526, sd=0.209], skew [2.017 vs 0.057*], 55.5% {0.404, 0.462} (wid=0.047 ws=0.037) (gid=2.367 gs=2.007)
    skew_group clk2/CON: insertion delay [min=0.369, max=0.685, avg=0.481, sd=0.093], skew [0.316 vs 0.057*], 59.9% {0.392, 0.449} (wid=0.046 ws=0.035) (gid=0.667 gs=0.320)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: .Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  ..20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 551, tested: 551, violation detected: 92, violation ignored (due to small violation): 0, cannot run: 0, attempted: 92, unsuccessful: 0, sized: 78
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
  ---------------------------------------------------------------------------------------------------------------------------
  top                0                    0                   0            0                    0                   0
  trunk              0                    0                   0            0                    0                   0
  leaf              92 [100.0%]          78 (84.8%)           0            0                   78 (84.8%)          14 (15.2%)
  ---------------------------------------------------------------------------------------------------------------------------
  Total             92 [100.0%]          78 (84.8%)           0            0                   78 (84.8%)          14 (15.2%)
  ---------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 78, Downsized: 0, Sized but same area: 0, Unchanged: 14, Area change: 81.360um^2 (2.035%)
  Max. move: 1.800um(core2_inst/ofifo_inst/col_idx_0__fifo_instance/clk_gate_q4_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f97a1267c10, uid:A6ed6d, a CKLNQD2 at (166.200,289.000) in powerdomain auto-default in usermodule module core2_inst/ofifo_inst/col_idx_0__fifo_instance/clk_gate_q4_reg in clock tree clk2} and 30 others), Min. move: 0.000um, Avg. move: 0.137um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=211, i=2, icg=334, nicg=0, l=2, total=549
    cell areas       : b=1210.320um^2, i=4.320um^2, icg=2859.480um^2, nicg=0.000um^2, l=4.320um^2, total=4078.440um^2
    cell capacitance : b=0.676pF, i=0.006pF, icg=0.654pF, nicg=0.000pF, l=0.001pF, total=1.338pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.283pF, leaf=12.601pF, total=13.883pF
    wire lengths     : top=0.000um, trunk=8547.600um, leaf=79777.970um, total=88325.570um
    hp wire lengths  : top=0.000um, trunk=6163.600um, leaf=33361.000um, total=39524.600um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=14, worst=[0.019ns, 0.017ns, 0.016ns, 0.016ns, 0.014ns, 0.013ns, 0.013ns, 0.013ns, 0.009ns, 0.009ns, ...]} avg=0.011ns sd=0.006ns sum=0.152ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=171 avg=0.046ns sd=0.023ns min=0.014ns max=0.096ns {127 <= 0.063ns, 35 <= 0.084ns, 7 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=380 avg=0.090ns sd=0.012ns min=0.028ns max=0.124ns {7 <= 0.063ns, 94 <= 0.084ns, 138 <= 0.094ns, 59 <= 0.100ns, 68 <= 0.105ns} {3 <= 0.110ns, 3 <= 0.115ns, 8 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 2 CKBD16: 47 BUFFD12: 4 CKBD12: 54 BUFFD8: 1 CKBD8: 8 CKBD6: 4 BUFFD4: 6 CKBD4: 8 BUFFD3: 2 CKBD3: 18 CKBD2: 13 BUFFD1: 17 CKBD1: 11 BUFFD0: 1 CKBD0: 15 
     Invs: CKND3: 2 
     ICGs: CKLNQD16: 14 CKLNQD12: 14 CKLNQD8: 83 CKLNQD6: 13 CKLNQD4: 5 CKLNQD3: 84 CKLNQD2: 69 CKLNQD1: 52 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.378, max=2.395, avg=0.526, sd=0.209], skew [2.017 vs 0.057*], 55.2% {0.408, 0.465} (wid=0.047 ws=0.037) (gid=2.367 gs=2.007)
    skew_group clk2/CON: insertion delay [min=0.369, max=0.685, avg=0.482, sd=0.093], skew [0.316 vs 0.057*], 58.7% {0.388, 0.446} (wid=0.046 ws=0.035) (gid=0.667 gs=0.320)
  Fixing DRVs done. (took cpu=0:00:03.4 real=0:00:03.5)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Set dirty flag on 118 insts, 406 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=211, i=2, icg=334, nicg=0, l=2, total=549
    cell areas       : b=1210.320um^2, i=4.320um^2, icg=2859.480um^2, nicg=0.000um^2, l=4.320um^2, total=4078.440um^2
    cell capacitance : b=0.676pF, i=0.006pF, icg=0.654pF, nicg=0.000pF, l=0.001pF, total=1.338pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.283pF, leaf=12.601pF, total=13.883pF
    wire lengths     : top=0.000um, trunk=8547.600um, leaf=79777.970um, total=88325.570um
    hp wire lengths  : top=0.000um, trunk=6163.600um, leaf=33361.000um, total=39524.600um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=14, worst=[0.019ns, 0.017ns, 0.016ns, 0.016ns, 0.014ns, 0.013ns, 0.013ns, 0.013ns, 0.009ns, 0.009ns, ...]} avg=0.011ns sd=0.006ns sum=0.152ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=171 avg=0.046ns sd=0.023ns min=0.014ns max=0.096ns {127 <= 0.063ns, 35 <= 0.084ns, 7 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=380 avg=0.090ns sd=0.012ns min=0.028ns max=0.124ns {7 <= 0.063ns, 94 <= 0.084ns, 138 <= 0.094ns, 59 <= 0.100ns, 68 <= 0.105ns} {3 <= 0.110ns, 3 <= 0.115ns, 8 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 2 CKBD16: 47 BUFFD12: 4 CKBD12: 54 BUFFD8: 1 CKBD8: 8 CKBD6: 4 BUFFD4: 6 CKBD4: 8 BUFFD3: 2 CKBD3: 18 CKBD2: 13 BUFFD1: 17 CKBD1: 11 BUFFD0: 1 CKBD0: 15 
     Invs: CKND3: 2 
     ICGs: CKLNQD16: 14 CKLNQD12: 14 CKLNQD8: 83 CKLNQD6: 13 CKLNQD4: 5 CKLNQD3: 84 CKLNQD2: 69 CKLNQD1: 52 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.378, max=2.395, avg=0.526, sd=0.209], skew [2.017 vs 0.057*], 55.2% {0.408, 0.465} (wid=0.047 ws=0.037) (gid=2.367 gs=2.007)
    skew_group clk2/CON: insertion delay [min=0.369, max=0.685, avg=0.482, sd=0.093], skew [0.316 vs 0.057*], 58.7% {0.388, 0.446} (wid=0.046 ws=0.035) (gid=0.667 gs=0.320)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       551 (unrouted=0, trialRouted=0, noStatus=0, routed=551, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41317 (unrouted=120, trialRouted=0, noStatus=0, routed=41197, fixed=0, [crossesIlmBoundary=0, tooFewTerms=120, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:12.5 real=0:00:08.5)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 4978.11M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 551 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:24:32.8/1:04:02.5 (3.2), mem = 4978.1M
(I,S,L,T): WC_VIEW: 49.8986, 52.8186, 1.93825, 104.655
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    31|   128|    -0.25|    41|    41|    -0.03|     0|     0|     0|     0|     0|     0|    -2.08|  -611.92|       0|       0|       0|  96.72|          |         |
|     8|    24|    -0.10|     8|     8|    -0.01|     0|     0|     0|     0|     0|     0|    -2.08|  -604.09|      28|       0|       9|  96.74| 0:00:02.0|  5713.0M|
|     4|    12|    -0.06|     5|     5|    -0.00|     0|     0|     0|     0|     0|     0|    -2.08|  -604.09|       0|       0|       0|  96.74| 0:00:00.0|  5713.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 12 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    12 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:12.3 real=0:00:04.0 mem=5713.0M) ***

(I,S,L,T): WC_VIEW: 49.8733, 52.8268, 1.93891, 104.639
*** DrvOpt [finish] : cpu/real = 0:00:20.8/0:00:11.2 (1.9), totSession cpu/real = 3:24:53.6/1:04:13.7 (3.2), mem = 5503.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:24:54 mem=5503.6M) ***
Move report: Detail placement moves 7312 insts, mean move: 0.92 um, max move: 8.80 um
	Max move on inst (core2_inst/mac_array_instance/col_idx_6__mac_col_inst/intadd_96_U3): (337.40, 323.20) --> (342.60, 326.80)
	Runtime: CPU: 0:00:04.8 REAL: 0:00:03.0 MEM: 5503.6MB
Summary Report:
Instances move: 4520 (out of 39494 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 8.80 um (Instance: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/intadd_96_U3) (337.4, 323.2) -> (342.6, 326.8)
	Length: 25 sites, height: 1 rows, site name: core, cell type: FA1D0
Runtime: CPU: 0:00:05.0 REAL: 0:00:03.0 MEM: 5503.6MB
*** Finished refinePlace (3:24:59 mem=5503.6M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:26, real = 0:01:10, mem = 4333.5M, totSessionCpu=3:24:59 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:27, Mem = 5061.57M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5061.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=5061.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5134.0M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5132.5M

------------------------------------------------------------
     SI Timing Summary (cpu=0.44min real=0.25min mem=5061.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.075  | -1.631  | -0.880  | -2.075  |
|           TNS (ns):|-604.083 |-552.938 | -17.028 | -34.443 |
|    Violating Paths:|  1505   |  1392   |   89    |   31    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.005   |      5 (5)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.713%
       (96.736% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5132.5M
**optDesign ... cpu = 0:02:28, real = 0:01:11, mem = 4318.8M, totSessionCpu=3:25:01 **
*** Timing NOT met, worst failing slack is -2.075
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:25:02.3/1:04:19.0 (3.2), mem = 5051.0M
(I,S,L,T): WC_VIEW: 49.8733, 52.8268, 1.93891, 104.639
*info: 551 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.075 TNS Slack -604.085 Density 96.74
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.075| -34.443|
|reg2cgate |-0.880| -17.028|
|reg2reg   |-1.631|-552.940|
|HEPG      |-1.631|-569.967|
|All Paths |-2.075|-604.085|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.631|   -2.075|-569.967| -604.085|    96.74%|   0:00:01.0| 5264.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.576|   -2.075|-565.808| -599.926|    96.74%|   0:00:03.0| 5742.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.576|   -2.075|-565.808| -599.926|    96.74%|   0:00:02.0| 5742.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:06.0 mem=5742.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.075|   -2.075| -34.443| -599.926|    96.74%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.969|   -1.969| -33.754| -599.236|    96.74%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -1.958|   -1.958| -33.572| -599.055|    96.75%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -1.949|   -1.949| -33.385| -598.868|    96.74%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_2[6]                                     |
|  -1.945|   -1.945| -33.065| -598.548|    96.75%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -1.916|   -1.916| -32.897| -598.380|    96.75%|   0:00:01.0| 5742.6M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.911|   -1.911| -32.773| -598.256|    96.75%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.905|   -1.905| -32.638| -598.121|    96.75%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -1.868|   -1.868| -32.390| -597.873|    96.74%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -1.827|   -1.827| -32.348| -597.831|    96.75%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -1.815|   -1.815| -32.258| -597.740|    96.75%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_2[8]                                     |
|  -1.815|   -1.815| -32.197| -597.680|    96.75%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_2[8]                                     |
|  -1.811|   -1.811| -32.193| -597.676|    96.75%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_2[8]                                     |
|  -1.792|   -1.792| -32.151| -597.634|    96.75%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.783|   -1.783| -32.111| -597.594|    96.75%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.781|   -1.781| -32.036| -597.519|    96.75%|   0:00:00.0| 5742.6M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -1.781|   -1.781| -32.036| -597.519|    96.75%|   0:00:01.0| 5742.6M|   WC_VIEW|  default| psum_norm_2[7]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:02.0 mem=5742.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.4 real=0:00:09.0 mem=5742.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.781| -32.036|
|reg2cgate |-0.880| -17.028|
|reg2reg   |-1.576|-548.780|
|HEPG      |-1.576|-565.808|
|All Paths |-1.781|-597.519|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.781 TNS Slack -597.519 Density 96.75
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 19 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.781| -32.053|
|reg2cgate |-0.880| -17.067|
|reg2reg   |-1.576|-549.272|
|HEPG      |-1.576|-566.339|
|All Paths |-1.781|-598.066|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 551 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:11.4 real=0:00:09.0 mem=5742.6M) ***
(I,S,L,T): WC_VIEW: 49.8784, 52.8282, 1.9397, 104.646
*** SetupOpt [finish] : cpu/real = 0:00:24.8/0:00:22.4 (1.1), totSession cpu/real = 3:25:27.1/1:04:41.5 (3.2), mem = 5533.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:25:27 mem=5533.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5533.2MB
Summary Report:
Instances move: 0 (out of 39500 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5533.2MB
*** Finished refinePlace (3:25:31 mem=5533.2M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 551 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:25:31.3/1:04:44.2 (3.2), mem = 5138.2M
(I,S,L,T): WC_VIEW: 49.8784, 52.8282, 1.9397, 104.646
*info: 551 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.781 TNS Slack -598.066 Density 96.75
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.781| -32.053|
|reg2cgate |-0.880| -17.067|
|reg2reg   |-1.576|-549.272|
|HEPG      |-1.576|-566.339|
|All Paths |-1.781|-598.066|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.576|   -1.781|-566.339| -598.066|    96.75%|   0:00:01.0| 5349.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.576|   -1.781|-565.446| -597.173|    96.75%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.576|   -1.781|-563.465| -595.192|    96.75%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.576|   -1.781|-562.806| -594.534|    96.75%|   0:00:01.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.576|   -1.781|-562.136| -593.863|    96.75%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.576|   -1.781|-560.793| -592.520|    96.75%|   0:00:01.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.576|   -1.781|-560.149| -591.877|    96.75%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.576|   -1.781|-560.081| -591.808|    96.75%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.576|   -1.781|-559.976| -591.704|    96.75%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.576|   -1.781|-558.349| -590.076|    96.75%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.576|   -1.781|-557.156| -588.884|    96.76%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.576|   -1.781|-556.984| -588.711|    96.76%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.576|   -1.781|-556.151| -587.878|    96.76%|   0:00:01.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.576|   -1.781|-555.965| -587.692|    96.76%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.576|   -1.781|-554.965| -586.693|    96.76%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.576|   -1.781|-553.566| -585.293|    96.76%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.576|   -1.781|-551.693| -583.421|    96.76%|   0:00:01.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.576|   -1.781|-551.278| -583.005|    96.76%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.576|   -1.781|-551.166| -582.893|    96.76%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.576|   -1.781|-550.627| -582.354|    96.76%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.576|   -1.781|-549.458| -581.185|    96.76%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.576|   -1.781|-548.456| -580.183|    96.76%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.576|   -1.781|-547.544| -579.272|    96.76%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.576|   -1.781|-547.442| -579.169|    96.76%|   0:00:00.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.576|   -1.781|-547.071| -578.798|    96.76%|   0:00:01.0| 5679.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 7 and inserted 11 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.576|   -1.781|-534.594| -566.321|    96.76%|   0:00:07.0| 5748.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.576|   -1.781|-534.590| -566.317|    96.76%|   0:00:00.0| 5748.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.576|   -1.781|-533.727| -565.454|    96.77%|   0:00:01.0| 5748.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.576|   -1.781|-533.604| -565.331|    96.77%|   0:00:00.0| 5748.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.576|   -1.781|-533.337| -565.064|    96.77%|   0:00:00.0| 5748.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.576|   -1.781|-532.815| -564.543|    96.77%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_4_/D                          |
|  -1.576|   -1.781|-532.726| -564.453|    96.77%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_4_/D                          |
|  -1.576|   -1.781|-532.600| -564.328|    96.77%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_4_/D                          |
|  -1.576|   -1.781|-531.667| -563.395|    96.77%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.576|   -1.781|-530.245| -561.973|    96.77%|   0:00:01.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.576|   -1.781|-529.873| -561.600|    96.77%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.576|   -1.781|-529.731| -561.459|    96.77%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.576|   -1.781|-529.542| -561.270|    96.77%|   0:00:01.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.576|   -1.781|-529.450| -561.177|    96.77%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.576|   -1.781|-529.443| -561.170|    96.77%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.576|   -1.781|-529.231| -560.959|    96.77%|   0:00:01.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_3_/D                          |
|  -1.576|   -1.781|-529.109| -560.836|    96.77%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_3_/D                          |
|  -1.576|   -1.781|-529.049| -560.776|    96.77%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.576|   -1.781|-529.046| -560.773|    96.77%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.576|   -1.781|-529.044| -560.772|    96.77%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.576|   -1.781|-528.490| -560.218|    96.77%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_4_/D                          |
|  -1.576|   -1.781|-528.403| -560.131|    96.78%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_4_/D                          |
|  -1.576|   -1.781|-528.262| -559.990|    96.78%|   0:00:00.0| 5767.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.576|   -1.781|-527.778| -559.505|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_3_/D                          |
|  -1.576|   -1.781|-527.646| -559.373|    96.78%|   0:00:01.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.576|   -1.781|-527.595| -559.322|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.576|   -1.781|-526.968| -558.696|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.576|   -1.781|-526.894| -558.622|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.576|   -1.781|-526.558| -558.285|    96.78%|   0:00:01.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_4_/D                          |
|  -1.576|   -1.781|-526.396| -558.123|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_4_/D                          |
|  -1.576|   -1.781|-526.344| -558.072|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.576|   -1.781|-525.254| -556.981|    96.78%|   0:00:01.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.576|   -1.781|-525.249| -556.977|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.576|   -1.781|-524.666| -556.393|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.576|   -1.781|-524.559| -556.286|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -1.576|   -1.781|-524.362| -556.089|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.576|   -1.781|-524.179| -555.906|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_8_/DB              |
|  -1.576|   -1.781|-524.053| -555.781|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_4_/D                          |
|  -1.576|   -1.781|-523.736| -555.464|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_3_/D                          |
|  -1.576|   -1.781|-523.514| -555.241|    96.78%|   0:00:01.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_2_/D                          |
|  -1.576|   -1.781|-523.494| -555.221|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_2_/D                          |
|  -1.576|   -1.781|-522.620| -554.347|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.576|   -1.781|-522.468| -554.196|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.576|   -1.781|-522.300| -554.027|    96.78%|   0:00:01.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.576|   -1.781|-520.502| -552.229|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.576|   -1.781|-520.497| -552.224|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.576|   -1.781|-520.463| -552.190|    96.78%|   0:00:01.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.576|   -1.781|-520.441| -552.168|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.576|   -1.781|-520.433| -552.160|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.576|   -1.781|-519.328| -551.056|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.576|   -1.781|-519.318| -551.045|    96.78%|   0:00:01.0| 5775.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.576|   -1.781|-519.244| -550.971|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.576|   -1.781|-519.236| -550.964|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.576|   -1.781|-519.221| -550.948|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.576|   -1.781|-519.218| -550.945|    96.78%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.576|   -1.781|-519.200| -550.928|    96.79%|   0:00:01.0| 5775.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.576|   -1.781|-519.079| -550.807|    96.79%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.576|   -1.781|-518.882| -550.609|    96.79%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.576|   -1.781|-518.846| -550.574|    96.79%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.576|   -1.781|-517.791| -549.518|    96.79%|   0:00:01.0| 5775.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.576|   -1.781|-517.789| -549.516|    96.79%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.576|   -1.781|-517.770| -549.497|    96.79%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.576|   -1.781|-517.335| -549.063|    96.79%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.576|   -1.781|-517.330| -549.057|    96.79%|   0:00:00.0| 5775.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.576|   -1.781|-514.741| -546.469|    96.79%|   0:00:05.0| 5770.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-514.640| -546.367|    96.79%|   0:00:00.0| 5770.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_2_/D                          |
|  -1.576|   -1.781|-514.570| -546.297|    96.79%|   0:00:00.0| 5770.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
|  -1.576|   -1.781|-514.200| -545.928|    96.79%|   0:00:00.0| 5773.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_4_/D                          |
|  -1.576|   -1.781|-514.032| -545.760|    96.79%|   0:00:00.0| 5773.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.576|   -1.781|-514.015| -545.742|    96.79%|   0:00:00.0| 5773.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.576|   -1.781|-513.609| -545.337|    96.79%|   0:00:00.0| 5773.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.576|   -1.781|-513.607| -545.335|    96.79%|   0:00:01.0| 5773.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.576|   -1.781|-513.589| -545.316|    96.79%|   0:00:00.0| 5773.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.576|   -1.781|-513.575| -545.302|    96.80%|   0:00:00.0| 5773.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.576|   -1.781|-513.405| -545.132|    96.80%|   0:00:00.0| 5773.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.576|   -1.781|-513.363| -545.090|    96.80%|   0:00:00.0| 5773.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.576|   -1.781|-512.624| -544.352|    96.80%|   0:00:00.0| 5773.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.576|   -1.781|-512.478| -544.206|    96.80%|   0:00:00.0| 5773.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-512.474| -544.201|    96.80%|   0:00:00.0| 5773.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-512.413| -544.140|    96.81%|   0:00:00.0| 5773.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-511.702| -543.429|    96.81%|   0:00:00.0| 5773.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.576|   -1.781|-510.932| -542.660|    96.81%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_3_/D                          |
|  -1.576|   -1.781|-510.681| -542.409|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_2_/D                          |
|  -1.576|   -1.781|-510.156| -541.883|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.576|   -1.781|-509.824| -541.552|    96.81%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.576|   -1.781|-509.745| -541.472|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.576|   -1.781|-509.323| -541.050|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-509.301| -541.028|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.576|   -1.781|-509.240| -540.967|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-509.116| -540.844|    96.81%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
|  -1.576|   -1.781|-508.530| -540.258|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.576|   -1.781|-508.449| -540.176|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.576|   -1.781|-508.413| -540.141|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_3_/D                          |
|  -1.576|   -1.781|-508.044| -539.771|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.576|   -1.781|-507.803| -539.531|    96.81%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/cnt_q_reg_1_/D                                 |
|  -1.576|   -1.781|-507.723| -539.450|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.576|   -1.781|-507.245| -538.973|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.576|   -1.781|-506.978| -538.705|    96.81%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.576|   -1.781|-504.400| -536.127|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_7__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q4_reg/latch/E                               |
|  -1.576|   -1.781|-504.378| -536.106|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_7__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q7_reg/latch/E                               |
|  -1.576|   -1.781|-504.268| -535.996|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
|  -1.576|   -1.781|-504.264| -535.991|    96.81%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.576|   -1.781|-503.626| -535.354|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-502.502| -534.229|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.576|   -1.781|-502.434| -534.161|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.576|   -1.781|-502.196| -533.924|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.576|   -1.781|-501.661| -533.388|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.576|   -1.781|-501.641| -533.368|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.576|   -1.781|-501.286| -533.014|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_2_/D                          |
|  -1.576|   -1.781|-501.113| -532.840|    96.81%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.576|   -1.781|-501.091| -532.819|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.576|   -1.781|-501.019| -532.747|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.576|   -1.781|-500.866| -532.594|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.576|   -1.781|-500.852| -532.579|    96.81%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.576|   -1.781|-500.557| -532.284|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.576|   -1.781|-500.554| -532.281|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.576|   -1.781|-500.289| -532.016|    96.81%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.576|   -1.781|-500.180| -531.908|    96.82%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.576|   -1.781|-499.955| -531.682|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.576|   -1.781|-499.743| -531.470|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.576|   -1.781|-499.609| -531.336|    96.82%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.576|   -1.781|-499.609| -531.336|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:33 real=0:00:53.0 mem=5792.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.781|   -1.781| -32.024| -531.336|    96.82%|   0:00:01.0| 5792.2M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -1.781|   -1.781| -31.823| -531.135|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  default| psum_norm_1[10]                                    |
|  -1.781|   -1.781| -31.745| -531.058|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  default| psum_norm_1[6]                                     |
|  -1.781|   -1.781| -31.719| -531.031|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  default| psum_norm_1[9]                                     |
|  -1.781|   -1.781| -31.719| -531.031|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  default| core2_inst/ofifo_inst/col_idx_7__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q3_reg/latch/E                               |
|  -1.781|   -1.781| -31.719| -531.031|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  default| psum_norm_2[7]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=5792.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:34 real=0:00:54.0 mem=5792.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.781| -31.719|
|reg2cgate |-0.815| -16.825|
|reg2reg   |-1.576|-482.784|
|HEPG      |-1.576|-499.609|
|All Paths |-1.781|-531.031|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.781 TNS Slack -531.031 Density 96.82
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 827 Nets
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.576|   -1.781|-502.263| -533.685|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.576|   -1.781|-502.263| -533.685|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.576|   -1.781|-502.237| -533.659|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.576|   -1.781|-502.237| -533.659|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.576|   -1.781|-502.190| -533.613|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.576|   -1.781|-502.116| -533.539|    96.82%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.576|   -1.781|-502.100| -533.522|    96.82%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.576|   -1.781|-502.071| -533.493|    96.83%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.576|   -1.781|-502.067| -533.489|    96.83%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.576|   -1.781|-501.981| -533.403|    96.83%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.576|   -1.781|-501.685| -533.107|    96.83%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.576|   -1.781|-501.659| -533.081|    96.83%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.576|   -1.781|-501.646| -533.068|    96.83%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.576|   -1.781|-501.619| -533.041|    96.83%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.576|   -1.781|-501.587| -533.009|    96.83%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_4_/D                          |
|  -1.576|   -1.781|-501.576| -532.998|    96.84%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_4_/D                          |
|  -1.576|   -1.781|-501.500| -532.922|    96.84%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_4_/D                          |
|  -1.576|   -1.781|-501.385| -532.807|    96.84%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.576|   -1.781|-501.371| -532.793|    96.84%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.576|   -1.781|-501.313| -532.735|    96.85%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.576|   -1.781|-501.201| -532.623|    96.85%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.576|   -1.781|-501.161| -532.584|    96.85%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.576|   -1.781|-501.099| -532.521|    96.86%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.576|   -1.781|-501.023| -532.445|    96.87%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_4_/D                          |
|  -1.576|   -1.781|-500.993| -532.415|    96.87%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_4_/D                          |
|  -1.576|   -1.781|-500.924| -532.346|    96.88%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_3_/D                          |
|  -1.576|   -1.781|-500.847| -532.269|    96.88%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_3_/D                          |
|  -1.576|   -1.781|-500.760| -532.182|    96.88%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_3_/D                          |
|  -1.576|   -1.781|-500.715| -532.137|    96.89%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.576|   -1.781|-500.641| -532.063|    96.90%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.576|   -1.781|-500.600| -532.022|    96.90%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.576|   -1.781|-500.470| -531.892|    96.90%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -1.576|   -1.781|-500.402| -531.824|    96.91%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.576|   -1.781|-500.359| -531.781|    96.91%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.576|   -1.781|-500.348| -531.770|    96.91%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.576|   -1.781|-500.238| -531.660|    96.91%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.576|   -1.781|-500.228| -531.650|    96.94%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.576|   -1.781|-500.219| -531.641|    96.94%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.576|   -1.781|-500.171| -531.593|    96.95%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.576|   -1.781|-500.046| -531.468|    96.95%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.576|   -1.781|-500.032| -531.454|    96.96%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.576|   -1.781|-499.976| -531.398|    96.96%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.576|   -1.781|-499.903| -531.325|    96.97%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.576|   -1.781|-499.888| -531.310|    96.97%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.576|   -1.781|-499.877| -531.299|    96.98%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.576|   -1.781|-499.853| -531.275|    96.98%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.576|   -1.781|-499.837| -531.259|    96.98%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.576|   -1.781|-499.818| -531.240|    96.99%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.576|   -1.781|-499.791| -531.213|    96.99%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.576|   -1.781|-499.788| -531.210|    96.99%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_2_/D                          |
|  -1.576|   -1.781|-499.759| -531.181|    96.99%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_2_/D                          |
|  -1.576|   -1.781|-499.613| -531.036|    97.00%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-499.607| -531.029|    97.00%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-499.593| -531.015|    97.00%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-499.582| -531.004|    97.00%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.576|   -1.781|-499.541| -530.963|    97.00%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.576|   -1.781|-499.236| -530.658|    97.00%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_3_/D                          |
|  -1.576|   -1.781|-499.152| -530.574|    97.01%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_3_/D                          |
|  -1.576|   -1.781|-499.122| -530.544|    97.01%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_3_/D                          |
|  -1.576|   -1.781|-499.114| -530.536|    97.01%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-499.110| -530.532|    97.01%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-499.107| -530.529|    97.01%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-499.103| -530.525|    97.01%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-499.095| -530.517|    97.02%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-499.060| -530.482|    97.02%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.576|   -1.781|-499.025| -530.447|    97.02%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -1.576|   -1.781|-498.992| -530.414|    97.02%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-498.925| -530.347|    97.03%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.576|   -1.781|-498.906| -530.328|    97.03%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.576|   -1.781|-498.838| -530.260|    97.03%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.576|   -1.781|-498.811| -530.233|    97.03%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.576|   -1.781|-498.793| -530.215|    97.03%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/cnt_q_reg_0_/D                                 |
|  -1.576|   -1.781|-498.718| -530.140|    97.04%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-498.710| -530.133|    97.04%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-498.671| -530.093|    97.04%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-498.659| -530.082|    97.04%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-498.658| -530.080|    97.04%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.576|   -1.781|-498.657| -530.079|    97.04%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.576|   -1.781|-498.652| -530.074|    97.04%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.576|   -1.781|-498.642| -530.065|    97.04%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.576|   -1.781|-498.636| -530.058|    97.05%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.576|   -1.781|-498.626| -530.048|    97.05%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.576|   -1.781|-498.606| -530.028|    97.05%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.576|   -1.781|-498.591| -530.013|    97.05%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.576|   -1.781|-498.568| -529.990|    97.05%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.576|   -1.781|-498.552| -529.974|    97.05%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_2_/D                          |
|  -1.576|   -1.781|-498.513| -529.936|    97.05%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_2_/D                          |
|  -1.576|   -1.781|-498.511| -529.933|    97.05%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_2_/D                          |
|  -1.576|   -1.781|-498.537| -529.959|    97.06%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.576|   -1.781|-498.520| -529.942|    97.06%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_2_/D                          |
|  -1.576|   -1.781|-498.418| -529.840|    97.06%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.576|   -1.781|-498.418| -529.840|    97.06%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.576|   -1.781|-498.415| -529.838|    97.06%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_4_/D                          |
|  -1.576|   -1.781|-498.395| -529.817|    97.06%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.576|   -1.781|-498.395| -529.817|    97.06%|   0:00:01.0| 5792.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_3_/D                          |
|  -1.576|   -1.781|-498.394| -529.817|    97.06%|   0:00:00.0| 5792.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:20 real=0:00:34.0 mem=5792.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.781|   -1.781| -31.719| -529.817|    97.06%|   0:00:01.0| 5792.2M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -1.781|   -1.781| -31.719| -529.817|    97.06%|   0:00:00.0| 5792.2M|   WC_VIEW|  default| core2_inst/ofifo_inst/col_idx_7__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q3_reg/latch/E                               |
|  -1.781|   -1.781| -31.719| -529.817|    97.06%|   0:00:00.0| 5792.2M|   WC_VIEW|  default| psum_norm_2[7]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=5792.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:21 real=0:00:35.0 mem=5792.2M) ***
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.781| -31.719|
|reg2cgate |-0.815| -16.896|
|reg2reg   |-1.576|-481.498|
|HEPG      |-1.576|-498.394|
|All Paths |-1.781|-529.817|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 566 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:02:59 real=0:01:30 mem=5792.2M) ***
(I,S,L,T): WC_VIEW: 50.3606, 53.1306, 1.95615, 105.447
*** SetupOpt [finish] : cpu/real = 0:03:10.2/0:01:41.7 (1.9), totSession cpu/real = 3:28:41.6/1:06:25.8 (3.1), mem = 5582.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:28:42 mem=5582.8M) ***
Move report: Detail placement moves 7 insts, mean move: 2.54 um, max move: 4.40 um
	Max move on inst (normalizer_inst/FE_OCPC3965_n5987): (356.00, 82.00) --> (353.40, 80.20)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5582.7MB
Summary Report:
Instances move: 7 (out of 39836 movable)
Instances flipped: 0
Mean displacement: 2.54 um
Max displacement: 4.40 um (Instance: normalizer_inst/FE_OCPC3965_n5987) (356, 82) -> (353.4, 80.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5582.7MB
*** Finished refinePlace (3:28:45 mem=5582.7M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:06:13, real = 0:03:22, mem = 4419.0M, totSessionCpu=3:28:46 **
** Profile ** Start :  cpu=0:00:00.0, mem=5188.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=5188.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5260.2M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5258.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.781  | -1.576  | -0.815  | -1.781  |
|           TNS (ns):|-529.815 |-481.496 | -16.896 | -31.719 |
|    Violating Paths:|  1443   |  1336   |   82    |   30    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.005   |      5 (5)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.045%
       (97.067% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5258.7M
Info: 566 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4447.89MB/6550.69MB/4775.77MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4447.89MB/6550.69MB/4775.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4447.89MB/6550.69MB/4775.77MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 22:14:29 (2023-Mar-23 05:14:29 GMT)
2023-Mar-22 22:14:29 (2023-Mar-23 05:14:29 GMT): 10%
2023-Mar-22 22:14:29 (2023-Mar-23 05:14:29 GMT): 20%
2023-Mar-22 22:14:29 (2023-Mar-23 05:14:29 GMT): 30%
2023-Mar-22 22:14:29 (2023-Mar-23 05:14:29 GMT): 40%
2023-Mar-22 22:14:29 (2023-Mar-23 05:14:29 GMT): 50%
2023-Mar-22 22:14:29 (2023-Mar-23 05:14:29 GMT): 60%
2023-Mar-22 22:14:29 (2023-Mar-23 05:14:29 GMT): 70%
2023-Mar-22 22:14:29 (2023-Mar-23 05:14:29 GMT): 80%
2023-Mar-22 22:14:29 (2023-Mar-23 05:14:29 GMT): 90%

Finished Levelizing
2023-Mar-22 22:14:29 (2023-Mar-23 05:14:29 GMT)

Starting Activity Propagation
2023-Mar-22 22:14:29 (2023-Mar-23 05:14:29 GMT)
2023-Mar-22 22:14:30 (2023-Mar-23 05:14:30 GMT): 10%
2023-Mar-22 22:14:30 (2023-Mar-23 05:14:30 GMT): 20%

Finished Activity Propagation
2023-Mar-22 22:14:31 (2023-Mar-23 05:14:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4449.02MB/6550.69MB/4775.77MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 22:14:31 (2023-Mar-23 05:14:31 GMT)
2023-Mar-22 22:14:32 (2023-Mar-23 05:14:32 GMT): 10%
2023-Mar-22 22:14:32 (2023-Mar-23 05:14:32 GMT): 20%
2023-Mar-22 22:14:32 (2023-Mar-23 05:14:32 GMT): 30%
2023-Mar-22 22:14:32 (2023-Mar-23 05:14:32 GMT): 40%
2023-Mar-22 22:14:32 (2023-Mar-23 05:14:32 GMT): 50%
2023-Mar-22 22:14:32 (2023-Mar-23 05:14:32 GMT): 60%
2023-Mar-22 22:14:32 (2023-Mar-23 05:14:32 GMT): 70%
2023-Mar-22 22:14:32 (2023-Mar-23 05:14:32 GMT): 80%
2023-Mar-22 22:14:32 (2023-Mar-23 05:14:32 GMT): 90%

Finished Calculating power
2023-Mar-22 22:14:32 (2023-Mar-23 05:14:32 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4453.24MB/6591.46MB/4775.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4453.24MB/6591.46MB/4775.77MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=4453.24MB/6591.46MB/4775.77MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4453.24MB/6591.46MB/4775.77MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 22:14:32 (2023-Mar-23 05:14:32 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.18347434 	   46.6161%
Total Switching Power:      56.54266378 	   51.4971%
Total Leakage Power:         2.07172223 	    1.8869%
Total Power:               109.79786029
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.32       4.336      0.5812       28.23       25.71
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   2.769e-05
Physical-Only                          0           0      0.5915      0.5915      0.5387
Combinational                      25.22        48.8      0.8432       74.86       68.18
Clock (Combinational)              1.371       2.553     0.02639       3.951       3.598
Clock (Sequential)                  1.28       0.853     0.02946       2.163        1.97
-----------------------------------------------------------------------------------------
Total                              51.18       56.54       2.072       109.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.18       56.54       2.072       109.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.09       1.477     0.02743       2.594       2.363
clk1                               1.562       1.929     0.02842       3.519       3.205
-----------------------------------------------------------------------------------------
Total                              2.651       3.406     0.05585       6.113       5.568
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4360_CTS_19 (CKBD16):           0.1559
*              Highest Leakage Power: normalizer_inst/FE_RC_2826_0 (ND3D8):        0.0003028
*                Total Cap:      3.88114e-10 F
*                Total instances in design: 68938
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 28739
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=4473.85MB/6591.46MB/4775.77MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:28:54.6/1:06:35.2 (3.1), mem = 5492.2M
(I,S,L,T): WC_VIEW: 50.3683, 53.1364, 1.95615, 105.461
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.781  TNS Slack -529.817 Density 97.07
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.07%|        -|  -1.781|-529.817|   0:00:00.0| 5508.2M|
|    97.07%|        1|  -1.781|-529.817|   0:00:02.0| 5737.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.781  TNS Slack -529.817 Density 97.07
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 566 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:10.7) (real = 0:00:05.0) **
(I,S,L,T): WC_VIEW: 50.3678, 53.1362, 1.95614, 105.46
*** PowerOpt [finish] : cpu/real = 0:00:11.2/0:00:05.1 (2.2), totSession cpu/real = 3:29:05.8/1:06:40.4 (3.1), mem = 5737.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:29:06 mem=5737.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 5737.1MB
Summary Report:
Instances move: 0 (out of 39836 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 5737.1MB
*** Finished refinePlace (3:29:09 mem=5737.1M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:06:37, real = 0:03:36, mem = 4458.8M, totSessionCpu=3:29:10 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:00, mem=5688.10M, totSessionCpu=3:29:11).
**optDesign ... cpu = 0:06:38, real = 0:03:36, mem = 4459.3M, totSessionCpu=3:29:11 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4459.78MB/6980.09MB/4775.77MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4459.78MB/6980.09MB/4775.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4459.78MB/6980.09MB/4775.77MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 22:14:42 (2023-Mar-23 05:14:42 GMT)
2023-Mar-22 22:14:42 (2023-Mar-23 05:14:42 GMT): 10%
2023-Mar-22 22:14:42 (2023-Mar-23 05:14:42 GMT): 20%
2023-Mar-22 22:14:42 (2023-Mar-23 05:14:42 GMT): 30%
2023-Mar-22 22:14:42 (2023-Mar-23 05:14:42 GMT): 40%
2023-Mar-22 22:14:42 (2023-Mar-23 05:14:42 GMT): 50%
2023-Mar-22 22:14:42 (2023-Mar-23 05:14:42 GMT): 60%
2023-Mar-22 22:14:43 (2023-Mar-23 05:14:43 GMT): 70%
2023-Mar-22 22:14:43 (2023-Mar-23 05:14:43 GMT): 80%
2023-Mar-22 22:14:43 (2023-Mar-23 05:14:43 GMT): 90%

Finished Levelizing
2023-Mar-22 22:14:43 (2023-Mar-23 05:14:43 GMT)

Starting Activity Propagation
2023-Mar-22 22:14:43 (2023-Mar-23 05:14:43 GMT)
2023-Mar-22 22:14:43 (2023-Mar-23 05:14:43 GMT): 10%
2023-Mar-22 22:14:43 (2023-Mar-23 05:14:43 GMT): 20%

Finished Activity Propagation
2023-Mar-22 22:14:44 (2023-Mar-23 05:14:44 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4461.18MB/6980.09MB/4775.77MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 22:14:44 (2023-Mar-23 05:14:44 GMT)
2023-Mar-22 22:14:45 (2023-Mar-23 05:14:45 GMT): 10%
2023-Mar-22 22:14:45 (2023-Mar-23 05:14:45 GMT): 20%
2023-Mar-22 22:14:45 (2023-Mar-23 05:14:45 GMT): 30%
2023-Mar-22 22:14:45 (2023-Mar-23 05:14:45 GMT): 40%
2023-Mar-22 22:14:45 (2023-Mar-23 05:14:45 GMT): 50%
2023-Mar-22 22:14:45 (2023-Mar-23 05:14:45 GMT): 60%
2023-Mar-22 22:14:45 (2023-Mar-23 05:14:45 GMT): 70%
2023-Mar-22 22:14:45 (2023-Mar-23 05:14:45 GMT): 80%
2023-Mar-22 22:14:45 (2023-Mar-23 05:14:45 GMT): 90%

Finished Calculating power
2023-Mar-22 22:14:45 (2023-Mar-23 05:14:45 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4463.59MB/7050.10MB/4775.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4463.59MB/7050.10MB/4775.77MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=4463.59MB/7050.10MB/4775.77MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4463.59MB/7050.10MB/4775.77MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 22:14:45 (2023-Mar-23 05:14:45 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.18325681 	   46.6161%
Total Switching Power:      56.54248542 	   51.4971%
Total Leakage Power:         2.07171308 	    1.8868%
Total Power:               109.79745526
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.32       4.336      0.5812       28.23       25.71
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   2.769e-05
Physical-Only                          0           0      0.5915      0.5915      0.5387
Combinational                      25.21        48.8      0.8431       74.86       68.18
Clock (Combinational)              1.371       2.553     0.02639       3.951       3.598
Clock (Sequential)                  1.28       0.853     0.02946       2.163        1.97
-----------------------------------------------------------------------------------------
Total                              51.18       56.54       2.072       109.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.18       56.54       2.072       109.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.09       1.477     0.02743       2.594       2.363
clk1                               1.562       1.929     0.02842       3.519       3.205
-----------------------------------------------------------------------------------------
Total                              2.651       3.406     0.05585       6.113       5.568
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4360_CTS_19 (CKBD16):           0.1559
*              Highest Leakage Power: normalizer_inst/FE_RC_2826_0 (ND3D8):        0.0003028
*                Total Cap:      3.88113e-10 F
*                Total instances in design: 68938
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 28739
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4494.52MB/7074.60MB/4775.77MB)

** Power Reclaim End WNS Slack -1.781  TNS Slack -529.817 
End: Power Optimization (cpu=0:00:23, real=0:00:13, mem=5293.14M, totSessionCpu=3:29:17).
**optDesign ... cpu = 0:06:44, real = 0:03:41, mem = 4423.7M, totSessionCpu=3:29:17 **
**ERROR: (IMPOPT-310):	Design density (97.07%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=3:29:20 mem=5296.6M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 42501
AAE_INFO-618: Total number of nets in the design is 42234,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=27.0742 CPU=0:00:14.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=27.0742 CPU=0:00:15.9 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 27.1M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 42501. 
Total number of fetched objects 42501
AAE_INFO-618: Total number of nets in the design is 42234,  13.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:28.8 real=0:00:07.0 totSessionCpu=0:01:28 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:31.9 real=0:00:09.0 totSessionCpu=0:01:28 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/coe_eosdata_yr0LN2/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [56228 node(s), 73994 edge(s), 1 view(s)] (fixHold) cpu=0:00:35.8 real=0:00:11.0 totSessionCpu=0:01:32 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:35.9/0:00:10.4 (3.5), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:34.2 real=0:00:11.0 totSessionCpu=3:29:54 mem=5296.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=5296.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5376.1M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/coe_eosdata_yr0LN2/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=5376.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=5376.1M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5374.6M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.781  | -1.576  | -0.815  | -1.781  |
|           TNS (ns):|-529.815 |-481.496 | -16.896 | -31.719 |
|    Violating Paths:|  1443   |  1336   |   82    |   30    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.684  | -0.684  |  0.144  |  0.101  |
|           TNS (ns):| -38.793 | -38.793 |  0.000  |  0.000  |
|    Violating Paths:|   163   |   163   |    0    |    0    |
|          All Paths:|  8476   |  8256   |   218   |    2    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.005   |      5 (5)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.045%
       (97.067% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:07:24, real = 0:03:56, mem = 4431.2M, totSessionCpu=3:29:57 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:29:56.9/1:07:03.2 (3.1), mem = 5292.6M
(I,S,L,T): WC_VIEW: 50.3678, 53.1362, 1.95614, 105.46
*info: Run optDesign holdfix with 8 threads.
Info: 566 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:39.9 real=0:00:16.0 totSessionCpu=3:30:00 mem=5511.5M density=97.067% ***
** Profile ** Start :  cpu=0:00:00.0, mem=5511.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=5511.5M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5584.0M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.6842
      TNS :     -38.7931
      #VP :          163
  Density :      97.067%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:42.0 real=0:00:17.0 totSessionCpu=3:30:02 mem=5584.0M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.6842
      TNS :     -38.7931
      #VP :          163
  Density :      97.067%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:42.2 real=0:00:17.0 totSessionCpu=3:30:02 mem=5584.0M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=5584.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=5584.0M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5614.5M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 15676 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:43.7 real=0:00:18.0 totSessionCpu=3:30:04 mem=5614.5M density=97.067% ***


*** Finish Post Route Hold Fixing (cpu=0:00:43.7 real=0:00:18.0 totSessionCpu=3:30:04 mem=5614.5M density=97.067%) ***
(I,S,L,T): WC_VIEW: 50.3678, 53.1362, 1.95614, 105.46
*** HoldOpt [finish] : cpu/real = 0:00:07.0/0:00:05.6 (1.2), totSession cpu/real = 3:30:03.9/1:07:08.9 (3.1), mem = 5403.6M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:07:31, real = 0:04:02, mem = 4438.9M, totSessionCpu=3:30:04 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=5304.05M, totSessionCpu=3:30:07).
**optDesign ... cpu = 0:07:34, real = 0:04:04, mem = 4444.5M, totSessionCpu=3:30:07 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -1.576 ns

Start Layer Assignment ...
WNS(-1.576ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 192 cadidates out of 42234.
Total Assign Layers on 0 Nets (cpu 0:00:05.3).
GigaOpt: setting up router preferences
        design wns: -1.5756
        slack threshold: -0.1256
GigaOpt: 81 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1249 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.781 ns

Start Layer Assignment ...
WNS(-1.781ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 202 cadidates out of 42234.
Total Assign Layers on 0 Nets (cpu 0:00:04.9).
GigaOpt: setting up router preferences
        design wns: -1.7808
        slack threshold: -0.3308
GigaOpt: 12 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1249 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5397.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5397.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5397.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5397.0M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.781  | -1.576  | -0.815  | -1.781  |
|           TNS (ns):|-529.815 |-481.496 | -16.896 | -31.719 |
|    Violating Paths:|  1443   |  1336   |   82    |   30    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.005   |      5 (5)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.045%
       (97.067% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5397.0M
**optDesign ... cpu = 0:07:48, real = 0:04:17, mem = 4377.4M, totSessionCpu=3:30:22 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 969
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 969

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 22:15:22 2023
#
#num needed restored net=0
#need_extraction net=0 (total=42234)
#Processed 15028 dirty instances, 1214 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(7849 insts marked dirty, reset pre-exisiting dirty flag on 8101 insts, 9764 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 22:15:24 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 42228 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 4202.60 (MB), peak = 4775.92 (MB)
#Merging special wires: starts on Wed Mar 22 22:15:27 2023 with memory = 4202.61 (MB), peak = 4775.92 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.7 GB --0.95 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 142.32000 205.31000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 125.27500 205.31000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 107.32000 205.31000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 187.32000 192.69000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 133.92000 192.69000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 130.12000 192.69000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 192.52000 190.91000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 188.72000 190.91000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 200.72000 183.71000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 171.47500 180.11000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 128.72000 180.11000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 172.87500 178.29000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 159.12000 176.51000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 127.32000 176.51000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 170.90500 174.71000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 172.47500 172.91000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 175.67500 169.31000 ) on M1 for NET core1_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 200.72000 205.31000 ) on M1 for NET core1_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 196.92000 205.31000 ) on M1 for NET core1_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 238.27500 198.11000 ) on M1 for NET core1_inst/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#9729 routed nets are extracted.
#    9288 (21.99%) extracted nets are partially routed.
#32352 routed net(s) are imported.
#33 (0.08%) nets are without wires.
#120 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 42234.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 22:15:29 2023
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 9.24 (MB)
#Total memory = 4206.97 (MB)
#Peak memory = 4775.92 (MB)
#
#
#Start global routing on Wed Mar 22 22:15:29 2023
#
#
#Start global routing initialization on Wed Mar 22 22:15:29 2023
#
#Number of eco nets is 9339
#
#Start global routing data preparation on Wed Mar 22 22:15:29 2023
#
#Start routing resource analysis on Wed Mar 22 22:15:29 2023
#
#Routing resource analysis is done on Wed Mar 22 22:15:30 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.55%
#  M2             V        2648          84       33124     1.12%
#  M3             H        2727           0       33124     0.20%
#  M4             V        2156         576       33124     1.10%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2732           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17003       3.38%      264992    11.87%
#
#  659 nets (1.56%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 22:15:30 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4213.61 (MB), peak = 4775.92 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 22:15:30 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4215.12 (MB), peak = 4775.92 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4246.27 (MB), peak = 4775.92 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4259.59 (MB), peak = 4775.92 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4259.77 (MB), peak = 4775.92 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4277.97 (MB), peak = 4775.92 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 120 (skipped).
#Total number of routable nets = 42114.
#Total number of nets in the design = 42234.
#
#9372 routable nets have only global wires.
#32742 routable nets have only detail routed wires.
#409 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#331 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                369           30                40            8963  
#-------------------------------------------------------------------------------
#        Total                369           30                40            8963  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                659           62                81           41374  
#-------------------------------------------------------------------------------
#        Total                659           62                81           41374  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           98(0.30%)     18(0.05%)      0(0.00%)      1(0.00%)   (0.36%)
#  M3           13(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#  M4            9(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    121(0.05%)     18(0.01%)      0(0.00%)      1(0.00%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.01% H + 0.05% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 659
#Total wire length = 1531715 um.
#Total half perimeter of net bounding box = 1391698 um.
#Total wire length on LAYER M1 = 2386 um.
#Total wire length on LAYER M2 = 254699 um.
#Total wire length on LAYER M3 = 329930 um.
#Total wire length on LAYER M4 = 372425 um.
#Total wire length on LAYER M5 = 144174 um.
#Total wire length on LAYER M6 = 361202 um.
#Total wire length on LAYER M7 = 7314 um.
#Total wire length on LAYER M8 = 59584 um.
#Total number of vias = 324831
#Total number of multi-cut vias = 230340 ( 70.9%)
#Total number of single cut vias = 94491 ( 29.1%)
#Up-Via Summary (total 324831):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             83806 ( 65.0%)     45198 ( 35.0%)     129004
# M2              8009 (  6.6%)    113054 ( 93.4%)     121063
# M3              1629 (  4.0%)     38676 ( 96.0%)      40305
# M4               414 (  2.2%)     18293 ( 97.8%)      18707
# M5               246 (  2.0%)     11938 ( 98.0%)      12184
# M6               321 ( 18.1%)      1452 ( 81.9%)       1773
# M7                66 (  3.7%)      1729 ( 96.3%)       1795
#-----------------------------------------------------------
#                94491 ( 29.1%)    230340 ( 70.9%)     324831 
#
#Total number of involved priority nets 333
#Maximum src to sink distance for priority net 543.8
#Average of max src_to_sink distance for priority net 77.1
#Average of ave src_to_sink distance for priority net 43.6
#Max overcon = 4 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:07
#Increased memory = 74.80 (MB)
#Total memory = 4281.87 (MB)
#Peak memory = 4775.92 (MB)
#
#Finished global routing on Wed Mar 22 22:15:36 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4236.06 (MB), peak = 4775.92 (MB)
#Start Track Assignment.
#Done with 2558 horizontal wires in 2 hboxes and 1118 vertical wires in 2 hboxes.
#Done with 189 horizontal wires in 2 hboxes and 112 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 659
#Total wire length = 1540866 um.
#Total half perimeter of net bounding box = 1391698 um.
#Total wire length on LAYER M1 = 3436 um.
#Total wire length on LAYER M2 = 257521 um.
#Total wire length on LAYER M3 = 334618 um.
#Total wire length on LAYER M4 = 372694 um.
#Total wire length on LAYER M5 = 144331 um.
#Total wire length on LAYER M6 = 361332 um.
#Total wire length on LAYER M7 = 7330 um.
#Total wire length on LAYER M8 = 59604 um.
#Total number of vias = 324831
#Total number of multi-cut vias = 230340 ( 70.9%)
#Total number of single cut vias = 94491 ( 29.1%)
#Up-Via Summary (total 324831):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             83806 ( 65.0%)     45198 ( 35.0%)     129004
# M2              8009 (  6.6%)    113054 ( 93.4%)     121063
# M3              1629 (  4.0%)     38676 ( 96.0%)      40305
# M4               414 (  2.2%)     18293 ( 97.8%)      18707
# M5               246 (  2.0%)     11938 ( 98.0%)      12184
# M6               321 ( 18.1%)      1452 ( 81.9%)       1773
# M7                66 (  3.7%)      1729 ( 96.3%)       1795
#-----------------------------------------------------------
#                94491 ( 29.1%)    230340 ( 70.9%)     324831 
#
#cpu time = 00:00:09, elapsed time = 00:00:07, memory = 4363.07 (MB), peak = 4775.92 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	220       27        3         1         251       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:20
#Increased memory = 166.50 (MB)
#Total memory = 4364.23 (MB)
#Peak memory = 4775.92 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.0% of the total area was rechecked for DRC, and 55.0% required routing.
#   number of violations = 1361
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           10        5       31        0       50        0        2       98
#	M2          120       91      911        7        1       75        0     1205
#	M3            3        3       18        0        0        0        0       24
#	M4            3        0       13        0        0        0        0       16
#	M5            2        1        3        0        0        0        1        7
#	M6            2        0        9        0        0        0        0       11
#	Totals      140      100      985        7       51       75        3     1361
#7849 out of 68938 instances (11.4%) need to be verified(marked ipoed), dirty area = 10.7%.
#0.5% of the total area is being checked for drcs
#0.5% of the total area was checked
#   number of violations = 1361
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           10        5       31        0       50        0        2       98
#	M2          120       91      911        7        1       75        0     1205
#	M3            3        3       18        0        0        0        0       24
#	M4            3        0       13        0        0        0        0       16
#	M5            2        1        3        0        0        0        1        7
#	M6            2        0        9        0        0        0        0       11
#	Totals      140      100      985        7       51       75        3     1361
#cpu time = 00:02:20, elapsed time = 00:00:19, memory = 4788.72 (MB), peak = 4788.73 (MB)
#start 1st optimization iteration ...
#   number of violations = 168
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           11        6       31        4        0        1        0       53
#	M2           17       11       53        0        6        0       22      109
#	M3            0        0        5        0        0        0        0        5
#	M4            0        0        1        0        0        0        0        1
#	Totals       28       17       90        4        6        1       22      168
#    number of process antenna violations = 1
#cpu time = 00:00:56, elapsed time = 00:00:08, memory = 4923.46 (MB), peak = 4927.66 (MB)
#start 2nd optimization iteration ...
#   number of violations = 146
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            7        0       31        2        0        1        0       41
#	M2           16        7       47        6        4        0       22      102
#	M3            0        0        2        0        0        0        0        2
#	M4            0        0        1        0        0        0        0        1
#	Totals       23        7       81        8        4        1       22      146
#    number of process antenna violations = 1
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 4926.71 (MB), peak = 4927.66 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:08, elapsed time = 00:00:01, memory = 4925.95 (MB), peak = 4928.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 659
#Total wire length = 1534115 um.
#Total half perimeter of net bounding box = 1391698 um.
#Total wire length on LAYER M1 = 2218 um.
#Total wire length on LAYER M2 = 251783 um.
#Total wire length on LAYER M3 = 330139 um.
#Total wire length on LAYER M4 = 375637 um.
#Total wire length on LAYER M5 = 145267 um.
#Total wire length on LAYER M6 = 362190 um.
#Total wire length on LAYER M7 = 7330 um.
#Total wire length on LAYER M8 = 59552 um.
#Total number of vias = 336540
#Total number of multi-cut vias = 209764 ( 62.3%)
#Total number of single cut vias = 126776 ( 37.7%)
#Up-Via Summary (total 336540):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90114 ( 69.0%)     40506 ( 31.0%)     130620
# M2             25668 ( 20.2%)    101623 ( 79.8%)     127291
# M3              7071 ( 16.5%)     35907 ( 83.5%)      42978
# M4              2320 ( 11.9%)     17181 ( 88.1%)      19501
# M5              1052 (  8.4%)     11531 ( 91.6%)      12583
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               151 (  8.4%)      1645 ( 91.6%)       1796
#-----------------------------------------------------------
#               126776 ( 37.7%)    209764 ( 62.3%)     336540 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:35
#Elapsed time = 00:00:31
#Increased memory = -120.67 (MB)
#Total memory = 4243.56 (MB)
#Peak memory = 4928.50 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4245.62 (MB), peak = 4928.50 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 659
#Total wire length = 1534115 um.
#Total half perimeter of net bounding box = 1391698 um.
#Total wire length on LAYER M1 = 2218 um.
#Total wire length on LAYER M2 = 251783 um.
#Total wire length on LAYER M3 = 330139 um.
#Total wire length on LAYER M4 = 375637 um.
#Total wire length on LAYER M5 = 145267 um.
#Total wire length on LAYER M6 = 362190 um.
#Total wire length on LAYER M7 = 7330 um.
#Total wire length on LAYER M8 = 59552 um.
#Total number of vias = 336540
#Total number of multi-cut vias = 209764 ( 62.3%)
#Total number of single cut vias = 126776 ( 37.7%)
#Up-Via Summary (total 336540):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90114 ( 69.0%)     40506 ( 31.0%)     130620
# M2             25668 ( 20.2%)    101623 ( 79.8%)     127291
# M3              7071 ( 16.5%)     35907 ( 83.5%)      42978
# M4              2320 ( 11.9%)     17181 ( 88.1%)      19501
# M5              1052 (  8.4%)     11531 ( 91.6%)      12583
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               151 (  8.4%)      1645 ( 91.6%)       1796
#-----------------------------------------------------------
#               126776 ( 37.7%)    209764 ( 62.3%)     336540 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#Total number of nets with non-default rule or having extra spacing = 659
#Total wire length = 1534115 um.
#Total half perimeter of net bounding box = 1391698 um.
#Total wire length on LAYER M1 = 2218 um.
#Total wire length on LAYER M2 = 251783 um.
#Total wire length on LAYER M3 = 330139 um.
#Total wire length on LAYER M4 = 375637 um.
#Total wire length on LAYER M5 = 145267 um.
#Total wire length on LAYER M6 = 362190 um.
#Total wire length on LAYER M7 = 7330 um.
#Total wire length on LAYER M8 = 59552 um.
#Total number of vias = 336540
#Total number of multi-cut vias = 209764 ( 62.3%)
#Total number of single cut vias = 126776 ( 37.7%)
#Up-Via Summary (total 336540):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90114 ( 69.0%)     40506 ( 31.0%)     130620
# M2             25668 ( 20.2%)    101623 ( 79.8%)     127291
# M3              7071 ( 16.5%)     35907 ( 83.5%)      42978
# M4              2320 ( 11.9%)     17181 ( 88.1%)      19501
# M5              1052 (  8.4%)     11531 ( 91.6%)      12583
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               151 (  8.4%)      1645 ( 91.6%)       1796
#-----------------------------------------------------------
#               126776 ( 37.7%)    209764 ( 62.3%)     336540 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 22 22:16:18 2023
#
#
#Start Post Route Wire Spread.
#Done with 1949 horizontal wires in 3 hboxes and 3449 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 659
#Total wire length = 1535768 um.
#Total half perimeter of net bounding box = 1391698 um.
#Total wire length on LAYER M1 = 2218 um.
#Total wire length on LAYER M2 = 252133 um.
#Total wire length on LAYER M3 = 330514 um.
#Total wire length on LAYER M4 = 376117 um.
#Total wire length on LAYER M5 = 145459 um.
#Total wire length on LAYER M6 = 362419 um.
#Total wire length on LAYER M7 = 7331 um.
#Total wire length on LAYER M8 = 59578 um.
#Total number of vias = 336540
#Total number of multi-cut vias = 209764 ( 62.3%)
#Total number of single cut vias = 126776 ( 37.7%)
#Up-Via Summary (total 336540):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90114 ( 69.0%)     40506 ( 31.0%)     130620
# M2             25668 ( 20.2%)    101623 ( 79.8%)     127291
# M3              7071 ( 16.5%)     35907 ( 83.5%)      42978
# M4              2320 ( 11.9%)     17181 ( 88.1%)      19501
# M5              1052 (  8.4%)     11531 ( 91.6%)      12583
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               151 (  8.4%)      1645 ( 91.6%)       1796
#-----------------------------------------------------------
#               126776 ( 37.7%)    209764 ( 62.3%)     336540 
#
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:09, memory = 4376.65 (MB), peak = 4928.50 (MB)
#CELL_VIEW dualcore,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 659
#Total wire length = 1535768 um.
#Total half perimeter of net bounding box = 1391698 um.
#Total wire length on LAYER M1 = 2218 um.
#Total wire length on LAYER M2 = 252133 um.
#Total wire length on LAYER M3 = 330514 um.
#Total wire length on LAYER M4 = 376117 um.
#Total wire length on LAYER M5 = 145459 um.
#Total wire length on LAYER M6 = 362419 um.
#Total wire length on LAYER M7 = 7331 um.
#Total wire length on LAYER M8 = 59578 um.
#Total number of vias = 336540
#Total number of multi-cut vias = 209764 ( 62.3%)
#Total number of single cut vias = 126776 ( 37.7%)
#Up-Via Summary (total 336540):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90114 ( 69.0%)     40506 ( 31.0%)     130620
# M2             25668 ( 20.2%)    101623 ( 79.8%)     127291
# M3              7071 ( 16.5%)     35907 ( 83.5%)      42978
# M4              2320 ( 11.9%)     17181 ( 88.1%)      19501
# M5              1052 (  8.4%)     11531 ( 91.6%)      12583
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               151 (  8.4%)      1645 ( 91.6%)       1796
#-----------------------------------------------------------
#               126776 ( 37.7%)    209764 ( 62.3%)     336540 
#
#detailRoute Statistics:
#Cpu time = 00:03:58
#Elapsed time = 00:00:44
#Increased memory = -134.30 (MB)
#Total memory = 4229.93 (MB)
#Peak memory = 4928.50 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:04:32
#Elapsed time = 00:01:07
#Increased memory = -196.90 (MB)
#Total memory = 4180.50 (MB)
#Peak memory = 4928.50 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 22:16:29 2023
#
**optDesign ... cpu = 0:12:21, real = 0:05:24, mem = 3991.1M, totSessionCpu=3:34:54 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=68938 and nets=42234 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/dualcore_16107_ZO8Q84.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5161.9M)
Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 5213.7M)
Extracted 20.0002% (CPU Time= 0:00:02.7  MEM= 5213.7M)
Extracted 30.0002% (CPU Time= 0:00:03.1  MEM= 5213.7M)
Extracted 40.0003% (CPU Time= 0:00:03.8  MEM= 5213.7M)
Extracted 50.0003% (CPU Time= 0:00:04.7  MEM= 5217.7M)
Extracted 60.0003% (CPU Time= 0:00:05.9  MEM= 5217.7M)
Extracted 70.0003% (CPU Time= 0:00:07.9  MEM= 5217.7M)
Extracted 80.0003% (CPU Time= 0:00:08.5  MEM= 5217.7M)
Extracted 90.0003% (CPU Time= 0:00:09.3  MEM= 5217.7M)
Extracted 100% (CPU Time= 0:00:11.2  MEM= 5217.7M)
Number of Extracted Resistors     : 935202
Number of Extracted Ground Cap.   : 917382
Number of Extracted Coupling Cap. : 1827456
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5201.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.0  Real Time: 0:00:15.0  MEM: 5194.395M)
**optDesign ... cpu = 0:12:36, real = 0:05:39, mem = 3995.8M, totSessionCpu=3:35:09 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5103.78)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 42501
AAE_INFO-618: Total number of nets in the design is 42234,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5458.78 CPU=0:00:16.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5458.78 CPU=0:00:18.5 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5426.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5458.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5123.9)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 42501. 
Total number of fetched objects 42501
AAE_INFO-618: Total number of nets in the design is 42234,  31.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5397.14 CPU=0:00:14.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5397.14 CPU=0:00:15.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:43.7 real=0:00:10.0 totSessionCpu=3:35:53 mem=5397.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=5397.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=5397.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=5405.1M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5427.7M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.781  | -1.579  | -0.806  | -1.781  |
|           TNS (ns):|-533.829 |-485.096 | -17.248 | -31.791 |
|    Violating Paths:|  1445   |  1338   |   83    |   29    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.004   |      5 (5)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.045%
       (97.067% with Fillers)
Total number of glitch violations: 1
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5427.7M
**optDesign ... cpu = 0:13:22, real = 0:05:51, mem = 4229.0M, totSessionCpu=3:35:55 **
**optDesign ... cpu = 0:13:22, real = 0:05:51, mem = 4229.0M, totSessionCpu=3:35:55 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.781
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 566 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:35:55.5/1:08:58.1 (3.1), mem = 5122.7M
(I,S,L,T): WC_VIEW: 50.3688, 53.085, 1.95614, 105.41
*info: 566 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.781 TNS Slack -533.830 Density 97.07
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.781| -31.791|
|reg2cgate |-0.806| -17.248|
|reg2reg   |-1.579|-485.097|
|HEPG      |-1.579|-502.345|
|All Paths |-1.781|-533.830|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.579|   -1.781|-502.345| -533.830|    97.07%|   0:00:01.0| 5452.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.579|   -1.781|-502.345| -533.830|    97.07%|   0:00:00.0| 5566.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.579|   -1.781|-502.345| -533.830|    97.07%|   0:00:00.0| 5566.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.579|   -1.781|-502.345| -533.830|    97.07%|   0:00:00.0| 5566.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.579|   -1.781|-502.345| -533.830|    97.07%|   0:00:00.0| 5566.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.579|   -1.781|-502.345| -533.830|    97.07%|   0:00:01.0| 5566.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.579|   -1.781|-502.345| -533.830|    97.07%|   0:00:00.0| 5566.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.579|   -1.781|-502.345| -533.830|    97.07%|   0:00:01.0| 5566.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.579|   -1.781|-502.345| -533.830|    97.07%|   0:00:00.0| 5566.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.579|   -1.781|-502.345| -533.830|    97.07%|   0:00:00.0| 5566.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.579|   -1.781|-502.345| -533.830|    97.07%|   0:00:00.0| 5566.9M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.579|   -1.781|-502.345| -533.830|    97.07%|   0:00:00.0| 5566.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.7 real=0:00:05.0 mem=5566.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:05.0 real=0:00:05.0 mem=5566.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.781| -31.791|
|reg2cgate |-0.806| -17.248|
|reg2reg   |-1.579|-485.097|
|HEPG      |-1.579|-502.345|
|All Paths |-1.781|-533.830|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.781| -31.791|
|reg2cgate |-0.806| -17.248|
|reg2reg   |-1.579|-485.097|
|HEPG      |-1.579|-502.345|
|All Paths |-1.781|-533.830|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 566 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.7 real=0:00:05.0 mem=5566.9M) ***
(I,S,L,T): WC_VIEW: 50.3688, 53.085, 1.95614, 105.41
*** SetupOpt [finish] : cpu/real = 0:00:18.1/0:00:17.6 (1.0), totSession cpu/real = 3:36:13.6/1:09:15.7 (3.1), mem = 5347.9M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:13:40, real = 0:06:09, mem = 4414.3M, totSessionCpu=3:36:14 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=5174.46M, totSessionCpu=3:36:15).
**optDesign ... cpu = 0:13:42, real = 0:06:09, mem = 4413.5M, totSessionCpu=3:36:15 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4422.11MB/6437.49MB/4925.95MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4422.11MB/6437.49MB/4925.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4422.11MB/6437.49MB/4925.95MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 22:17:16 (2023-Mar-23 05:17:16 GMT)
2023-Mar-22 22:17:16 (2023-Mar-23 05:17:16 GMT): 10%
2023-Mar-22 22:17:16 (2023-Mar-23 05:17:16 GMT): 20%
2023-Mar-22 22:17:16 (2023-Mar-23 05:17:16 GMT): 30%
2023-Mar-22 22:17:17 (2023-Mar-23 05:17:17 GMT): 40%
2023-Mar-22 22:17:17 (2023-Mar-23 05:17:17 GMT): 50%
2023-Mar-22 22:17:17 (2023-Mar-23 05:17:17 GMT): 60%
2023-Mar-22 22:17:17 (2023-Mar-23 05:17:17 GMT): 70%
2023-Mar-22 22:17:17 (2023-Mar-23 05:17:17 GMT): 80%
2023-Mar-22 22:17:17 (2023-Mar-23 05:17:17 GMT): 90%

Finished Levelizing
2023-Mar-22 22:17:17 (2023-Mar-23 05:17:17 GMT)

Starting Activity Propagation
2023-Mar-22 22:17:17 (2023-Mar-23 05:17:17 GMT)
2023-Mar-22 22:17:17 (2023-Mar-23 05:17:17 GMT): 10%
2023-Mar-22 22:17:17 (2023-Mar-23 05:17:17 GMT): 20%

Finished Activity Propagation
2023-Mar-22 22:17:18 (2023-Mar-23 05:17:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4423.20MB/6437.49MB/4925.95MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 22:17:18 (2023-Mar-23 05:17:18 GMT)
2023-Mar-22 22:17:19 (2023-Mar-23 05:17:19 GMT): 10%
2023-Mar-22 22:17:19 (2023-Mar-23 05:17:19 GMT): 20%
2023-Mar-22 22:17:19 (2023-Mar-23 05:17:19 GMT): 30%
2023-Mar-22 22:17:19 (2023-Mar-23 05:17:19 GMT): 40%
2023-Mar-22 22:17:19 (2023-Mar-23 05:17:19 GMT): 50%
2023-Mar-22 22:17:19 (2023-Mar-23 05:17:19 GMT): 60%
2023-Mar-22 22:17:19 (2023-Mar-23 05:17:19 GMT): 70%
2023-Mar-22 22:17:19 (2023-Mar-23 05:17:19 GMT): 80%
2023-Mar-22 22:17:19 (2023-Mar-23 05:17:19 GMT): 90%

Finished Calculating power
2023-Mar-22 22:17:20 (2023-Mar-23 05:17:20 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=4428.54MB/6517.52MB/4925.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4428.54MB/6517.52MB/4925.95MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4428.54MB/6517.52MB/4925.95MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4428.54MB/6517.52MB/4925.95MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 22:17:20 (2023-Mar-23 05:17:20 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.18448968 	   46.6402%
Total Switching Power:      56.48719656 	   51.4721%
Total Leakage Power:         2.07171308 	    1.8878%
Total Power:               109.74339922
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.32       4.331      0.5812       28.23       25.73
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05    2.77e-05
Physical-Only                          0           0      0.5915      0.5915       0.539
Combinational                      25.21       48.75      0.8431       74.81       68.17
Clock (Combinational)              1.371       2.551     0.02639       3.949       3.598
Clock (Sequential)                  1.28      0.8508     0.02946        2.16       1.969
-----------------------------------------------------------------------------------------
Total                              51.18       56.49       2.072       109.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.18       56.49       2.072       109.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.09       1.476     0.02743       2.593       2.363
clk1                               1.562       1.926     0.02842       3.517       3.204
-----------------------------------------------------------------------------------------
Total                              2.651       3.402     0.05585       6.109       5.567
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4457.10MB/6542.02MB/4925.95MB)


Output file is ./timingReports/dualcore_postRoute.power.
**optDesign ... cpu = 0:13:51, real = 0:06:16, mem = 4413.0M, totSessionCpu=3:36:24 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:13:51, real = 0:06:16, mem = 4402.6M, totSessionCpu=3:36:24 **
** Profile ** Start :  cpu=0:00:00.0, mem=5224.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=5224.5M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 42501
AAE_INFO-618: Total number of nets in the design is 42234,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=135.551 CPU=0:00:15.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=135.551 CPU=0:00:16.6 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 103.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 135.6M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 42501. 
Total number of fetched objects 42501
AAE_INFO-618: Total number of nets in the design is 42234,  13.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=53.9141 CPU=0:00:05.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=53.9141 CPU=0:00:05.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.8 real=0:00:07.0 totSessionCpu=0:02:03 mem=53.9M)
** Profile ** Overall slacks :  cpu=0:00:30.3, mem=61.9M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:33.8/0:00:08.5 (4.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:32.7, mem=5321.4M
** Profile ** Total reports :  cpu=0:00:00.4, mem=5244.4M
** Profile ** DRVs :  cpu=0:00:02.0, mem=5248.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.781  | -1.579  | -0.806  | -1.781  |
|           TNS (ns):|-533.829 |-485.096 | -17.248 | -31.791 |
|    Violating Paths:|  1445   |  1338   |   83    |   29    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.686  | -0.686  |  0.143  |  0.100  |
|           TNS (ns):| -39.024 | -39.024 |  0.000  |  0.000  |
|    Violating Paths:|   168   |   168   |    0    |    0    |
|          All Paths:|  8476   |  8256   |   218   |    2    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.004   |      5 (5)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.045%
       (97.067% with Fillers)
Total number of glitch violations: 1
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5248.9M
**optDesign ... cpu = 0:14:27, real = 0:06:28, mem = 4386.1M, totSessionCpu=3:37:00 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4302.8M, totSessionCpu=3:37:00 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 22:17:38 (2023-Mar-23 05:17:38 GMT)
2023-Mar-22 22:17:38 (2023-Mar-23 05:17:38 GMT): 10%
2023-Mar-22 22:17:39 (2023-Mar-23 05:17:39 GMT): 20%

Finished Activity Propagation
2023-Mar-22 22:17:39 (2023-Mar-23 05:17:39 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:14, real = 0:00:07, mem = 4639.7M, totSessionCpu=3:37:14 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5500.4M, init mem=5500.4M)
*info: Placed = 68938          (Fixed = 387)
*info: Unplaced = 0           
Placement Density:97.05%(268562/276723)
Placement Density (including fixed std cells):97.05%(268562/276723)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=5497.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 40199

Instance distribution across the VT partitions:

 LVT : inst = 12575 (31.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 12575 (31.3%)

 HVT : inst = 27624 (68.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27624 (68.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=68938 and nets=42234 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/dualcore_16107_ZO8Q84.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5486.4M)
Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 5554.2M)
Extracted 20.0002% (CPU Time= 0:00:02.7  MEM= 5554.2M)
Extracted 30.0002% (CPU Time= 0:00:03.1  MEM= 5554.2M)
Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 5554.2M)
Extracted 50.0003% (CPU Time= 0:00:04.5  MEM= 5558.2M)
Extracted 60.0003% (CPU Time= 0:00:05.6  MEM= 5558.2M)
Extracted 70.0003% (CPU Time= 0:00:07.6  MEM= 5558.2M)
Extracted 80.0003% (CPU Time= 0:00:08.2  MEM= 5558.2M)
Extracted 90.0003% (CPU Time= 0:00:09.0  MEM= 5558.2M)
Extracted 100% (CPU Time= 0:00:10.7  MEM= 5558.2M)
Number of Extracted Resistors     : 935202
Number of Extracted Ground Cap.   : 917382
Number of Extracted Coupling Cap. : 1827456
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5522.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.5  Real Time: 0:00:14.0  MEM: 5522.199M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5438.47)
Total number of fetched objects 42501
AAE_INFO-618: Total number of nets in the design is 42234,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5831.63 CPU=0:00:16.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5831.63 CPU=0:00:18.0 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5799.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5831.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5431.75)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 42501. 
Total number of fetched objects 42501
AAE_INFO-618: Total number of nets in the design is 42234,  31.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5705 CPU=0:00:16.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5705 CPU=0:00:16.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:44.0 real=0:00:10.0 totSessionCpu=3:38:15 mem=5705.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=5705.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5705.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=5713.0M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5735.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.781  | -1.579  | -0.806  | -1.781  |
|           TNS (ns):|-533.829 |-485.096 | -17.248 | -31.791 |
|    Violating Paths:|  1445   |  1338   |   83    |   29    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.004   |      5 (5)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.045%
       (97.067% with Fillers)
Total number of glitch violations: 1
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5735.5M
**optDesign ... cpu = 0:01:17, real = 0:00:34, mem = 4540.5M, totSessionCpu=3:38:17 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       566 (unrouted=0, trialRouted=0, noStatus=0, routed=566, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41668 (unrouted=120, trialRouted=0, noStatus=0, routed=41548, fixed=0, [crossesIlmBoundary=0, tooFewTerms=120, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 564 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 276660.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    CKAN2D1          2           library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5275
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5020
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ---------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ---------------------------------------------------------------------------
       0          0        512     [min=1, max=509, avg=70, sd=64, total=35909]
       0          1         33     [min=1, max=498, avg=98, sd=141, total=3231]
       1          1         21     [min=1, max=300, avg=75, sd=90, total=1583]
    ---------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.2)
  Clock DAG stats PRO initial state:
    cell counts      : b=222, i=6, icg=334, nicg=0, l=2, total=564
    cell areas       : b=1220.040um^2, i=8.640um^2, icg=2859.840um^2, nicg=0.000um^2, l=4.320um^2, total=4092.840um^2
    cell capacitance : b=0.682pF, i=0.011pF, icg=0.654pF, nicg=0.000pF, l=0.001pF, total=1.348pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.319pF, leaf=12.567pF, total=13.886pF
    wire lengths     : top=0.000um, trunk=8775.270um, leaf=80155.705um, total=88930.975um
    hp wire lengths  : top=0.000um, trunk=6346.600um, leaf=33398.300um, total=39744.900um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=19, worst=[0.019ns, 0.016ns, 0.016ns, 0.015ns, 0.014ns, 0.014ns, 0.013ns, 0.013ns, 0.009ns, 0.008ns, ...]} avg=0.008ns sd=0.006ns sum=0.161ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=186 avg=0.046ns sd=0.023ns min=0.014ns max=0.100ns {138 <= 0.063ns, 37 <= 0.084ns, 8 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=380 avg=0.090ns sd=0.012ns min=0.028ns max=0.124ns {10 <= 0.063ns, 92 <= 0.084ns, 143 <= 0.094ns, 53 <= 0.100ns, 63 <= 0.105ns} {7 <= 0.110ns, 4 <= 0.115ns, 8 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 2 CKBD16: 46 BUFFD12: 4 CKBD12: 54 BUFFD8: 1 CKBD8: 8 BUFFD6: 1 CKBD6: 4 BUFFD4: 6 CKBD4: 6 BUFFD3: 2 CKBD3: 21 CKBD2: 13 BUFFD1: 23 CKBD1: 14 BUFFD0: 2 CKBD0: 15 
     Invs: CKND3: 2 CKND1: 4 
     ICGs: CKLNQD16: 14 CKLNQD12: 14 CKLNQD8: 83 CKLNQD6: 13 CKLNQD4: 5 CKLNQD3: 84 CKLNQD2: 70 CKLNQD1: 51 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.357, max=2.399, avg=0.529, sd=0.209], skew [2.042 vs 0.057*], 47% {0.396, 0.453} (wid=0.047 ws=0.037) (gid=2.371 gs=2.031)
    skew_group clk2/CON: insertion delay [min=0.370, max=0.698, avg=0.493, sd=0.102], skew [0.328 vs 0.057*], 58.6% {0.389, 0.446} (wid=0.046 ws=0.035) (gid=0.667 gs=0.320)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: .Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  ..20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 566, tested: 566, violation detected: 19, violation ignored (due to small violation): 0, cannot run: 0, attempted: 19, unsuccessful: 0, sized: 5
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
  ---------------------------------------------------------------------------------------------------------------------------
  top                0                    0                   0            0                    0                   0
  trunk              0                    0                   0            0                    0                   0
  leaf              19 [100.0%]           5 (26.3%)           0            0                    5 (26.3%)          14 (73.7%)
  ---------------------------------------------------------------------------------------------------------------------------
  Total             19 [100.0%]           5 (26.3%)           0            0                    5 (26.3%)          14 (73.7%)
  ---------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 14, Area change: 6.840um^2 (0.167%)
  Max. move: 0.400um(core2_inst/ofifo_inst/col_idx_5__fifo_instance/clk_gate_q4_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f9801a0f1f0, uid:A9bf75, a CKLNQD2 at (326.400,296.200) in powerdomain auto-default in usermodule module core2_inst/ofifo_inst/col_idx_5__fifo_instance/clk_gate_q4_reg in clock tree clk2} and 11 others), Min. move: 0.000um, Avg. move: 0.063um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=222, i=6, icg=334, nicg=0, l=2, total=564
    cell areas       : b=1220.040um^2, i=8.640um^2, icg=2866.680um^2, nicg=0.000um^2, l=4.320um^2, total=4099.680um^2
    cell capacitance : b=0.682pF, i=0.011pF, icg=0.654pF, nicg=0.000pF, l=0.001pF, total=1.348pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.319pF, leaf=12.567pF, total=13.886pF
    wire lengths     : top=0.000um, trunk=8775.270um, leaf=80155.705um, total=88930.975um
    hp wire lengths  : top=0.000um, trunk=6346.600um, leaf=33398.700um, total=39745.300um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=14, worst=[0.019ns, 0.016ns, 0.016ns, 0.015ns, 0.014ns, 0.014ns, 0.013ns, 0.013ns, 0.009ns, 0.008ns, ...]} avg=0.011ns sd=0.006ns sum=0.150ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=186 avg=0.046ns sd=0.023ns min=0.014ns max=0.100ns {138 <= 0.063ns, 37 <= 0.084ns, 8 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=380 avg=0.090ns sd=0.012ns min=0.028ns max=0.124ns {10 <= 0.063ns, 94 <= 0.084ns, 143 <= 0.094ns, 56 <= 0.100ns, 63 <= 0.105ns} {3 <= 0.110ns, 3 <= 0.115ns, 8 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 2 CKBD16: 46 BUFFD12: 4 CKBD12: 54 BUFFD8: 1 CKBD8: 8 BUFFD6: 1 CKBD6: 4 BUFFD4: 6 CKBD4: 6 BUFFD3: 2 CKBD3: 21 CKBD2: 13 BUFFD1: 23 CKBD1: 14 BUFFD0: 2 CKBD0: 15 
     Invs: CKND3: 2 CKND1: 4 
     ICGs: CKLNQD16: 14 CKLNQD12: 17 CKLNQD8: 80 CKLNQD6: 13 CKLNQD4: 5 CKLNQD3: 86 CKLNQD2: 68 CKLNQD1: 51 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.357, max=2.399, avg=0.529, sd=0.209], skew [2.042 vs 0.057*], 47% {0.396, 0.453} (wid=0.047 ws=0.037) (gid=2.371 gs=2.031)
    skew_group clk2/CON: insertion delay [min=0.370, max=0.698, avg=0.493, sd=0.101], skew [0.328 vs 0.057*], 58.6% {0.389, 0.446} (wid=0.046 ws=0.035) (gid=0.667 gs=0.320)
  Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 35 insts, 94 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=222, i=6, icg=334, nicg=0, l=2, total=564
    cell areas       : b=1220.040um^2, i=8.640um^2, icg=2866.680um^2, nicg=0.000um^2, l=4.320um^2, total=4099.680um^2
    cell capacitance : b=0.682pF, i=0.011pF, icg=0.654pF, nicg=0.000pF, l=0.001pF, total=1.348pF
    sink capacitance : count=10295, total=8.254pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.319pF, leaf=12.567pF, total=13.886pF
    wire lengths     : top=0.000um, trunk=8775.270um, leaf=80155.705um, total=88930.975um
    hp wire lengths  : top=0.000um, trunk=6346.600um, leaf=33398.700um, total=39745.300um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=14, worst=[0.019ns, 0.016ns, 0.016ns, 0.015ns, 0.014ns, 0.014ns, 0.013ns, 0.013ns, 0.009ns, 0.008ns, ...]} avg=0.011ns sd=0.006ns sum=0.150ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=186 avg=0.046ns sd=0.023ns min=0.014ns max=0.100ns {138 <= 0.063ns, 37 <= 0.084ns, 8 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=380 avg=0.090ns sd=0.012ns min=0.028ns max=0.124ns {10 <= 0.063ns, 94 <= 0.084ns, 143 <= 0.094ns, 56 <= 0.100ns, 63 <= 0.105ns} {3 <= 0.110ns, 3 <= 0.115ns, 8 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 2 CKBD16: 46 BUFFD12: 4 CKBD12: 54 BUFFD8: 1 CKBD8: 8 BUFFD6: 1 CKBD6: 4 BUFFD4: 6 CKBD4: 6 BUFFD3: 2 CKBD3: 21 CKBD2: 13 BUFFD1: 23 CKBD1: 14 BUFFD0: 2 CKBD0: 15 
     Invs: CKND3: 2 CKND1: 4 
     ICGs: CKLNQD16: 14 CKLNQD12: 17 CKLNQD8: 80 CKLNQD6: 13 CKLNQD4: 5 CKLNQD3: 86 CKLNQD2: 68 CKLNQD1: 51 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.357, max=2.399, avg=0.529, sd=0.209], skew [2.042 vs 0.057*], 47% {0.396, 0.453} (wid=0.047 ws=0.037) (gid=2.371 gs=2.031)
    skew_group clk2/CON: insertion delay [min=0.370, max=0.698, avg=0.493, sd=0.101], skew [0.328 vs 0.057*], 58.6% {0.389, 0.446} (wid=0.046 ws=0.035) (gid=0.667 gs=0.320)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       566 (unrouted=0, trialRouted=0, noStatus=0, routed=566, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41668 (unrouted=120, trialRouted=0, noStatus=0, routed=41548, fixed=0, [crossesIlmBoundary=0, tooFewTerms=120, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:07.3 real=0:00:05.4)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 5451.44M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 566 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:38:31.1/1:10:18.1 (3.1), mem = 5451.4M
(I,S,L,T): WC_VIEW: 50.369, 53.085, 1.95614, 105.41
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9|    27|    -0.10|     8|     8|    -0.01|     0|     0|     0|     0|     1|     1|    -1.78|  -534.11|       0|       0|       0|  97.07|          |         |
|     9|    27|    -0.10|     6|     6|    -0.01|     0|     0|     0|     0|     0|     0|    -1.78|  -534.11|       2|       0|       1|  97.07| 0:00:01.0|  6050.4M|
|     4|    12|    -0.06|     4|     4|    -0.00|     0|     0|     0|     0|     0|     0|    -1.78|  -534.11|       0|       0|       0|  97.07| 0:00:00.0|  6050.4M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 566 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 11 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    11 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:06.4 real=0:00:03.0 mem=6050.4M) ***

(I,S,L,T): WC_VIEW: 50.369, 53.085, 1.95619, 105.41
*** DrvOpt [finish] : cpu/real = 0:00:13.2/0:00:09.1 (1.5), totSession cpu/real = 3:38:44.3/1:10:27.2 (3.1), mem = 5840.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:38:45 mem=5840.9M) ***
Move report: Detail placement moves 249 insts, mean move: 6.40 um, max move: 101.60 um
	Max move on inst (FILLER__6_1556): (225.60, 271.00) --> (152.80, 299.80)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 5840.9MB
Summary Report:
Instances move: 10 (out of 39842 movable)
Instances flipped: 0
Mean displacement: 3.76 um
Max displacement: 9.80 um (Instance: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/U322) (304.4, 314.2) -> (303.6, 305.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D1
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5840.9MB
*** Finished refinePlace (3:38:48 mem=5840.9M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:48, real = 0:00:53, mem = 4705.7M, totSessionCpu=3:38:48 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:17, Mem = 5506.94M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5506.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=5506.9M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5586.4M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5584.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.29min real=0.20min mem=5506.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.780  | -1.579  | -0.806  | -1.780  |
|           TNS (ns):|-534.112 |-485.396 | -17.245 | -31.777 |
|    Violating Paths:|  1446   |  1339   |   83    |   29    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.004   |      4 (4)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.048%
       (97.071% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5584.9M
**optDesign ... cpu = 0:01:50, real = 0:00:55, mem = 4695.3M, totSessionCpu=3:38:50 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:51, real = 0:00:56, mem = 4668.2M, totSessionCpu=3:38:51 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=5496.35M, totSessionCpu=3:38:52).
**optDesign ... cpu = 0:01:52, real = 0:00:56, mem = 4668.6M, totSessionCpu=3:38:52 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=5496.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=5496.3M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5575.8M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5575.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.780  | -1.579  | -0.806  | -1.780  |
|           TNS (ns):|-534.112 |-485.396 | -17.245 | -31.777 |
|    Violating Paths:|  1446   |  1339   |   83    |   29    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.004   |      4 (4)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.048%
       (97.071% with Fillers)
Total number of glitch violations: 1
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5575.8M
**optDesign ... cpu = 0:01:55, real = 0:00:59, mem = 4662.1M, totSessionCpu=3:38:55 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 67
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 67

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 22:18:34 2023
#
#num needed restored net=0
#need_extraction net=0 (total=42236)
#Processed 59 dirty instances, 42 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(32 insts marked dirty, reset pre-exisiting dirty flag on 287 insts, 49 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 22:18:36 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 42230 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4606.19 (MB), peak = 4928.50 (MB)
#Merging special wires: starts on Wed Mar 22 22:18:39 2023 with memory = 4606.77 (MB), peak = 4928.50 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:4.8 GB --0.93 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 253.19500 315.10000 ) on M1 for NET core2_inst/mac_array_instance/col_idx_4__mac_col_inst/net4489. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 101.59500 379.90000 ) on M1 for NET core2_inst/kmem_instance/net4231. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 328.50000 297.30000 ) on M1 for NET core2_inst/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 251.00500 315.11500 ) on M1 for NET core2_inst/CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 294.39500 313.28000 ) on M1 for NET core2_inst/CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 213.28500 117.10000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_PDN4800_n_Logic0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN TE at ( 326.26500 297.10000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_5__fifo_instance/n_Logic0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 303.49500 311.32000 ) on M1 for NET core2_inst/mac_array_instance/q_temp[169]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 299.29500 311.31500 ) on M1 for NET core2_inst/mac_array_instance/q_temp[169]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 302.20000 315.00000 ) on M1 for NET core2_inst/mac_array_instance/q_temp[168]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A4 at ( 298.34500 311.50000 ) on M1 for NET core2_inst/mac_array_instance/q_temp[168]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 303.20000 311.40000 ) on M1 for NET core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 298.92000 311.31500 ) on M1 for NET core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 302.49500 314.92000 ) on M1 for NET core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q[9]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 215.88500 135.10000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_6__fifo_instance/FE_PDN4801_n_Logic0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 215.40000 135.00000 ) on M1 for NET core1_inst/ofifo_inst/col_idx_6__fifo_instance/n_Logic0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN TE at ( 248.26500 315.10000 ) on M1 for NET core2_inst/mac_array_instance/col_idx_4__mac_col_inst/n15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN TE at ( 297.13500 313.30000 ) on M1 for NET core2_inst/mac_array_instance/col_idx_5__mac_col_inst/n14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 304.60000 315.00000 ) on M1 for NET core2_inst/mac_array_instance/q_temp[175]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 304.25500 306.10000 ) on M1 for NET core2_inst/mac_array_instance/col_idx_5__mac_col_inst/mac_8in_instance/n260. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#47 routed nets are extracted.
#    38 (0.09%) extracted nets are partially routed.
#42069 routed net(s) are imported.
#120 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 42236.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 22:18:39 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 6.48 (MB)
#Total memory = 4607.55 (MB)
#Peak memory = 4928.50 (MB)
#
#
#Start global routing on Wed Mar 22 22:18:39 2023
#
#
#Start global routing initialization on Wed Mar 22 22:18:39 2023
#
#Number of eco nets is 40
#
#Start global routing data preparation on Wed Mar 22 22:18:39 2023
#
#Start routing resource analysis on Wed Mar 22 22:18:40 2023
#
#Routing resource analysis is done on Wed Mar 22 22:18:40 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.55%
#  M2             V        2648          84       33124     1.12%
#  M3             H        2727           0       33124     0.20%
#  M4             V        2156         576       33124     1.10%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2732           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17003       3.38%      264992    11.87%
#
#  660 nets (1.56%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 22:18:40 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4613.86 (MB), peak = 4928.50 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 22:18:40 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4615.05 (MB), peak = 4928.50 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4616.63 (MB), peak = 4928.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4616.76 (MB), peak = 4928.50 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4620.70 (MB), peak = 4928.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 120 (skipped).
#Total number of routable nets = 42116.
#Total number of nets in the design = 42236.
#
#40 routable nets have only global wires.
#42076 routable nets have only detail routed wires.
#5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#736 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5              35  
#------------------------------------------------
#        Total                  5              35  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                660           62                81           41375  
#-------------------------------------------------------------------------------
#        Total                660           62                81           41375  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 660
#Total wire length = 1535856 um.
#Total half perimeter of net bounding box = 1391774 um.
#Total wire length on LAYER M1 = 2217 um.
#Total wire length on LAYER M2 = 252141 um.
#Total wire length on LAYER M3 = 330556 um.
#Total wire length on LAYER M4 = 376148 um.
#Total wire length on LAYER M5 = 145468 um.
#Total wire length on LAYER M6 = 362416 um.
#Total wire length on LAYER M7 = 7331 um.
#Total wire length on LAYER M8 = 59578 um.
#Total number of vias = 336548
#Total number of multi-cut vias = 209758 ( 62.3%)
#Total number of single cut vias = 126790 ( 37.7%)
#Up-Via Summary (total 336548):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90117 ( 69.0%)     40503 ( 31.0%)     130620
# M2             25671 ( 20.2%)    101621 ( 79.8%)     127292
# M3              7075 ( 16.5%)     35906 ( 83.5%)      42981
# M4              2322 ( 11.9%)     17181 ( 88.1%)      19503
# M5              1054 (  8.4%)     11531 ( 91.6%)      12585
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               151 (  8.4%)      1645 ( 91.6%)       1796
#-----------------------------------------------------------
#               126790 ( 37.7%)    209758 ( 62.3%)     336548 
#
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 136.5
#Average of max src_to_sink distance for priority net 110.0
#Average of ave src_to_sink distance for priority net 58.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:04
#Increased memory = 17.08 (MB)
#Total memory = 4624.63 (MB)
#Peak memory = 4928.50 (MB)
#
#Finished global routing on Wed Mar 22 22:18:43 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4615.88 (MB), peak = 4928.50 (MB)
#Start Track Assignment.
#Done with 11 horizontal wires in 2 hboxes and 12 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 660
#Total wire length = 1535907 um.
#Total half perimeter of net bounding box = 1391774 um.
#Total wire length on LAYER M1 = 2222 um.
#Total wire length on LAYER M2 = 252158 um.
#Total wire length on LAYER M3 = 330579 um.
#Total wire length on LAYER M4 = 376150 um.
#Total wire length on LAYER M5 = 145469 um.
#Total wire length on LAYER M6 = 362419 um.
#Total wire length on LAYER M7 = 7331 um.
#Total wire length on LAYER M8 = 59578 um.
#Total number of vias = 336548
#Total number of multi-cut vias = 209758 ( 62.3%)
#Total number of single cut vias = 126790 ( 37.7%)
#Up-Via Summary (total 336548):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90117 ( 69.0%)     40503 ( 31.0%)     130620
# M2             25671 ( 20.2%)    101621 ( 79.8%)     127292
# M3              7075 ( 16.5%)     35906 ( 83.5%)      42981
# M4              2322 ( 11.9%)     17181 ( 88.1%)      19503
# M5              1054 (  8.4%)     11531 ( 91.6%)      12585
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               151 (  8.4%)      1645 ( 91.6%)       1796
#-----------------------------------------------------------
#               126790 ( 37.7%)    209758 ( 62.3%)     336548 
#
#cpu time = 00:00:08, elapsed time = 00:00:06, memory = 4748.32 (MB), peak = 4928.50 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:15
#Increased memory = 148.02 (MB)
#Total memory = 4749.09 (MB)
#Peak memory = 4928.50 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.6% of the total area was rechecked for DRC, and 1.2% required routing.
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            0        0        8        0        8
#	M2            2        1        2        1        6
#	Totals        2        1       10        1       14
#32 out of 68940 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.1% of the total area is being checked for drcs
#0.1% of the total area was checked
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            0        0        8        0        8
#	M2            2        1        2        1        6
#	Totals        2        1       10        1       14
#cpu time = 00:00:06, elapsed time = 00:00:02, memory = 4868.56 (MB), peak = 4928.50 (MB)
#start 1st optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	Totals        3        3
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4884.03 (MB), peak = 4928.50 (MB)
#start 2nd optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	Totals        3        3
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4884.03 (MB), peak = 4928.50 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4894.62 (MB), peak = 4928.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 660
#Total wire length = 1535875 um.
#Total half perimeter of net bounding box = 1391774 um.
#Total wire length on LAYER M1 = 2216 um.
#Total wire length on LAYER M2 = 252146 um.
#Total wire length on LAYER M3 = 330545 um.
#Total wire length on LAYER M4 = 376160 um.
#Total wire length on LAYER M5 = 145482 um.
#Total wire length on LAYER M6 = 362417 um.
#Total wire length on LAYER M7 = 7331 um.
#Total wire length on LAYER M8 = 59578 um.
#Total number of vias = 336585
#Total number of multi-cut vias = 209719 ( 62.3%)
#Total number of single cut vias = 126866 ( 37.7%)
#Up-Via Summary (total 336585):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90132 ( 69.0%)     40495 ( 31.0%)     130627
# M2             25716 ( 20.2%)    101597 ( 79.8%)     127313
# M3              7089 ( 16.5%)     35901 ( 83.5%)      42990
# M4              2323 ( 11.9%)     17180 ( 88.1%)      19503
# M5              1054 (  8.4%)     11531 ( 91.6%)      12585
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               152 (  8.5%)      1644 ( 91.5%)       1796
#-----------------------------------------------------------
#               126866 ( 37.7%)    209719 ( 62.3%)     336585 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:04
#Increased memory = -118.93 (MB)
#Total memory = 4630.37 (MB)
#Peak memory = 4928.50 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4631.91 (MB), peak = 4928.50 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 660
#Total wire length = 1535875 um.
#Total half perimeter of net bounding box = 1391774 um.
#Total wire length on LAYER M1 = 2216 um.
#Total wire length on LAYER M2 = 252146 um.
#Total wire length on LAYER M3 = 330545 um.
#Total wire length on LAYER M4 = 376160 um.
#Total wire length on LAYER M5 = 145482 um.
#Total wire length on LAYER M6 = 362417 um.
#Total wire length on LAYER M7 = 7331 um.
#Total wire length on LAYER M8 = 59578 um.
#Total number of vias = 336585
#Total number of multi-cut vias = 209719 ( 62.3%)
#Total number of single cut vias = 126866 ( 37.7%)
#Up-Via Summary (total 336585):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90132 ( 69.0%)     40495 ( 31.0%)     130627
# M2             25716 ( 20.2%)    101597 ( 79.8%)     127313
# M3              7089 ( 16.5%)     35901 ( 83.5%)      42990
# M4              2323 ( 11.9%)     17180 ( 88.1%)      19503
# M5              1054 (  8.4%)     11531 ( 91.6%)      12585
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               152 (  8.5%)      1644 ( 91.5%)       1796
#-----------------------------------------------------------
#               126866 ( 37.7%)    209719 ( 62.3%)     336585 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#Total number of nets with non-default rule or having extra spacing = 660
#Total wire length = 1535875 um.
#Total half perimeter of net bounding box = 1391774 um.
#Total wire length on LAYER M1 = 2216 um.
#Total wire length on LAYER M2 = 252146 um.
#Total wire length on LAYER M3 = 330545 um.
#Total wire length on LAYER M4 = 376160 um.
#Total wire length on LAYER M5 = 145482 um.
#Total wire length on LAYER M6 = 362417 um.
#Total wire length on LAYER M7 = 7331 um.
#Total wire length on LAYER M8 = 59578 um.
#Total number of vias = 336585
#Total number of multi-cut vias = 209719 ( 62.3%)
#Total number of single cut vias = 126866 ( 37.7%)
#Up-Via Summary (total 336585):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90132 ( 69.0%)     40495 ( 31.0%)     130627
# M2             25716 ( 20.2%)    101597 ( 79.8%)     127313
# M3              7089 ( 16.5%)     35901 ( 83.5%)      42990
# M4              2323 ( 11.9%)     17180 ( 88.1%)      19503
# M5              1054 (  8.4%)     11531 ( 91.6%)      12585
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               152 (  8.5%)      1644 ( 91.5%)       1796
#-----------------------------------------------------------
#               126866 ( 37.7%)    209719 ( 62.3%)     336585 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#detailRoute Statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:06
#Increased memory = -113.56 (MB)
#Total memory = 4635.73 (MB)
#Peak memory = 4928.50 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:24
#Increased memory = -70.39 (MB)
#Total memory = 4591.73 (MB)
#Peak memory = 4928.50 (MB)
#Number of warnings = 21
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 22:18:57 2023
#
**optDesign ... cpu = 0:02:39, real = 0:01:24, mem = 4416.3M, totSessionCpu=3:39:39 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=68940 and nets=42236 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/dualcore_16107_ZO8Q84.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5409.3M)
Extracted 10.0004% (CPU Time= 0:00:02.2  MEM= 5461.1M)
Extracted 20.0003% (CPU Time= 0:00:02.6  MEM= 5461.1M)
Extracted 30.0003% (CPU Time= 0:00:03.0  MEM= 5461.1M)
Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 5461.1M)
Extracted 50.0003% (CPU Time= 0:00:04.4  MEM= 5465.1M)
Extracted 60.0003% (CPU Time= 0:00:05.7  MEM= 5465.1M)
Extracted 70.0002% (CPU Time= 0:00:07.7  MEM= 5465.1M)
Extracted 80.0002% (CPU Time= 0:00:08.3  MEM= 5465.1M)
Extracted 90.0002% (CPU Time= 0:00:09.1  MEM= 5465.1M)
Extracted 100% (CPU Time= 0:00:10.8  MEM= 5465.1M)
Number of Extracted Resistors     : 934270
Number of Extracted Ground Cap.   : 916451
Number of Extracted Coupling Cap. : 1824292
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5449.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.7  Real Time: 0:00:14.0  MEM: 5449.105M)
**optDesign ... cpu = 0:02:54, real = 0:01:38, mem = 4417.4M, totSessionCpu=3:39:54 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5484.49)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 42503
AAE_INFO-618: Total number of nets in the design is 42236,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5872.65 CPU=0:00:17.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5872.65 CPU=0:00:19.2 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5840.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5872.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5509.77)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 42503. 
Total number of fetched objects 42503
AAE_INFO-618: Total number of nets in the design is 42236,  31.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5764.01 CPU=0:00:15.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5764.01 CPU=0:00:15.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:44.7 real=0:00:10.0 totSessionCpu=3:40:39 mem=5764.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=5764.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5764.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5772.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5794.5M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.781  | -1.578  | -0.810  | -1.781  |
|           TNS (ns):|-534.122 |-485.359 | -17.275 | -31.793 |
|    Violating Paths:|  1445   |  1339   |   82    |   29    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.004   |      4 (4)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.048%
       (97.071% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5794.5M
**optDesign ... cpu = 0:03:41, real = 0:01:49, mem = 4655.4M, totSessionCpu=3:40:41 **
**optDesign ... cpu = 0:03:41, real = 0:01:49, mem = 4655.4M, totSessionCpu=3:40:41 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:43, real = 0:01:50, mem = 4642.8M, totSessionCpu=3:40:44 **
** Profile ** Start :  cpu=0:00:00.0, mem=5478.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5478.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5565.5M
** Profile ** Total reports :  cpu=0:00:00.5, mem=5488.5M
** Profile ** DRVs :  cpu=0:00:02.1, mem=5509.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.781  | -1.578  | -0.810  | -1.781  |
|           TNS (ns):|-534.122 |-485.359 | -17.275 | -31.793 |
|    Violating Paths:|  1445   |  1339   |   82    |   29    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.004   |      4 (4)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.048%
       (97.071% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5509.0M
**optDesign ... cpu = 0:03:47, real = 0:01:54, mem = 4637.4M, totSessionCpu=3:40:47 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4552.4M, totSessionCpu=3:40:47 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 22:19:32 (2023-Mar-23 05:19:32 GMT)
2023-Mar-22 22:19:32 (2023-Mar-23 05:19:32 GMT): 10%
2023-Mar-22 22:19:32 (2023-Mar-23 05:19:32 GMT): 20%
2023-Mar-22 22:19:32 (2023-Mar-23 05:19:32 GMT): 30%
2023-Mar-22 22:19:32 (2023-Mar-23 05:19:32 GMT): 40%
2023-Mar-22 22:19:32 (2023-Mar-23 05:19:32 GMT): 50%
2023-Mar-22 22:19:32 (2023-Mar-23 05:19:32 GMT): 60%
2023-Mar-22 22:19:32 (2023-Mar-23 05:19:32 GMT): 70%
2023-Mar-22 22:19:32 (2023-Mar-23 05:19:32 GMT): 80%
2023-Mar-22 22:19:32 (2023-Mar-23 05:19:32 GMT): 90%

Finished Levelizing
2023-Mar-22 22:19:33 (2023-Mar-23 05:19:33 GMT)

Starting Activity Propagation
2023-Mar-22 22:19:33 (2023-Mar-23 05:19:33 GMT)
2023-Mar-22 22:19:33 (2023-Mar-23 05:19:33 GMT): 10%
2023-Mar-22 22:19:33 (2023-Mar-23 05:19:33 GMT): 20%

Finished Activity Propagation
2023-Mar-22 22:19:34 (2023-Mar-23 05:19:34 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 4897.9M, totSessionCpu=3:41:02 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5753.5M, init mem=5753.5M)
*info: Placed = 68940          (Fixed = 383)
*info: Unplaced = 0           
Placement Density:97.05%(268572/276723)
Placement Density (including fixed std cells):97.05%(268572/276723)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=5750.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 40201

Instance distribution across the VT partitions:

 LVT : inst = 12577 (31.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 12577 (31.3%)

 HVT : inst = 27624 (68.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27624 (68.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=68940 and nets=42236 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/dualcore_16107_ZO8Q84.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5743.5M)
Extracted 10.0004% (CPU Time= 0:00:02.3  MEM= 5811.3M)
Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 5811.3M)
Extracted 30.0003% (CPU Time= 0:00:03.1  MEM= 5811.3M)
Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 5811.3M)
Extracted 50.0003% (CPU Time= 0:00:04.6  MEM= 5815.3M)
Extracted 60.0003% (CPU Time= 0:00:05.8  MEM= 5815.3M)
Extracted 70.0002% (CPU Time= 0:00:07.7  MEM= 5815.3M)
Extracted 80.0002% (CPU Time= 0:00:08.3  MEM= 5815.3M)
Extracted 90.0002% (CPU Time= 0:00:09.1  MEM= 5815.3M)
Extracted 100% (CPU Time= 0:00:10.9  MEM= 5815.3M)
Number of Extracted Resistors     : 934270
Number of Extracted Ground Cap.   : 916451
Number of Extracted Coupling Cap. : 1824292
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5783.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.0  Real Time: 0:00:14.0  MEM: 5783.254M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 42503. 
Total number of fetched objects 42503
End delay calculation. (MEM=183.707 CPU=0:00:08.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=183.707 CPU=0:00:09.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:12.6 real=0:00:03.0 totSessionCpu=0:02:18 mem=151.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:15.8 real=0:00:04.0 totSessionCpu=0:02:18 mem=151.7M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:17.3/0:00:05.1 (3.4), mem = 182.2M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5763.53)
Total number of fetched objects 42503
AAE_INFO-618: Total number of nets in the design is 42236,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6156.69 CPU=0:00:17.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=6156.69 CPU=0:00:19.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6124.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6156.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5751.8)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 42503. 
Total number of fetched objects 42503
AAE_INFO-618: Total number of nets in the design is 42236,  31.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=6025.05 CPU=0:00:21.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=6025.05 CPU=0:00:21.8 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:50.6 real=0:00:11.0 totSessionCpu=3:42:28 mem=6025.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=6025.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=6025.1M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=6033.1M
** Profile ** DRVs :  cpu=0:00:01.3, mem=6055.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.781  | -1.578  | -0.810  | -1.781  |
|           TNS (ns):|-534.122 |-485.359 | -17.275 | -31.793 |
|    Violating Paths:|  1445   |  1339   |   82    |   29    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.004   |      4 (4)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.048%
       (97.071% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:43, real = 0:00:42, mem = 4908.8M, totSessionCpu=3:42:30 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -1.781
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 566 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:42:36.3/1:12:14.3 (3.1), mem = 5718.1M
(I,S,L,T): WC_VIEW: 50.3694, 53.0908, 1.95619, 105.416
*info: 566 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.780 TNS Slack -534.123 Density 97.07
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.780| -31.793|
|reg2cgate |-0.810| -17.275|
|reg2reg   |-1.578|-485.361|
|HEPG      |-1.578|-502.636|
|All Paths |-1.780|-534.123|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.578|   -1.780|-502.636| -534.123|    97.07%|   0:00:00.0| 6079.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.578|   -1.780|-502.636| -534.123|    97.07%|   0:00:02.0| 6384.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:03.0 mem=6384.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:03.0 mem=6384.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.780| -31.793|
|reg2cgate |-0.810| -17.275|
|reg2reg   |-1.578|-485.361|
|HEPG      |-1.578|-502.636|
|All Paths |-1.780|-534.123|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.780 TNS Slack -534.123 Density 97.07
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 11 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.780| -31.793|
|reg2cgate |-0.810| -17.275|
|reg2reg   |-1.578|-485.364|
|HEPG      |-1.578|-502.639|
|All Paths |-1.780|-534.126|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 566 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:03.4 real=0:00:04.0 mem=6423.1M) ***
(I,S,L,T): WC_VIEW: 50.3694, 53.0908, 1.95619, 105.416
*** SetupOpt [finish] : cpu/real = 0:00:18.3/0:00:18.4 (1.0), totSession cpu/real = 3:42:54.6/1:12:32.6 (3.1), mem = 6213.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:42:55 mem=6213.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 6213.6MB
Summary Report:
Instances move: 0 (out of 39842 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 6213.6MB
*** Finished refinePlace (3:42:58 mem=6213.6M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 566 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:42:58.9/1:12:35.4 (3.1), mem = 5856.6M
(I,S,L,T): WC_VIEW: 50.3694, 53.0908, 1.95619, 105.416
*info: 566 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.780 TNS Slack -534.126 Density 97.07
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.780| -31.793|
|reg2cgate |-0.810| -17.275|
|reg2reg   |-1.578|-485.364|
|HEPG      |-1.578|-502.639|
|All Paths |-1.780|-534.126|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.578|   -1.780|-502.639| -534.126|    97.07%|   0:00:01.0| 6068.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.578|   -1.781|-502.639| -534.126|    97.07%|   0:00:00.0| 6245.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_4_/D                          |
|  -1.578|   -1.781|-502.639| -534.126|    97.07%|   0:00:00.0| 6264.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.578|   -1.781|-502.639| -534.126|    97.07%|   0:00:00.0| 6264.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.578|   -1.781|-502.639| -534.126|    97.07%|   0:00:01.0| 6264.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_3_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.578|   -1.781|-502.320| -533.807|    97.07%|   0:00:04.0| 6394.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_4_/D                          |
|  -1.578|   -1.781|-502.320| -533.807|    97.07%|   0:00:00.0| 6394.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.578|   -1.781|-502.320| -533.807|    97.07%|   0:00:01.0| 6394.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.578|   -1.781|-502.320| -533.807|    97.07%|   0:00:00.0| 6394.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_4_/D                          |
|  -1.578|   -1.781|-502.320| -533.807|    97.07%|   0:00:00.0| 6394.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.578|   -1.781|-502.303| -533.790|    97.07%|   0:00:00.0| 6470.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -1.578|   -1.781|-502.303| -533.790|    97.07%|   0:00:01.0| 6470.5M|   WC_VIEW|  reg2reg| normalizer_inst/psum_norm_1_reg_7_/DB              |
|  -1.578|   -1.781|-502.263| -533.750|    97.07%|   0:00:00.0| 6470.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.578|   -1.781|-502.214| -533.701|    97.07%|   0:00:00.0| 6470.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.578|   -1.781|-502.163| -533.650|    97.07%|   0:00:01.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.578|   -1.781|-502.139| -533.626|    97.07%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.578|   -1.781|-502.083| -533.570|    97.07%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.578|   -1.781|-502.020| -533.507|    97.07%|   0:00:01.0| 6489.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
|  -1.578|   -1.781|-501.815| -533.302|    97.07%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_2_/D                          |
|  -1.578|   -1.781|-501.801| -533.288|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_2_/D                          |
|  -1.578|   -1.781|-501.784| -533.270|    97.08%|   0:00:01.0| 6489.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -1.578|   -1.781|-501.758| -533.245|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -1.578|   -1.781|-501.652| -533.139|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.578|   -1.781|-501.638| -533.125|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.578|   -1.781|-501.626| -533.112|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.578|   -1.781|-501.598| -533.085|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.578|   -1.781|-501.591| -533.077|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.578|   -1.781|-501.559| -533.046|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_3_/D                          |
|  -1.578|   -1.781|-501.523| -533.010|    97.08%|   0:00:01.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -1.578|   -1.781|-501.458| -532.945|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_2_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.578|   -1.781|-501.455| -532.942|    97.08%|   0:00:03.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.578|   -1.781|-501.453| -532.940|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.578|   -1.781|-501.449| -532.935|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.578|   -1.781|-501.406| -532.893|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.578|   -1.781|-501.394| -532.881|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.578|   -1.781|-501.380| -532.867|    97.08%|   0:00:01.0| 6489.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.578|   -1.781|-501.378| -532.865|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.578|   -1.781|-501.352| -532.839|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.578|   -1.781|-501.336| -532.823|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.578|   -1.781|-501.314| -532.801|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.578|   -1.781|-501.142| -532.629|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.578|   -1.781|-501.132| -532.619|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.578|   -1.781|-501.091| -532.578|    97.08%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.578|   -1.781|-501.076| -532.563|    97.09%|   0:00:01.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_2_/D                          |
|  -1.578|   -1.781|-501.076| -532.563|    97.09%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.578|   -1.781|-501.043| -532.530|    97.09%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.578|   -1.781|-501.023| -532.510|    97.09%|   0:00:01.0| 6489.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.578|   -1.781|-500.938| -532.425|    97.09%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.578|   -1.781|-500.928| -532.415|    97.09%|   0:00:01.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_2_/D                          |
|  -1.578|   -1.781|-500.921| -532.408|    97.09%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_2_/D                          |
|  -1.578|   -1.781|-500.915| -532.402|    97.09%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_2_/D                          |
|  -1.578|   -1.781|-500.907| -532.394|    97.09%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.578|   -1.781|-500.901| -532.388|    97.10%|   0:00:01.0| 6489.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.578|   -1.781|-500.892| -532.379|    97.10%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.578|   -1.781|-500.875| -532.362|    97.10%|   0:00:00.0| 6489.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.578|   -1.781|-500.926| -532.413|    97.11%|   0:00:02.0| 6508.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.578|   -1.781|-500.916| -532.403|    97.11%|   0:00:00.0| 6508.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.578|   -1.781|-500.914| -532.401|    97.11%|   0:00:00.0| 6508.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.578|   -1.781|-500.910| -532.397|    97.11%|   0:00:00.0| 6508.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.578|   -1.781|-500.879| -532.366|    97.11%|   0:00:00.0| 6508.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.578|   -1.781|-500.640| -532.127|    97.11%|   0:00:00.0| 6508.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_2_/D                          |
|  -1.578|   -1.781|-500.569| -532.056|    97.11%|   0:00:01.0| 6516.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.578|   -1.781|-500.556| -532.043|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.578|   -1.781|-500.492| -531.979|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.578|   -1.781|-500.416| -531.903|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/cnt_q_reg_1_/D                                 |
|  -1.578|   -1.781|-500.359| -531.846|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_2_/D                          |
|  -1.578|   -1.781|-500.359| -531.846|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_2_/D                          |
|  -1.578|   -1.781|-499.981| -531.468|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.578|   -1.781|-499.935| -531.421|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.578|   -1.781|-499.935| -531.421|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.578|   -1.781|-499.935| -531.421|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__3_/D               |
|  -1.578|   -1.781|-499.841| -531.328|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.578|   -1.781|-499.817| -531.304|    97.11%|   0:00:01.0| 6516.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.578|   -1.781|-499.677| -531.164|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.578|   -1.781|-499.657| -531.144|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.578|   -1.781|-499.651| -531.138|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_6_/D                           |
|  -1.578|   -1.780|-499.699| -531.185|    97.11%|   0:00:00.0| 6516.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:53.3 real=0:00:31.0 mem=6516.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:53.4 real=0:00:31.0 mem=6516.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.780| -31.793|
|reg2cgate |-0.810| -17.047|
|reg2reg   |-1.578|-482.652|
|HEPG      |-1.578|-499.699|
|All Paths |-1.780|-531.185|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.780 TNS Slack -531.185 Density 97.11
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 344 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.780| -31.793|
|reg2cgate |-0.810| -17.052|
|reg2reg   |-1.578|-482.842|
|HEPG      |-1.578|-499.895|
|All Paths |-1.780|-531.382|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 566 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:55.2 real=0:00:32.0 mem=6516.7M) ***
(I,S,L,T): WC_VIEW: 50.4587, 53.1501, 1.95855, 105.567
*** SetupOpt [finish] : cpu/real = 0:01:07.5/0:00:43.6 (1.5), totSession cpu/real = 3:44:06.5/1:13:19.1 (3.1), mem = 6307.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:44:07 mem=6307.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 6307.2MB
Summary Report:
Instances move: 0 (out of 39879 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 6307.2MB
*** Finished refinePlace (3:44:10 mem=6307.2M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -1.578 ns

Start Layer Assignment ...
WNS(-1.578ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 192 cadidates out of 42273.
Total Assign Layers on 0 Nets (cpu 0:00:05.0).
GigaOpt: setting up router preferences
        design wns: -1.5784
        slack threshold: -0.1284
GigaOpt: 18 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1251 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.780 ns

Start Layer Assignment ...
WNS(-1.780ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 202 cadidates out of 42273.
Total Assign Layers on 0 Nets (cpu 0:00:05.0).
GigaOpt: setting up router preferences
        design wns: -1.7805
        slack threshold: -0.3305
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1251 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5992.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=5992.1M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5992.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5992.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.781  | -1.578  | -0.810  | -1.781  |
|           TNS (ns):|-531.380 |-482.841 | -17.052 | -31.793 |
|    Violating Paths:|  1440   |  1336   |   80    |   29    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.004   |      4 (4)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.090%
       (97.113% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5992.1M
**optDesign ... cpu = 0:03:37, real = 0:02:04, mem = 5068.6M, totSessionCpu=3:44:25 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 78
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 78

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 22:21:32 2023
#
#num needed restored net=0
#need_extraction net=0 (total=42273)
#Processed 171 dirty instances, 90 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(145 insts marked dirty, reset pre-exisiting dirty flag on 147 insts, 335 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 22:21:34 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 42267 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4900.52 (MB), peak = 5497.08 (MB)
#Merging special wires: starts on Wed Mar 22 22:21:37 2023 with memory = 4901.34 (MB), peak = 5497.08 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.8 GB, peak:5.4 GB --0.93 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 331.69000 21.71000 ) on M1 for NET normalizer_inst/FE_OFN100_n13134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 330.70000 21.71000 ) on M1 for NET normalizer_inst/n13133. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 479.90000 322.51000 ) on M1 for NET normalizer_inst/FE_OFN13156_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 413.90000 304.50000 ) on M1 for NET normalizer_inst/FE_OFN12924_n12689. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 470.16000 172.90000 ) on M1 for NET normalizer_inst/FE_OFN12953_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 397.09000 147.70000 ) on M1 for NET normalizer_inst/FE_OFN95_n12411. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 413.80000 304.20000 ) on M1 for NET normalizer_inst/n8150. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 520.30000 181.76500 ) on M1 for NET normalizer_inst/n10314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 523.50000 131.50000 ) on M1 for NET normalizer_inst/n774. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 479.90000 322.30000 ) on M1 for NET normalizer_inst/FE_RN_432. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 494.50000 300.70000 ) on M1 for NET normalizer_inst/FE_RN_432. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 493.00000 167.53000 ) on M1 for NET normalizer_inst/FE_RN_432. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 371.35500 106.23500 ) on M1 for NET normalizer_inst/FE_OFN1_FE_DBTN73_sum_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 396.30500 147.70000 ) on M1 for NET normalizer_inst/n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 470.50000 173.03000 ) on M1 for NET normalizer_inst/n1689. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 478.56000 176.50000 ) on M1 for NET normalizer_inst/FE_OFN13082_n5936. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 477.32500 43.40000 ) on M1 for NET normalizer_inst/n3242. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 492.96000 302.50000 ) on M1 for NET normalizer_inst/FE_OFN13167_n6197. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 527.67000 203.40000 ) on M1 for NET normalizer_inst/n10272. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 491.36000 304.30000 ) on M1 for NET normalizer_inst/FE_OFN13127_n3054. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#333 routed nets are extracted.
#    232 (0.55%) extracted nets are partially routed.
#41820 routed net(s) are imported.
#120 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 42273.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 22:21:38 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 10.80 (MB)
#Total memory = 4902.12 (MB)
#Peak memory = 5497.08 (MB)
#
#
#Start global routing on Wed Mar 22 22:21:38 2023
#
#
#Start global routing initialization on Wed Mar 22 22:21:38 2023
#
#Number of eco nets is 234
#
#Start global routing data preparation on Wed Mar 22 22:21:38 2023
#
#Start routing resource analysis on Wed Mar 22 22:21:38 2023
#
#Routing resource analysis is done on Wed Mar 22 22:21:39 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.55%
#  M2             V        2648          84       33124     1.12%
#  M3             H        2727           0       33124     0.20%
#  M4             V        2156         576       33124     1.10%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2732           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17003       3.38%      264992    11.87%
#
#  680 nets (1.61%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 22:21:39 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4908.64 (MB), peak = 5497.08 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 22:21:39 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4909.90 (MB), peak = 5497.08 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4913.03 (MB), peak = 5497.08 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4913.15 (MB), peak = 5497.08 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4916.25 (MB), peak = 5497.08 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 120 (skipped).
#Total number of routable nets = 42153.
#Total number of nets in the design = 42273.
#
#234 routable nets have only global wires.
#41919 routable nets have only detail routed wires.
#10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#750 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                  8            2                 2             224  
#-------------------------------------------------------------------------------
#        Total                  8            2                 2             224  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                680           62                80           41393  
#-------------------------------------------------------------------------------
#        Total                680           62                80           41393  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2           18(0.05%)      1(0.00%)   (0.06%)
#  M3            3(0.01%)      0(0.00%)   (0.01%)
#  M4            3(0.01%)      0(0.00%)   (0.01%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     24(0.01%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 680
#Total wire length = 1536200 um.
#Total half perimeter of net bounding box = 1392101 um.
#Total wire length on LAYER M1 = 2213 um.
#Total wire length on LAYER M2 = 252228 um.
#Total wire length on LAYER M3 = 330770 um.
#Total wire length on LAYER M4 = 376184 um.
#Total wire length on LAYER M5 = 145505 um.
#Total wire length on LAYER M6 = 362390 um.
#Total wire length on LAYER M7 = 7331 um.
#Total wire length on LAYER M8 = 59578 um.
#Total number of vias = 336748
#Total number of multi-cut vias = 209659 ( 62.3%)
#Total number of single cut vias = 127089 ( 37.7%)
#Up-Via Summary (total 336748):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90207 ( 69.0%)     40486 ( 31.0%)     130693
# M2             25799 ( 20.3%)    101566 ( 79.7%)     127365
# M3              7127 ( 16.6%)     35890 ( 83.4%)      43017
# M4              2340 ( 12.0%)     17175 ( 88.0%)      19515
# M5              1064 (  8.5%)     11527 ( 91.5%)      12591
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               152 (  8.5%)      1644 ( 91.5%)       1796
#-----------------------------------------------------------
#               127089 ( 37.7%)    209659 ( 62.3%)     336748 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 6.6
#Average of max src_to_sink distance for priority net 6.6
#Average of ave src_to_sink distance for priority net 6.6
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:04
#Increased memory = 18.04 (MB)
#Total memory = 4920.16 (MB)
#Peak memory = 5497.08 (MB)
#
#Finished global routing on Wed Mar 22 22:21:42 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4911.14 (MB), peak = 5497.08 (MB)
#Start Track Assignment.
#Done with 68 horizontal wires in 2 hboxes and 38 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 680
#Total wire length = 1536416 um.
#Total half perimeter of net bounding box = 1392101 um.
#Total wire length on LAYER M1 = 2241 um.
#Total wire length on LAYER M2 = 252271 um.
#Total wire length on LAYER M3 = 330841 um.
#Total wire length on LAYER M4 = 376211 um.
#Total wire length on LAYER M5 = 145527 um.
#Total wire length on LAYER M6 = 362415 um.
#Total wire length on LAYER M7 = 7331 um.
#Total wire length on LAYER M8 = 59578 um.
#Total number of vias = 336748
#Total number of multi-cut vias = 209659 ( 62.3%)
#Total number of single cut vias = 127089 ( 37.7%)
#Up-Via Summary (total 336748):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90207 ( 69.0%)     40486 ( 31.0%)     130693
# M2             25799 ( 20.3%)    101566 ( 79.7%)     127365
# M3              7127 ( 16.6%)     35890 ( 83.4%)      43017
# M4              2340 ( 12.0%)     17175 ( 88.0%)      19515
# M5              1064 (  8.5%)     11527 ( 91.5%)      12591
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               152 (  8.5%)      1644 ( 91.5%)       1796
#-----------------------------------------------------------
#               127089 ( 37.7%)    209659 ( 62.3%)     336748 
#
#cpu time = 00:00:09, elapsed time = 00:00:07, memory = 5043.68 (MB), peak = 5497.08 (MB)
#
#number of short segments in preferred routing layers
#	M3        Total 
#	1         1         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:17
#Increased memory = 153.14 (MB)
#Total memory = 5044.45 (MB)
#Peak memory = 5497.08 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.1% of the total area was rechecked for DRC, and 11.3% required routing.
#   number of violations = 39
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            3        0        4        0        7
#	M2            6        1       24        1       32
#	Totals        9        1       28        1       39
#145 out of 68977 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 39
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            3        0        4        0        7
#	M2            6        1       24        1       32
#	Totals        9        1       28        1       39
#cpu time = 00:00:25, elapsed time = 00:00:04, memory = 5359.40 (MB), peak = 5497.08 (MB)
#start 1st optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            2        2        4
#	Totals        2        2        4
#    number of process antenna violations = 1
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 5402.92 (MB), peak = 5497.08 (MB)
#start 2nd optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            2        2        4
#	Totals        2        2        4
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5402.93 (MB), peak = 5497.08 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5404.99 (MB), peak = 5497.08 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 680
#Total wire length = 1536221 um.
#Total half perimeter of net bounding box = 1392101 um.
#Total wire length on LAYER M1 = 2192 um.
#Total wire length on LAYER M2 = 252179 um.
#Total wire length on LAYER M3 = 330774 um.
#Total wire length on LAYER M4 = 376212 um.
#Total wire length on LAYER M5 = 145547 um.
#Total wire length on LAYER M6 = 362407 um.
#Total wire length on LAYER M7 = 7330 um.
#Total wire length on LAYER M8 = 59580 um.
#Total number of vias = 336971
#Total number of multi-cut vias = 209098 ( 62.1%)
#Total number of single cut vias = 127873 ( 37.9%)
#Up-Via Summary (total 336971):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90366 ( 69.1%)     40337 ( 30.9%)     130703
# M2             26183 ( 20.5%)    101308 ( 79.5%)     127491
# M3              7265 ( 16.9%)     35805 ( 83.1%)      43070
# M4              2407 ( 12.3%)     17134 ( 87.7%)      19541
# M5              1099 (  8.7%)     11500 ( 91.3%)      12599
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               153 (  8.5%)      1643 ( 91.5%)       1796
#-----------------------------------------------------------
#               127873 ( 37.9%)    209098 ( 62.1%)     336971 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:34
#Elapsed time = 00:00:07
#Increased memory = -113.49 (MB)
#Total memory = 4931.16 (MB)
#Peak memory = 5497.08 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4932.71 (MB), peak = 5497.08 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 680
#Total wire length = 1536221 um.
#Total half perimeter of net bounding box = 1392101 um.
#Total wire length on LAYER M1 = 2192 um.
#Total wire length on LAYER M2 = 252179 um.
#Total wire length on LAYER M3 = 330774 um.
#Total wire length on LAYER M4 = 376212 um.
#Total wire length on LAYER M5 = 145547 um.
#Total wire length on LAYER M6 = 362407 um.
#Total wire length on LAYER M7 = 7330 um.
#Total wire length on LAYER M8 = 59580 um.
#Total number of vias = 336971
#Total number of multi-cut vias = 209098 ( 62.1%)
#Total number of single cut vias = 127873 ( 37.9%)
#Up-Via Summary (total 336971):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90366 ( 69.1%)     40337 ( 30.9%)     130703
# M2             26183 ( 20.5%)    101308 ( 79.5%)     127491
# M3              7265 ( 16.9%)     35805 ( 83.1%)      43070
# M4              2407 ( 12.3%)     17134 ( 87.7%)      19541
# M5              1099 (  8.7%)     11500 ( 91.3%)      12599
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               153 (  8.5%)      1643 ( 91.5%)       1796
#-----------------------------------------------------------
#               127873 ( 37.9%)    209098 ( 62.1%)     336971 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#Total number of nets with non-default rule or having extra spacing = 680
#Total wire length = 1536221 um.
#Total half perimeter of net bounding box = 1392101 um.
#Total wire length on LAYER M1 = 2192 um.
#Total wire length on LAYER M2 = 252179 um.
#Total wire length on LAYER M3 = 330774 um.
#Total wire length on LAYER M4 = 376212 um.
#Total wire length on LAYER M5 = 145547 um.
#Total wire length on LAYER M6 = 362407 um.
#Total wire length on LAYER M7 = 7330 um.
#Total wire length on LAYER M8 = 59580 um.
#Total number of vias = 336971
#Total number of multi-cut vias = 209098 ( 62.1%)
#Total number of single cut vias = 127873 ( 37.9%)
#Up-Via Summary (total 336971):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90366 ( 69.1%)     40337 ( 30.9%)     130703
# M2             26183 ( 20.5%)    101308 ( 79.5%)     127491
# M3              7265 ( 16.9%)     35805 ( 83.1%)      43070
# M4              2407 ( 12.3%)     17134 ( 87.7%)      19541
# M5              1099 (  8.7%)     11500 ( 91.3%)      12599
# M6               400 ( 22.6%)      1371 ( 77.4%)       1771
# M7               153 (  8.5%)      1643 ( 91.5%)       1796
#-----------------------------------------------------------
#               127873 ( 37.9%)    209098 ( 62.1%)     336971 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#detailRoute Statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:09
#Increased memory = -108.15 (MB)
#Total memory = 4936.50 (MB)
#Peak memory = 5497.08 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:08
#Elapsed time = 00:00:28
#Increased memory = -189.85 (MB)
#Total memory = 4878.71 (MB)
#Peak memory = 5497.08 (MB)
#Number of warnings = 21
#Total number of warnings = 72
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 22:22:01 2023
#
**optDesign ... cpu = 0:04:46, real = 0:02:33, mem = 4706.7M, totSessionCpu=3:45:33 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=68977 and nets=42273 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/dualcore_16107_ZO8Q84.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5749.7M)
Extracted 10.0003% (CPU Time= 0:00:02.3  MEM= 5801.5M)
Extracted 20.0004% (CPU Time= 0:00:02.9  MEM= 5801.5M)
Extracted 30.0003% (CPU Time= 0:00:03.4  MEM= 5801.5M)
Extracted 40.0004% (CPU Time= 0:00:04.1  MEM= 5801.5M)
Extracted 50.0003% (CPU Time= 0:00:05.1  MEM= 5805.5M)
Extracted 60.0004% (CPU Time= 0:00:06.3  MEM= 5805.5M)
Extracted 70.0003% (CPU Time= 0:00:08.4  MEM= 5805.5M)
Extracted 80.0004% (CPU Time= 0:00:09.1  MEM= 5805.5M)
Extracted 90.0003% (CPU Time= 0:00:09.9  MEM= 5805.5M)
Extracted 100% (CPU Time= 0:00:11.8  MEM= 5805.5M)
Number of Extracted Resistors     : 934943
Number of Extracted Ground Cap.   : 917048
Number of Extracted Coupling Cap. : 1825772
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5789.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.9  Real Time: 0:00:15.0  MEM: 5789.504M)
**optDesign ... cpu = 0:05:02, real = 0:02:48, mem = 4711.6M, totSessionCpu=3:45:49 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5817.89)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 42540
AAE_INFO-618: Total number of nets in the design is 42273,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6191.97 CPU=0:00:17.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6191.97 CPU=0:00:19.6 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6160.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6192.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5837.09)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 42540. 
Total number of fetched objects 42540
AAE_INFO-618: Total number of nets in the design is 42273,  31.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=6110.33 CPU=0:00:15.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6110.33 CPU=0:00:15.7 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:46.2 real=0:00:10.0 totSessionCpu=3:46:36 mem=6110.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=6110.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=6110.3M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=6118.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=6140.9M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.781  | -1.579  | -0.810  | -1.781  |
|           TNS (ns):|-531.030 |-482.391 | -17.144 | -31.813 |
|    Violating Paths:|  1439   |  1335   |   80    |   29    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.004   |      4 (4)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.090%
       (97.113% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6140.9M
**optDesign ... cpu = 0:05:50, real = 0:03:00, mem = 4946.4M, totSessionCpu=3:46:38 **
**optDesign ... cpu = 0:05:50, real = 0:03:00, mem = 4946.4M, totSessionCpu=3:46:38 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.781
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 566 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:46:38.2/1:14:30.9 (3.0), mem = 5836.9M
(I,S,L,T): WC_VIEW: 50.4584, 53.1346, 1.95855, 105.552
*info: 566 clock nets excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.781 TNS Slack -531.032 Density 97.11
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.781| -31.814|
|reg2cgate |-0.810| -17.145|
|reg2reg   |-1.579|-482.393|
|HEPG      |-1.579|-499.537|
|All Paths |-1.781|-531.032|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.579|   -1.781|-499.537| -531.032|    97.11%|   0:00:00.0| 6166.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.579|   -1.781|-499.537| -531.032|    97.11%|   0:00:00.0| 6281.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -1.579|   -1.781|-499.537| -531.032|    97.11%|   0:00:00.0| 6281.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.579|   -1.781|-499.537| -531.032|    97.11%|   0:00:00.0| 6281.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.579|   -1.781|-499.537| -531.032|    97.11%|   0:00:00.0| 6281.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_4_/D                          |
|  -1.579|   -1.781|-499.537| -531.032|    97.11%|   0:00:01.0| 6281.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.579|   -1.781|-499.537| -531.032|    97.11%|   0:00:00.0| 6281.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.579|   -1.781|-499.537| -531.032|    97.11%|   0:00:00.0| 6281.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.579|   -1.781|-499.537| -531.032|    97.11%|   0:00:00.0| 6281.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.579|   -1.781|-499.537| -531.032|    97.11%|   0:00:00.0| 6281.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_6_/D                           |
|  -1.579|   -1.781|-499.537| -531.032|    97.11%|   0:00:00.0| 6281.1M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_2__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q5_reg/latch/E                               |
|  -1.579|   -1.781|-499.537| -531.032|    97.11%|   0:00:00.0| 6281.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:04.0 mem=6281.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:05.5 real=0:00:05.0 mem=6281.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.781| -31.814|
|reg2cgate |-0.810| -17.145|
|reg2reg   |-1.579|-482.393|
|HEPG      |-1.579|-499.537|
|All Paths |-1.781|-531.032|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.781| -31.814|
|reg2cgate |-0.810| -17.145|
|reg2reg   |-1.579|-482.393|
|HEPG      |-1.579|-499.537|
|All Paths |-1.781|-531.032|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 566 constrained nets 
Layer 7 has 62 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.2 real=0:00:05.0 mem=6281.1M) ***
(I,S,L,T): WC_VIEW: 50.4584, 53.1346, 1.95855, 105.552
*** SetupOpt [finish] : cpu/real = 0:00:18.8/0:00:17.4 (1.1), totSession cpu/real = 3:46:57.0/1:14:48.3 (3.0), mem = 6064.1M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:06:10, real = 0:03:18, mem = 5132.2M, totSessionCpu=3:46:57 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5889.64M, totSessionCpu=3:46:58).
**optDesign ... cpu = 0:06:11, real = 0:03:19, mem = 5131.4M, totSessionCpu=3:46:58 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:14, real = 0:03:20, mem = 5117.1M, totSessionCpu=3:47:01 **
** Profile ** Start :  cpu=0:00:00.0, mem=5859.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=5859.1M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5946.6M
** Profile ** Total reports :  cpu=0:00:00.5, mem=5869.6M
** Profile ** DRVs :  cpu=0:00:02.2, mem=5890.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.781  | -1.579  | -0.810  | -1.781  |
|           TNS (ns):|-531.030 |-482.391 | -17.144 | -31.813 |
|    Violating Paths:|  1439   |  1335   |   80    |   29    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.004   |      4 (4)       |
|   max_tran     |      4 (12)      |   -0.064   |      4 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.090%
       (97.113% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5890.1M
**optDesign ... cpu = 0:06:18, real = 0:03:24, mem = 5100.1M, totSessionCpu=3:47:05 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/22 22:22:52, mem=5018.1M)
% Begin Save ccopt configuration ... (date=03/22 22:22:52, mem=5018.1M)
% End Save ccopt configuration ... (date=03/22 22:22:53, total cpu=0:00:00.4, real=0:00:01.0, peak res=5018.4M, current mem=5018.4M)
% Begin Save netlist data ... (date=03/22 22:22:53, mem=5018.4M)
Writing Binary DB to route.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 22:22:53, total cpu=0:00:00.3, real=0:00:00.0, peak res=5019.5M, current mem=5019.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 22:22:53, mem=5020.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 22:22:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=5020.4M, current mem=5020.4M)
Saving scheduling_file.cts.16107 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 22:22:54, mem=5027.9M)
% End Save clock tree data ... (date=03/22 22:22:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=5027.9M, current mem=5027.9M)
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 1 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file route.enc.dat.tmp/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file route.enc.dat.tmp/dualcore.prop
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=5898.5M) ***
*** Completed savePGFile (cpu=0:00:00.4 real=0:00:01.0 mem=5898.5M) ***
TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.0 real=0:00:01.0 mem=5874.5M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.enc.dat.tmp/dualcore.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 22:22:57, mem=5028.3M)
% End Save power constraints data ... (date=03/22 22:22:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=5028.3M, current mem=5028.3M)
Cmin Cmax
Generated self-contained design route.enc.dat.tmp
#% End save design ... (date=03/22 22:22:59, total cpu=0:00:06.1, real=0:00:07.0, peak res=5028.5M, current mem=5028.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 5833.5) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 8 CPU(s).
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 1 antenna drc markers are saved ...
VG: elapsed time: 15.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 26
  Overlap     : 0
End Summary

  Verification Complete : 26 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:36.0  MEM: 1047.1M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar 22 22:23:14 2023

Design Name: dualcore
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (546.4000, 545.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 8 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar 22 22:23:15 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.7  MEM: 0.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile dualcore.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5182.07MB/7096.98MB/5485.91MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5182.07MB/7096.98MB/5485.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5182.07MB/7096.98MB/5485.91MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 22:23:16 (2023-Mar-23 05:23:16 GMT)
2023-Mar-22 22:23:16 (2023-Mar-23 05:23:16 GMT): 10%
2023-Mar-22 22:23:17 (2023-Mar-23 05:23:17 GMT): 20%
2023-Mar-22 22:23:17 (2023-Mar-23 05:23:17 GMT): 30%
2023-Mar-22 22:23:17 (2023-Mar-23 05:23:17 GMT): 40%
2023-Mar-22 22:23:17 (2023-Mar-23 05:23:17 GMT): 50%
2023-Mar-22 22:23:17 (2023-Mar-23 05:23:17 GMT): 60%
2023-Mar-22 22:23:17 (2023-Mar-23 05:23:17 GMT): 70%
2023-Mar-22 22:23:17 (2023-Mar-23 05:23:17 GMT): 80%
2023-Mar-22 22:23:17 (2023-Mar-23 05:23:17 GMT): 90%

Finished Levelizing
2023-Mar-22 22:23:17 (2023-Mar-23 05:23:17 GMT)

Starting Activity Propagation
2023-Mar-22 22:23:17 (2023-Mar-23 05:23:17 GMT)
2023-Mar-22 22:23:17 (2023-Mar-23 05:23:17 GMT): 10%
2023-Mar-22 22:23:18 (2023-Mar-23 05:23:18 GMT): 20%

Finished Activity Propagation
2023-Mar-22 22:23:18 (2023-Mar-23 05:23:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=5182.09MB/7096.98MB/5485.91MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 22:23:18 (2023-Mar-23 05:23:18 GMT)
2023-Mar-22 22:23:19 (2023-Mar-23 05:23:19 GMT): 10%
2023-Mar-22 22:23:19 (2023-Mar-23 05:23:19 GMT): 20%
2023-Mar-22 22:23:19 (2023-Mar-23 05:23:19 GMT): 30%
2023-Mar-22 22:23:19 (2023-Mar-23 05:23:19 GMT): 40%
2023-Mar-22 22:23:19 (2023-Mar-23 05:23:19 GMT): 50%
2023-Mar-22 22:23:19 (2023-Mar-23 05:23:19 GMT): 60%
2023-Mar-22 22:23:19 (2023-Mar-23 05:23:19 GMT): 70%
2023-Mar-22 22:23:19 (2023-Mar-23 05:23:19 GMT): 80%
2023-Mar-22 22:23:19 (2023-Mar-23 05:23:19 GMT): 90%

Finished Calculating power
2023-Mar-22 22:23:19 (2023-Mar-23 05:23:19 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=5205.19MB/7195.32MB/5485.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5205.19MB/7195.32MB/5485.91MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=5205.19MB/7195.32MB/5485.91MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5205.19MB/7195.32MB/5485.91MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.27651219 	   46.6624%
Total Switching Power:      56.53735420 	   51.4499%
Total Leakage Power:         2.07437731 	    1.8877%
Total Power:               109.88824357
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5233.46MB/7219.82MB/5485.91MB)


Output file is .//dualcore.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile dualcore.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell dualcore.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file dualcore.post_route.summary.rpt.
<CMD> streamOut dualcore.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          68977

Ports/Pins                           305
    metal layer M2                   201
    metal layer M3                   104

Nets                              596484
    metal layer M1                  4558
    metal layer M2                249598
    metal layer M3                163840
    metal layer M4                 91384
    metal layer M5                 39594
    metal layer M6                 41907
    metal layer M7                  2695
    metal layer M8                  2908

    Via Instances                 336971

Special Nets                         927
    metal layer M1                   883
    metal layer M2                     4
    metal layer M4                    40

    Via Instances                  18414

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               42460
    metal layer M1                  1110
    metal layer M2                 26327
    metal layer M3                 11599
    metal layer M4                  1887
    metal layer M5                   668
    metal layer M6                   723
    metal layer M7                    63
    metal layer M8                    83


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract dualcore.lef
<CMD> defOut -netlist -routing dualcore.def
Writing DEF file 'dualcore.def', current time is Wed Mar 22 22:23:26 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'dualcore.def' is written, current time is Wed Mar 22 22:23:31 2023 ...
<CMD> saveNetlist dualcore.pnr.v
Writing Netlist "dualcore.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/.mmmcX8UEIH/modes/CON/CON.sdc' ...
Current (total cpu=3:48:09, real=1:15:39, peak res=6902.3M, current mem=4561.4M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4577.4M, current mem=4577.4M)
Current (total cpu=3:48:09, real=1:15:39, peak res=6902.3M, current mem=4577.4M)
Reading latency file '/tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/.mmmcX8UEIH/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=5641.05 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5771.51)
Total number of fetched objects 42540
AAE_INFO-618: Total number of nets in the design is 42273,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6220.27 CPU=0:00:17.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6137.19 CPU=0:00:19.3 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6105.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6137.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5854.19)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 42540. 
Total number of fetched objects 42540
AAE_INFO-618: Total number of nets in the design is 42273,  32.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=6127.44 CPU=0:00:18.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=6127.44 CPU=0:00:18.9 REAL=0:00:03.0)
TAMODEL Cpu User Time =   30.5 sec
TAMODEL Memory Usage  =    8.0 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=6127.23)
Total number of fetched objects 42540
AAE_INFO-618: Total number of nets in the design is 42273,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6178.52 CPU=0:00:17.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=6178.52 CPU=0:00:18.7 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6146.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6178.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5867.52)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 42540. 
Total number of fetched objects 42540
AAE_INFO-618: Total number of nets in the design is 42273,  32.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=6140.77 CPU=0:00:19.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=6140.77 CPU=0:00:19.6 REAL=0:00:03.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/.mmmcZKuy20/modes/CON/CON.sdc' ...
Current (total cpu=3:50:17, real=1:16:35, peak res=6902.3M, current mem=4584.7M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4601.2M, current mem=4601.2M)
Current (total cpu=3:50:18, real=1:16:36, peak res=6902.3M, current mem=4601.2M)
Reading latency file '/tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/.mmmcZKuy20/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
AAE DB initialization (MEM=5632.04 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=68977 and nets=42273 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_16107_ieng6-ece-03.ucsd.edu_agnaneswaran_MsrV2Y/dualcore_16107_ZO8Q84.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5628.0M)
Extracted 10.0003% (CPU Time= 0:00:02.3  MEM= 5703.8M)
Extracted 20.0004% (CPU Time= 0:00:02.7  MEM= 5703.8M)
Extracted 30.0003% (CPU Time= 0:00:03.1  MEM= 5703.8M)
Extracted 40.0004% (CPU Time= 0:00:03.7  MEM= 5703.8M)
Extracted 50.0003% (CPU Time= 0:00:04.5  MEM= 5707.8M)
Extracted 60.0004% (CPU Time= 0:00:05.6  MEM= 5707.8M)
Extracted 70.0003% (CPU Time= 0:00:07.4  MEM= 5707.8M)
Extracted 80.0004% (CPU Time= 0:00:08.0  MEM= 5707.8M)
Extracted 90.0003% (CPU Time= 0:00:08.7  MEM= 5707.8M)
Extracted 100% (CPU Time= 0:00:10.4  MEM= 5707.8M)
Number of Extracted Resistors     : 934943
Number of Extracted Ground Cap.   : 917048
Number of Extracted Coupling Cap. : 1825716
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5691.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.5  Real Time: 0:00:13.0  MEM: 5691.820M)
Start delay calculation (fullDC) (8 T). (MEM=5787.71)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 42540
AAE_INFO-618: Total number of nets in the design is 42273,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6222.39 CPU=0:00:15.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6139.32 CPU=0:00:17.5 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6107.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6139.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5867.32)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 42540. 
Total number of fetched objects 42540
AAE_INFO-618: Total number of nets in the design is 42273,  14.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=6140.56 CPU=0:00:05.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6140.56 CPU=0:00:06.0 REAL=0:00:01.0)
TAMODEL Cpu User Time =   29.0 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=6140.36)
Total number of fetched objects 42540
AAE_INFO-618: Total number of nets in the design is 42273,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6191.64 CPU=0:00:14.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6191.64 CPU=0:00:15.6 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6159.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6191.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5880.64)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 42540. 
Total number of fetched objects 42540
AAE_INFO-618: Total number of nets in the design is 42273,  14.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=6153.89 CPU=0:00:05.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6153.89 CPU=0:00:06.0 REAL=0:00:01.0)

*** Memory Usage v#1 (Current mem = 5926.711M, initial mem = 291.785M) ***
*** Message Summary: 3099 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=3:52:38, real=1:20:25, mem=5926.7M) ---
