$date
	Wed Jan 08 13:56:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_baud_rate_generator $end
$var wire 1 ! baud_rate_signal $end
$var reg 1 " clk $end
$var reg 14 # count_clk [13:0] $end
$var reg 1 $ count_en $end
$var reg 1 % rst $end
$var integer 32 & error [31:0] $end
$var integer 32 ' i [31:0] $end
$scope module u_baud_rate_generator $end
$var wire 1 " clk $end
$var wire 1 $ count_en $end
$var wire 1 % rst $end
$var wire 1 ! baud_rate_signal $end
$var reg 14 ( count [13:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10100 (
bx '
b0 &
1%
0$
b10100 #
0"
0!
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
0%
#25000
1"
#30000
0"
#35000
1"
#40000
b0 '
0"
1$
#45000
b10011 (
b10011 #
b1 '
1"
#50000
0"
#55000
b10010 (
b10010 #
b10 '
1"
#60000
0"
#65000
b10001 (
b10001 #
b11 '
1"
#70000
0"
#75000
b10000 (
b10000 #
b100 '
1"
#80000
0"
#85000
b1111 (
b1111 #
b101 '
1"
#90000
0"
#95000
b1110 (
b1110 #
b110 '
1"
#100000
0"
#105000
b1101 (
b1101 #
b111 '
1"
#110000
0"
#115000
b1100 (
b1100 #
b1000 '
1"
#120000
0"
#125000
b1011 (
b1011 #
b1001 '
1"
#130000
0"
#135000
b1010 (
b1010 #
b1010 '
1"
#140000
0"
#145000
b1001 (
b1001 #
b1011 '
1"
#150000
0"
#155000
b1000 (
b1000 #
b1100 '
1"
#160000
0"
#165000
b111 (
b111 #
b1101 '
1"
#170000
0"
#175000
b110 (
b110 #
b1110 '
1"
#180000
0"
#185000
b101 (
b101 #
b1111 '
1"
#190000
0"
#195000
b100 (
b100 #
b10000 '
1"
#200000
0"
#205000
b11 (
b11 #
b10001 '
1"
#210000
0"
#215000
b10 (
b10 #
b10010 '
1"
#220000
0"
#225000
b1 (
b1 #
b10011 '
1"
#230000
0"
#235000
1!
b0 (
b0 #
b10100 '
1"
#240000
0"
#245000
0!
b10100 (
b10100 #
b10101 '
1"
#250000
0"
#255000
b10011 (
b10011 #
b10110 '
1"
#260000
0"
#265000
b10010 (
b10010 #
b10111 '
1"
#270000
0"
#275000
b10001 (
b10001 #
b11000 '
1"
#280000
0"
#285000
b10000 (
b10000 #
b11001 '
1"
#290000
0"
#295000
b1111 (
b1111 #
b11010 '
1"
#300000
0"
#305000
b1110 (
b1110 #
b11011 '
1"
#310000
0"
#315000
b1101 (
b1101 #
b11100 '
1"
#320000
0"
#325000
b1100 (
b1100 #
b11101 '
1"
#330000
0"
#335000
b1011 (
b1011 #
b11110 '
1"
#340000
0"
#345000
b1010 (
b1010 #
b11111 '
1"
#350000
0"
#355000
b1001 (
b1001 #
b100000 '
1"
#360000
0"
#365000
b1000 (
b1000 #
b100001 '
1"
#370000
0"
#375000
b111 (
b111 #
b100010 '
1"
#380000
0"
#385000
b110 (
b110 #
b100011 '
1"
#390000
0"
#395000
b101 (
b101 #
b100100 '
1"
#400000
0"
#405000
b100 (
b100 #
b100101 '
1"
#410000
0"
#415000
b11 (
b11 #
b100110 '
1"
#420000
0"
#425000
b10 (
b10 #
b100111 '
1"
#430000
0"
#435000
b1 (
b1 #
b101000 '
1"
#440000
0"
#445000
1!
b0 (
b0 #
b101001 '
1"
#450000
0"
#455000
0!
b10100 (
b10100 #
b101010 '
1"
#460000
0"
#465000
b10011 (
b10011 #
b101011 '
1"
#470000
0"
#475000
b10010 (
b10010 #
b101100 '
1"
#480000
0"
#485000
b10001 (
b10001 #
b101101 '
1"
#490000
0"
#495000
b10000 (
b10000 #
b101110 '
1"
#500000
0"
#505000
b1111 (
b1111 #
b101111 '
1"
#510000
0"
#515000
b1110 (
b1110 #
b110000 '
1"
#520000
0"
#525000
b1101 (
b1101 #
b110001 '
1"
#530000
0"
#535000
b1100 (
b1100 #
b110010 '
1"
