Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  4 16:32:31 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_methodology -file ARITHMETIC_LOGIC_UNIT_wrapper_methodology_drc_routed.rpt -pb ARITHMETIC_LOGIC_UNIT_wrapper_methodology_drc_routed.pb -rpx ARITHMETIC_LOGIC_UNIT_wrapper_methodology_drc_routed.rpx
| Design       : ARITHMETIC_LOGIC_UNIT_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 30
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 21         |
| TIMING-20 | Warning  | Non-clocked latch             | 9          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_LD_0 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_LD_1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_SW[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_SW[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_SW[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_SW[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i_SW[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on i_SW[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on i_SW[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on i_SW[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on o_Anodes[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on o_Anodes[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on o_Anodes[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on o_Anodes[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on o_Cathodes[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on o_Cathodes[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on o_Cathodes[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on o_Cathodes[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on o_Cathodes[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on o_Cathodes[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on o_Cathodes[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Carry_reg cannot be properly analyzed as its control pin ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Carry_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[0] cannot be properly analyzed as its control pin ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[1] cannot be properly analyzed as its control pin ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[2] cannot be properly analyzed as its control pin ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[3] cannot be properly analyzed as its control pin ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[4] cannot be properly analyzed as its control pin ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[5] cannot be properly analyzed as its control pin ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[6] cannot be properly analyzed as its control pin ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[7] cannot be properly analyzed as its control pin ARITHMETIC_LOGIC_UNIT_i/ALU_0/inst/r_Out_reg[7]/G is not reached by a timing clock
Related violations: <none>


