static void T_1 F_1 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 , V_2 , V_3 , 0x68 ) ;\r\nif ( V_4 & ( 1 << 18 ) ) {\r\nF_3 ( V_5 L_1\r\nL_2 ) ;\r\nif ( ( V_4 & ( 1 << 17 ) ) == 0 ) {\r\nF_3 ( V_5 L_3\r\nL_4 ) ;\r\nF_3 ( V_5 L_5\r\nL_6 ) ;\r\nV_4 |= ( 1 << 17 ) ;\r\nF_4 ( V_1 , V_2 , V_3 , 0x68 , V_4 ) ;\r\n}\r\n}\r\n}\r\nstatic void T_1 F_5 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n#ifdef F_6\r\nif ( ( V_6 > V_7 || V_8 ) &&\r\n! V_9 ) {\r\nF_3 ( V_5\r\nL_7\r\nL_8 ) ;\r\nV_10 = 1 ;\r\n}\r\n#endif\r\n}\r\nstatic int T_1 F_7 ( struct V_11 * V_12 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_8 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n#ifdef F_9\r\n#ifdef F_10\r\nif ( V_1 )\r\nreturn;\r\nif ( V_13 )\r\nreturn;\r\nif ( F_11 ( V_14 , F_7 ) ) {\r\nV_15 = 1 ;\r\nF_3 ( V_5 L_9\r\nL_10\r\nL_11 ) ;\r\nF_3 ( V_5 L_12\r\nL_13 ) ;\r\n}\r\n#endif\r\n#endif\r\n}\r\nstatic T_2 T_1 F_12 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_16 ;\r\nT_3 V_17 ;\r\nV_17 = F_13 ( V_1 , V_2 , V_3 , 0xac ) ;\r\nV_17 &= ~ ( 1 << 5 ) ;\r\nF_14 ( V_1 , V_2 , V_3 , 0xac , V_17 ) ;\r\nV_16 = F_2 ( V_1 , V_2 , V_3 , 0x70 ) ;\r\nV_16 |= 1 << 8 ;\r\nF_4 ( V_1 , V_2 , V_3 , 0x70 , V_16 ) ;\r\nV_16 = F_2 ( V_1 , V_2 , V_3 , 0x8 ) ;\r\nV_16 &= 0xff ;\r\nreturn V_16 ;\r\n}\r\nstatic void T_1 F_15 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_16 ;\r\nT_3 V_17 ;\r\nif ( V_13 )\r\nreturn;\r\nV_16 = F_12 ( V_1 , V_2 , V_3 ) ;\r\nif ( V_16 < 0x82 )\r\nV_15 = 1 ;\r\nelse {\r\nF_16 ( 0x72 , 0xcd6 ) ; V_17 = F_17 ( 0xcd7 ) ;\r\nif ( ! ( V_17 & 0x2 ) )\r\nV_15 = 1 ;\r\n}\r\nif ( V_15 ) {\r\nF_3 ( V_5 L_14 , V_16 ) ;\r\nF_3 ( V_5 L_15 ) ;\r\nF_3 ( V_5 L_12\r\nL_13 ) ;\r\n}\r\n}\r\nstatic T_2 T_1 F_18 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_16 ;\r\nV_16 = F_2 ( V_1 , V_2 , V_3 , 0x8 ) ;\r\nV_16 &= 0xff ;\r\nreturn V_16 ;\r\n}\r\nstatic void T_1 F_19 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_16 , V_18 ;\r\nV_18 = F_18 ( V_1 , V_2 , V_3 ) ;\r\nif ( V_18 >= 0x40 )\r\nV_19 = 1 ;\r\nif ( V_18 >= 0x39 )\r\nreturn;\r\nif ( V_13 )\r\nreturn;\r\nV_16 = F_2 ( V_1 , V_2 , V_3 , 0x64 ) ;\r\nif ( ! ( V_16 & ( 1 << 14 ) ) )\r\nV_15 = 1 ;\r\nif ( V_15 ) {\r\nF_3 ( V_5 L_16 , V_18 ) ;\r\nF_3 ( V_5 L_15 ) ;\r\nF_3 ( V_5 L_12\r\nL_13 ) ;\r\n}\r\n}\r\nstatic void T_1 F_15 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n}\r\nstatic void T_1 F_19 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n}\r\nstatic void T_1 F_20 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_3 V_20 ;\r\nT_4 V_21 ;\r\nV_21 = F_21 ( V_1 , V_2 , V_3 , V_22 ) ;\r\nV_20 = F_13 ( V_1 , V_2 , V_3 , V_23 ) ;\r\nif ( V_20 <= 0x13 )\r\nF_22 () ;\r\nelse if ( V_21 == 0x3405 && V_20 == 0x22 )\r\nF_22 () ;\r\n}\r\nstatic T_5 T_1 F_23 ( void )\r\n{\r\nT_3 V_24 = F_13 ( 0 , 0 , 0 , V_25 ) ;\r\nif ( ! ( V_24 & V_26 ) )\r\nreturn 0 ;\r\nif ( V_24 & V_27 )\r\nreturn F_24 ( 1 ) ;\r\nelse\r\nreturn F_25 ( 512 ) ;\r\n}\r\nstatic T_5 T_1 F_26 ( void )\r\n{\r\nT_3 V_24 = F_13 ( 0 , 0 , 0 , V_28 ) ;\r\nT_3 V_29 = V_24 & V_30 ;\r\nif ( ! ( V_24 & V_26 ) )\r\nreturn 0 ;\r\nswitch ( V_29 ) {\r\ncase V_31 : return F_25 ( 512 ) ;\r\ncase V_32 : return F_24 ( 1 ) ;\r\ndefault:\r\nF_27 ( 1 , L_17 , V_24 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_5 T_1 F_28 ( void )\r\n{\r\nT_3 V_24 = F_13 ( 0 , 0 , 0 , V_33 ) ;\r\nif ( ! ( V_24 & V_26 ) )\r\nreturn 0 ;\r\nreturn F_24 ( 1 ) ;\r\n}\r\nstatic T_5 T_1 F_29 ( void )\r\n{\r\nreturn F_13 ( 0 , 0 , 0 , V_34 ) * F_24 ( 32 ) ;\r\n}\r\nstatic T_5 T_1 F_30 ( void )\r\n{\r\nreturn F_13 ( 0 , 0 , 1 , V_35 ) * F_24 ( 32 ) ;\r\n}\r\nstatic T_6 T_1 F_31 ( int V_1 , int V_2 , int V_3 ,\r\nT_5 V_36 )\r\n{\r\nreturn ( T_6 ) F_29 () - F_23 () - V_36 ;\r\n}\r\nstatic T_6 T_1 F_32 ( int V_1 , int V_2 , int V_3 ,\r\nT_5 V_36 )\r\n{\r\nreturn ( T_6 ) F_29 () - F_26 () - V_36 ;\r\n}\r\nstatic T_6 T_1 F_33 ( int V_1 , int V_2 , int V_3 ,\r\nT_5 V_36 )\r\n{\r\nreturn ( T_6 ) F_30 () - F_28 () - V_36 ;\r\n}\r\nstatic T_6 T_1 F_34 ( int V_1 , int V_2 , int V_3 ,\r\nT_5 V_36 )\r\n{\r\nT_4 V_37 = 0 ;\r\nV_37 = F_21 ( 0 , 0 , 0 , V_38 ) ;\r\nreturn ( T_6 ) ( V_37 << 16 ) + F_26 () ;\r\n}\r\nstatic T_6 T_1 F_35 ( int V_1 , int V_2 , int V_3 ,\r\nT_5 V_36 )\r\n{\r\nT_2 V_39 ;\r\nV_39 = F_2 ( V_1 , V_2 , V_3 , V_40 ) ;\r\nreturn ( T_6 ) V_39 & V_41 ;\r\n}\r\nstatic T_5 T_1 F_36 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_42 ;\r\nT_4 V_43 ;\r\nV_42 = F_21 ( 0 , 0 , 0 , V_44 ) ;\r\nV_43 = V_42 & V_45 ;\r\nswitch ( V_43 ) {\r\ncase V_46 : return F_25 ( 512 ) ;\r\ncase V_47 : return F_24 ( 1 ) ;\r\ncase V_48 : return F_24 ( 8 ) ;\r\ncase V_49 : return 0 ;\r\ndefault:\r\nF_27 ( 1 , L_18 , V_42 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_5 T_1 F_37 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_42 ;\r\nT_4 V_43 ;\r\nV_42 = F_21 ( 0 , 0 , 0 , V_44 ) ;\r\nV_43 = V_42 & V_50 ;\r\nswitch ( V_43 ) {\r\ncase V_51 : return F_24 ( 1 ) ;\r\ncase V_52 : return F_24 ( 4 ) ;\r\ncase V_53 : return F_24 ( 8 ) ;\r\ncase V_54 : return F_24 ( 16 ) ;\r\ncase V_55 : return F_24 ( 32 ) ;\r\ncase V_56 : return F_24 ( 48 ) ;\r\ncase V_57 : return F_24 ( 64 ) ;\r\ncase V_58 : return F_24 ( 128 ) ;\r\ncase V_59 : return F_24 ( 256 ) ;\r\ncase V_60 : return F_24 ( 96 ) ;\r\ncase V_61 : return F_24 ( 160 ) ;\r\ncase V_62 : return F_24 ( 224 ) ;\r\ncase V_63 : return F_24 ( 352 ) ;\r\ndefault:\r\nF_27 ( 1 , L_18 , V_42 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_5 T_1 F_38 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_42 ;\r\nT_4 V_43 ;\r\nV_42 = F_21 ( V_1 , V_2 , V_3 , V_64 ) ;\r\nV_43 = ( V_42 >> V_65 ) & V_66 ;\r\nreturn ( T_5 ) V_43 * F_24 ( 32 ) ;\r\n}\r\nstatic T_5 T_1 F_39 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_42 ;\r\nT_4 V_43 ;\r\nV_42 = F_21 ( V_1 , V_2 , V_3 , V_64 ) ;\r\nV_43 = ( V_42 >> V_67 ) & V_68 ;\r\nreturn ( T_5 ) V_43 * F_24 ( 32 ) ;\r\n}\r\nstatic T_5 T_1 F_40 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_42 ;\r\nT_4 V_43 ;\r\nV_42 = F_21 ( V_1 , V_2 , V_3 , V_64 ) ;\r\nV_43 = ( V_42 >> V_65 ) & V_66 ;\r\nif ( V_43 < 0x11 )\r\nreturn ( T_5 ) V_43 * F_24 ( 32 ) ;\r\nelse if ( V_43 < 0x17 )\r\nreturn ( T_5 ) ( V_43 - 0x11 + 2 ) * F_24 ( 4 ) ;\r\nelse\r\nreturn ( T_5 ) ( V_43 - 0x17 + 9 ) * F_24 ( 4 ) ;\r\n}\r\nstatic T_5 T_1 F_41 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_42 ;\r\nT_4 V_43 ;\r\nV_42 = F_21 ( V_1 , V_2 , V_3 , V_64 ) ;\r\nV_43 = ( V_42 >> V_67 ) & V_68 ;\r\nif ( V_43 < 0xf0 )\r\nreturn ( T_5 ) V_43 * F_24 ( 32 ) ;\r\nelse\r\nreturn ( T_5 ) ( V_43 - 0xf0 + 1 ) * F_24 ( 4 ) ;\r\n}\r\nstatic void T_1\r\nF_42 ( int V_1 , int V_2 , int V_3 ,\r\nconst struct V_69 * V_70 )\r\n{\r\nT_6 V_71 , V_72 ;\r\nT_5 V_73 ;\r\nV_73 = V_70 -> V_36 ( V_1 , V_2 , V_3 ) ;\r\nV_71 = V_70 -> V_74 ( V_1 , V_2 , V_3 , V_73 ) ;\r\nif ( ! V_73 || ! V_71 )\r\nreturn;\r\nV_72 = V_71 + V_73 - 1 ;\r\nF_3 ( V_5 L_19 ,\r\n& V_71 , & V_72 ) ;\r\nF_43 ( V_71 , V_73 , V_75 ) ;\r\nF_44 ( V_76 -> V_77 , F_45 ( V_76 -> V_77 ) , & V_76 -> V_78 ) ;\r\n}\r\nstatic void T_1 F_46 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nconst struct V_69 * V_70 ;\r\nT_4 V_21 ;\r\nint V_79 ;\r\nV_21 = F_21 ( V_1 , V_2 , V_3 , V_22 ) ;\r\nfor ( V_79 = 0 ; V_79 < F_45 ( V_80 ) ; V_79 ++ ) {\r\nT_7 V_81 = V_80 [ V_79 ] . V_81 ;\r\nif ( V_80 [ V_79 ] . V_21 != V_21 )\r\ncontinue;\r\nV_70 = ( F_47 ( V_70 ) ) V_81 ;\r\nF_42 ( V_1 , V_2 , V_3 , V_70 ) ;\r\nreturn;\r\n}\r\n}\r\nstatic void T_1 F_48 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n#ifdef F_49\r\nV_82 = true ;\r\nF_50 ( L_20 ) ;\r\n#endif\r\n}\r\nstatic void T_1 F_51 ( int V_83 , int V_2 , int V_3 )\r\n{\r\nvoid T_8 * V_84 ;\r\nT_4 V_85 ;\r\nT_9 V_86 ;\r\nint V_79 ;\r\nif ( ! F_52 ( V_87 , L_21 ) )\r\nreturn;\r\nV_85 = F_21 ( V_83 , V_2 , V_3 , V_88 + V_89 ) ;\r\nif ( ( V_85 & V_90 ) != V_91 ) {\r\nV_85 &= ~ V_90 ;\r\nF_53 ( V_83 , V_2 , V_3 , V_88 + V_89 , V_85 ) ;\r\nF_54 ( 10 ) ;\r\nV_85 = F_21 ( V_83 , V_2 , V_3 , V_88 + V_89 ) ;\r\nif ( ( V_85 & V_90 ) != V_91 ) {\r\nF_55 ( L_22 ) ;\r\nreturn;\r\n}\r\n}\r\nV_86 = F_2 ( V_83 , V_2 , V_3 , V_92 ) ;\r\nV_86 |= ( T_9 ) F_2 ( V_83 , V_2 , V_3 , V_93 ) << 32 ;\r\nV_86 &= V_94 ;\r\nV_84 = F_56 ( V_86 , V_95 ) ;\r\nif ( ! V_84 ) {\r\nF_55 ( L_23 ) ;\r\nreturn;\r\n}\r\nF_50 ( L_24 ) ;\r\nfor ( V_79 = 0 ; F_57 ( V_96 ) && V_79 < 30 ; V_79 ++ )\r\nF_58 ( 10 ) ;\r\nF_59 ( V_97 , V_98 ) ;\r\nF_57 ( V_97 ) ;\r\nF_58 ( 1 ) ;\r\nF_59 ( V_97 , 0 ) ;\r\nF_57 ( V_97 ) ;\r\nF_58 ( 10 ) ;\r\nF_60 ( V_84 , V_95 ) ;\r\n}\r\nstatic int T_1 F_61 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_99 ;\r\nT_4 V_100 ;\r\nT_4 V_21 ;\r\nT_3 type ;\r\nT_3 V_101 ;\r\nint V_79 ;\r\nV_99 = F_21 ( V_1 , V_2 , V_3 , V_102 ) ;\r\nif ( V_99 == 0xffff )\r\nreturn - 1 ;\r\nV_100 = F_21 ( V_1 , V_2 , V_3 , V_103 ) ;\r\nV_21 = F_21 ( V_1 , V_2 , V_3 , V_22 ) ;\r\nfor ( V_79 = 0 ; V_104 [ V_79 ] . V_105 != NULL ; V_79 ++ ) {\r\nif ( ( ( V_104 [ V_79 ] . V_100 == V_106 ) ||\r\n( V_104 [ V_79 ] . V_100 == V_100 ) ) &&\r\n( ( V_104 [ V_79 ] . V_21 == V_106 ) ||\r\n( V_104 [ V_79 ] . V_21 == V_21 ) ) &&\r\n( ! ( ( V_104 [ V_79 ] . V_99 ^ V_99 ) &\r\nV_104 [ V_79 ] . V_107 ) ) ) {\r\nif ( ( V_104 [ V_79 ] . V_108 &\r\nV_109 ) != V_109 )\r\nV_104 [ V_79 ] . V_105 ( V_1 , V_2 , V_3 ) ;\r\nV_104 [ V_79 ] . V_108 |= V_110 ;\r\n}\r\n}\r\ntype = F_13 ( V_1 , V_2 , V_3 ,\r\nV_111 ) ;\r\nif ( ( type & 0x7f ) == V_112 ) {\r\nV_101 = F_13 ( V_1 , V_2 , V_3 , V_113 ) ;\r\nif ( V_101 > V_1 )\r\nF_62 ( V_101 ) ;\r\n}\r\nif ( ! ( type & 0x80 ) )\r\nreturn - 1 ;\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_62 ( int V_83 )\r\n{\r\nint V_2 , V_3 ;\r\nfor ( V_2 = 0 ; V_2 < 32 ; V_2 ++ )\r\nfor ( V_3 = 0 ; V_3 < 8 ; V_3 ++ ) {\r\nif ( F_61 ( V_83 , V_2 , V_3 ) )\r\nbreak;\r\n}\r\n}\r\nvoid T_1 F_63 ( void )\r\n{\r\nif ( ! F_64 () )\r\nreturn;\r\nF_62 ( 0 ) ;\r\n}
