#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Oct 18 12:46:17 2022
# Process ID: 30548
# Current directory: /home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.runs/system_acquire_top_0_2_synth_1
# Command line: vivado -log system_acquire_top_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_acquire_top_0_2.tcl
# Log file: /home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.runs/system_acquire_top_0_2_synth_1/system_acquire_top_0_2.vds
# Journal file: /home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.runs/system_acquire_top_0_2_synth_1/vivado.jou
#-----------------------------------------------------------
source system_acquire_top_0_2.tcl -notrace
Command: synth_design -top system_acquire_top_0_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_acquire_top_0_2' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30639
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.711 ; gain = 0.000 ; free physical = 987 ; free virtual = 4877
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_acquire_top_0_2' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_acquire_top_0_2/synth/system_acquire_top_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'acquire_top' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/acquire_top.v:23]
	Parameter S_AXI_REG_ADDR_BITS bound to: 12 - type: integer 
	Parameter M_AXI_CNT_ADDR_BITS bound to: 32 - type: integer 
	Parameter M_AXI_CNT_DATA_BITS bound to: 64 - type: integer 
	Parameter ADC_DATA_BITS bound to: 14 - type: integer 
	Parameter COUNTER_BITS bound to: 16 - type: integer 
	Parameter DEC_FACTOR_ADDR bound to: 8'b00000000 
	Parameter START_ACQ_ADDR bound to: 8'b00000100 
	Parameter DEST_ADDR bound to: 8'b00001000 
	Parameter BUFF_SIZE_ADDR bound to: 8'b00010010 
INFO: [Synth 8-6157] synthesizing module 'oscilloscope' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/oscilloscope.sv:23]
	Parameter ADC_DATA_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oscilloscope' (1#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/oscilloscope.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/counter.sv:23]
	Parameter COUNTER_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'axi_s2mm' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/axi_s2mm.sv:23]
	Parameter M_AXI_CNT_ADDR_BITS bound to: 32 - type: integer 
	Parameter M_AXI_CNT_DATA_BITS bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_s2mm' (3#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/axi_s2mm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'acquire_top' (4#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/new/acquire_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_acquire_top_0_2' (5#1) [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_acquire_top_0_2/synth/system_acquire_top_0_2.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2089.711 ; gain = 0.000 ; free physical = 1075 ; free virtual = 4965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2089.711 ; gain = 0.000 ; free physical = 1075 ; free virtual = 4965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2089.711 ; gain = 0.000 ; free physical = 1075 ; free virtual = 4965
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.711 ; gain = 0.000 ; free physical = 1075 ; free virtual = 4965
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.750 ; gain = 0.000 ; free physical = 996 ; free virtual = 4887
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2119.750 ; gain = 0.000 ; free physical = 996 ; free virtual = 4886
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 1032 ; free virtual = 4924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 1032 ; free virtual = 4924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 1032 ; free virtual = 4924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 1033 ; free virtual = 4926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 1007 ; free virtual = 4902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 870 ; free virtual = 4766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 870 ; free virtual = 4766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 865 ; free virtual = 4761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 855 ; free virtual = 4751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 855 ; free virtual = 4751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 855 ; free virtual = 4751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 855 ; free virtual = 4751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 855 ; free virtual = 4751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 855 ; free virtual = 4751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |     2|
|4     |LUT3   |     4|
|5     |LUT4   |     1|
|6     |LUT5   |     2|
|7     |LUT6   |     8|
|8     |FDCE   |     1|
|9     |FDRE   |    34|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2119.750 ; gain = 30.039 ; free physical = 855 ; free virtual = 4751
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2119.750 ; gain = 0.000 ; free physical = 918 ; free virtual = 4815
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2119.758 ; gain = 30.039 ; free physical = 918 ; free virtual = 4815
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.758 ; gain = 0.000 ; free physical = 983 ; free virtual = 4879
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.758 ; gain = 0.000 ; free physical = 931 ; free virtual = 4827
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2119.758 ; gain = 30.047 ; free physical = 1058 ; free virtual = 4954
INFO: [Common 17-1381] The checkpoint '/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.runs/system_acquire_top_0_2_synth_1/system_acquire_top_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.runs/system_acquire_top_0_2_synth_1/system_acquire_top_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_acquire_top_0_2_utilization_synth.rpt -pb system_acquire_top_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 18 12:46:58 2022...
