# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../06_CNN_IP_core_z20.srcs/sources_1/imports/new/ReLu.v" \
"../../../../06_CNN_IP_core_z20.srcs/sources_1/imports/new/accQuant.v" \
"../../../../06_CNN_IP_core_z20.srcs/sources_1/imports/new/clock_divider.v" \
"../../../../06_CNN_IP_core_z20.srcs/sources_1/imports/new/clock_divider_dens.v" \
"../../../../06_CNN_IP_core_z20.srcs/sources_1/imports/new/controlMemoryAddressImg.v" \
"../../../../06_CNN_IP_core_z20.srcs/sources_1/imports/new/convolution.v" \
"../../../../06_CNN_IP_core_z20.srcs/sources_1/imports/new/counterPositionRstlConv.v" \
"../../../../06_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_filter_1.v" \
"../../../../06_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_filter_2.v" \
"../../../../06_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_filter_3.v" \
"../../../../06_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_image.v" \
"../../../../06_CNN_IP_core_z20.srcs/sources_1/imports/new/memory_rstl_conv_1.v" \
"../../../../06_CNN_IP_core_z20.srcs/sources_1/imports/new/quantization.v" \
"../../../../06_CNN_IP_core_z20.srcs/sim_1/imports/new/accQuant_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
