$date
	Sun Sep 29 11:09:04 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$scope module u_counter $end
$var wire 1 ! clk_100m $end
$var wire 1 " xreset $end
$var reg 4 # count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
1!
$end
#5000
0!
1"
#10000
b1 #
1!
#15000
0!
#20000
b10 #
1!
#25000
0!
#30000
b11 #
1!
#35000
0!
#40000
b100 #
1!
#45000
0!
#50000
b101 #
1!
#55000
0!
#60000
b110 #
1!
#65000
0!
#70000
b111 #
1!
#75000
0!
#80000
b1000 #
1!
#85000
0!
#90000
b1001 #
1!
#95000
0!
#100000
b1010 #
1!
