Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 14:47:12 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/square20/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  400         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (400)
5. checking no_input_delay (20)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 400 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[18]/C
src0_reg[19]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[18]/C
src10_reg[19]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[18]/C
src11_reg[19]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[18]/C
src12_reg[19]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[18]/C
src13_reg[19]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[18]/C
src14_reg[19]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[18]/C
src15_reg[19]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[18]/C
src16_reg[19]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[18]/C
src17_reg[19]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[19]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[18]/C
src1_reg[19]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[18]/C
src2_reg[19]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[18]/C
src3_reg[19]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[18]/C
src4_reg[19]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[18]/C
src5_reg[19]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[18]/C
src6_reg[19]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[18]/C
src7_reg[19]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[18]/C
src8_reg[19]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[18]/C
src9_reg[19]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (400)
--------------------------------------------------
 There are 400 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[18]/D
src0_reg[19]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[18]/D
src10_reg[19]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[18]/D
src11_reg[19]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[18]/D
src12_reg[19]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[18]/D
src13_reg[19]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[18]/D
src14_reg[19]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[18]/D
src15_reg[19]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[18]/D
src16_reg[19]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[18]/D
src17_reg[19]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[19]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[18]/D
src1_reg[19]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[18]/D
src2_reg[19]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[18]/D
src3_reg[19]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[18]/D
src4_reg[19]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[18]/D
src5_reg[19]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[18]/D
src6_reg[19]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[18]/D
src7_reg[19]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[18]/D
src8_reg[19]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[18]/D
src9_reg[19]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  426          inf        0.000                      0                  426           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           426 Endpoints
Min Delay           426 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src10_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.281ns  (logic 5.290ns (51.456%)  route 4.991ns (48.544%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE                         0.000     0.000 r  src10_reg[18]/C
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src10_reg[18]/Q
                         net (fo=5, routed)           0.736     1.077    compressor/comp/gpc18/lut6_2_inst0/I0
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/lut6_2_inst0/LUT6/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.097     1.174 r  compressor/comp/gpc18/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.174    compressor/comp/gpc18/lut6_2_inst0_n_1
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/carry4_inst0/S[0]
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.477 r  compressor/comp/gpc18/carry4_inst0/O[1]
                         net (fo=4, routed)           0.938     2.416    compressor/comp/gpc77/lut6_2_inst1/I2
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/lut6_2_inst1/LUT6/I2
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.225     2.641 r  compressor/comp/gpc77/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.641    compressor/comp/gpc77/lut6_2_inst1_n_1
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/carry4_inst0/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     2.810 r  compressor/comp/gpc77/carry4_inst0/O[1]
                         net (fo=6, routed)           1.286     4.095    compressor/comp/gpc96/lut6_2_inst1/I1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/lut6_2_inst1/LUT6/I1
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.225     4.320 r  compressor/comp/gpc96/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc96/lut6_2_inst1_n_1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/carry4_inst0/S[1]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.801 r  compressor/comp/gpc96/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     5.491    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene14_0[2]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/I1
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.222     5.713 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.713    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[13]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/S[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.125 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.125    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.214 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.214    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[19]
    SLICE_X4Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst5/CI
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.303 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.303    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[23]
    SLICE_X4Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst6/CI
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.490 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst6/CO[0]
                         net (fo=1, routed)           1.341     7.831    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.450    10.281 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.281    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.275ns  (logic 5.120ns (49.827%)  route 5.155ns (50.173%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE                         0.000     0.000 r  src10_reg[18]/C
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src10_reg[18]/Q
                         net (fo=5, routed)           0.736     1.077    compressor/comp/gpc18/lut6_2_inst0/I0
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/lut6_2_inst0/LUT6/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.097     1.174 r  compressor/comp/gpc18/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.174    compressor/comp/gpc18/lut6_2_inst0_n_1
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/carry4_inst0/S[0]
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.477 r  compressor/comp/gpc18/carry4_inst0/O[1]
                         net (fo=4, routed)           0.938     2.416    compressor/comp/gpc77/lut6_2_inst1/I2
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/lut6_2_inst1/LUT6/I2
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.225     2.641 r  compressor/comp/gpc77/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.641    compressor/comp/gpc77/lut6_2_inst1_n_1
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/carry4_inst0/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     2.810 r  compressor/comp/gpc77/carry4_inst0/O[1]
                         net (fo=6, routed)           1.286     4.095    compressor/comp/gpc96/lut6_2_inst1/I1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/lut6_2_inst1/LUT6/I1
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.225     4.320 r  compressor/comp/gpc96/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc96/lut6_2_inst1_n_1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/carry4_inst0/S[1]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.801 r  compressor/comp/gpc96/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     5.491    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene14_0[2]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/I1
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.222     5.713 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.713    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[13]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/S[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.125 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.125    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.355 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/O[1]
                         net (fo=1, routed)           1.506     7.860    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    10.275 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.275    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.266ns  (logic 5.202ns (50.665%)  route 5.065ns (49.335%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src1_reg[5]/Q
                         net (fo=5, routed)           1.060     1.421    compressor/comp/gpc3/lut6_2_inst0/I0
    SLICE_X3Y61                                                       r  compressor/comp/gpc3/lut6_2_inst0/LUT6/I0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.202     1.623 r  compressor/comp/gpc3/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.623    compressor/comp/gpc3/lut6_2_inst0_n_1
    SLICE_X3Y61                                                       r  compressor/comp/gpc3/carry4_inst0/S[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.075 r  compressor/comp/gpc3/carry4_inst0/O[3]
                         net (fo=4, routed)           0.824     2.899    compressor/comp/gpc69/lut6_2_inst2/I1
    SLICE_X3Y63                                                       r  compressor/comp/gpc69/lut6_2_inst2/LUT6/I1
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.234     3.133 r  compressor/comp/gpc69/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.133    compressor/comp/gpc69/lut6_2_inst2_n_1
    SLICE_X3Y63                                                       r  compressor/comp/gpc69/carry4_inst0/S[2]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.434 r  compressor/comp/gpc69/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.951     4.386    compressor/comp/gpc94/src1[4]
    SLICE_X5Y65                                                       r  compressor/comp/gpc94/lut5_gene2/I4
    SLICE_X5Y65          LUT5 (Prop_lut5_I4_O)        0.103     4.489 r  compressor/comp/gpc94/lut5_gene2/O
                         net (fo=1, routed)           0.000     4.489    compressor/comp/gpc94/lut5_gene2_n_0
    SLICE_X5Y65                                                       r  compressor/comp/gpc94/carry4_inst0/DI[2]
    SLICE_X5Y65          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     4.780 r  compressor/comp/gpc94/carry4_inst0/O[3]
                         net (fo=2, routed)           0.605     5.384    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene9_0[3]
    SLICE_X4Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop8/I1
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.234     5.618 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop8/O
                         net (fo=1, routed)           0.000     5.618    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[8]
    SLICE_X4Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/S[0]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.013 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.013    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[11]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CI
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.243 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/O[1]
                         net (fo=1, routed)           1.625     7.868    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399    10.266 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.266    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.240ns  (logic 5.084ns (49.643%)  route 5.157ns (50.357%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE                         0.000     0.000 r  src10_reg[18]/C
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src10_reg[18]/Q
                         net (fo=5, routed)           0.736     1.077    compressor/comp/gpc18/lut6_2_inst0/I0
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/lut6_2_inst0/LUT6/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.097     1.174 r  compressor/comp/gpc18/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.174    compressor/comp/gpc18/lut6_2_inst0_n_1
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/carry4_inst0/S[0]
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.477 r  compressor/comp/gpc18/carry4_inst0/O[1]
                         net (fo=4, routed)           0.938     2.416    compressor/comp/gpc77/lut6_2_inst1/I2
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/lut6_2_inst1/LUT6/I2
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.225     2.641 r  compressor/comp/gpc77/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.641    compressor/comp/gpc77/lut6_2_inst1_n_1
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/carry4_inst0/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     2.810 r  compressor/comp/gpc77/carry4_inst0/O[1]
                         net (fo=6, routed)           1.286     4.095    compressor/comp/gpc96/lut6_2_inst1/I1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/lut6_2_inst1/LUT6/I1
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.225     4.320 r  compressor/comp/gpc96/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc96/lut6_2_inst1_n_1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/carry4_inst0/S[1]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.801 r  compressor/comp/gpc96/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     5.491    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene14_0[2]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/I1
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.222     5.713 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.713    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[13]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/S[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.125 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.125    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.306 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/O[2]
                         net (fo=1, routed)           1.507     7.813    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428    10.240 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.240    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.209ns  (logic 5.056ns (49.529%)  route 5.152ns (50.471%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE                         0.000     0.000 r  src10_reg[18]/C
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src10_reg[18]/Q
                         net (fo=5, routed)           0.736     1.077    compressor/comp/gpc18/lut6_2_inst0/I0
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/lut6_2_inst0/LUT6/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.097     1.174 r  compressor/comp/gpc18/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.174    compressor/comp/gpc18/lut6_2_inst0_n_1
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/carry4_inst0/S[0]
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.477 r  compressor/comp/gpc18/carry4_inst0/O[1]
                         net (fo=4, routed)           0.938     2.416    compressor/comp/gpc77/lut6_2_inst1/I2
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/lut6_2_inst1/LUT6/I2
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.225     2.641 r  compressor/comp/gpc77/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.641    compressor/comp/gpc77/lut6_2_inst1_n_1
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/carry4_inst0/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     2.810 r  compressor/comp/gpc77/carry4_inst0/O[1]
                         net (fo=6, routed)           1.286     4.095    compressor/comp/gpc96/lut6_2_inst1/I1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/lut6_2_inst1/LUT6/I1
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.225     4.320 r  compressor/comp/gpc96/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc96/lut6_2_inst1_n_1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/carry4_inst0/S[1]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.801 r  compressor/comp/gpc96/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     5.491    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene14_0[2]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/I1
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.222     5.713 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.713    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[13]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/S[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.125 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.125    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.284 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/O[0]
                         net (fo=1, routed)           1.503     7.786    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    10.209 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.209    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.207ns  (logic 5.206ns (51.008%)  route 5.001ns (48.992%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE                         0.000     0.000 r  src10_reg[18]/C
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src10_reg[18]/Q
                         net (fo=5, routed)           0.736     1.077    compressor/comp/gpc18/lut6_2_inst0/I0
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/lut6_2_inst0/LUT6/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.097     1.174 r  compressor/comp/gpc18/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.174    compressor/comp/gpc18/lut6_2_inst0_n_1
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/carry4_inst0/S[0]
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.477 r  compressor/comp/gpc18/carry4_inst0/O[1]
                         net (fo=4, routed)           0.938     2.416    compressor/comp/gpc77/lut6_2_inst1/I2
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/lut6_2_inst1/LUT6/I2
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.225     2.641 r  compressor/comp/gpc77/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.641    compressor/comp/gpc77/lut6_2_inst1_n_1
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/carry4_inst0/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     2.810 r  compressor/comp/gpc77/carry4_inst0/O[1]
                         net (fo=6, routed)           1.286     4.095    compressor/comp/gpc96/lut6_2_inst1/I1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/lut6_2_inst1/LUT6/I1
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.225     4.320 r  compressor/comp/gpc96/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc96/lut6_2_inst1_n_1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/carry4_inst0/S[1]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.801 r  compressor/comp/gpc96/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     5.491    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene14_0[2]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/I1
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.222     5.713 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.713    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[13]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/S[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.125 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.125    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.214 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.214    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[19]
    SLICE_X4Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst5/CI
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.448 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst5/O[3]
                         net (fo=1, routed)           1.351     7.799    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.408    10.207 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.207    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.206ns  (logic 5.194ns (50.890%)  route 5.012ns (49.110%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE                         0.000     0.000 r  src10_reg[18]/C
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src10_reg[18]/Q
                         net (fo=5, routed)           0.736     1.077    compressor/comp/gpc18/lut6_2_inst0/I0
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/lut6_2_inst0/LUT6/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.097     1.174 r  compressor/comp/gpc18/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.174    compressor/comp/gpc18/lut6_2_inst0_n_1
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/carry4_inst0/S[0]
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.477 r  compressor/comp/gpc18/carry4_inst0/O[1]
                         net (fo=4, routed)           0.938     2.416    compressor/comp/gpc77/lut6_2_inst1/I2
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/lut6_2_inst1/LUT6/I2
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.225     2.641 r  compressor/comp/gpc77/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.641    compressor/comp/gpc77/lut6_2_inst1_n_1
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/carry4_inst0/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     2.810 r  compressor/comp/gpc77/carry4_inst0/O[1]
                         net (fo=6, routed)           1.286     4.095    compressor/comp/gpc96/lut6_2_inst1/I1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/lut6_2_inst1/LUT6/I1
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.225     4.320 r  compressor/comp/gpc96/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc96/lut6_2_inst1_n_1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/carry4_inst0/S[1]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.801 r  compressor/comp/gpc96/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     5.491    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene14_0[2]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/I1
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.222     5.713 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.713    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[13]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/S[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.125 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.125    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.214 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.214    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[19]
    SLICE_X4Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst5/CI
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.444 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst5/O[1]
                         net (fo=1, routed)           1.362     7.806    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400    10.206 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.206    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.191ns  (logic 5.229ns (51.315%)  route 4.961ns (48.685%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src1_reg[5]/Q
                         net (fo=5, routed)           1.060     1.421    compressor/comp/gpc3/lut6_2_inst0/I0
    SLICE_X3Y61                                                       r  compressor/comp/gpc3/lut6_2_inst0/LUT6/I0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.202     1.623 r  compressor/comp/gpc3/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.623    compressor/comp/gpc3/lut6_2_inst0_n_1
    SLICE_X3Y61                                                       r  compressor/comp/gpc3/carry4_inst0/S[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.075 r  compressor/comp/gpc3/carry4_inst0/O[3]
                         net (fo=4, routed)           0.824     2.899    compressor/comp/gpc69/lut6_2_inst2/I1
    SLICE_X3Y63                                                       r  compressor/comp/gpc69/lut6_2_inst2/LUT6/I1
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.234     3.133 r  compressor/comp/gpc69/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.133    compressor/comp/gpc69/lut6_2_inst2_n_1
    SLICE_X3Y63                                                       r  compressor/comp/gpc69/carry4_inst0/S[2]
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.434 r  compressor/comp/gpc69/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.951     4.386    compressor/comp/gpc94/src1[4]
    SLICE_X5Y65                                                       r  compressor/comp/gpc94/lut5_gene2/I4
    SLICE_X5Y65          LUT5 (Prop_lut5_I4_O)        0.103     4.489 r  compressor/comp/gpc94/lut5_gene2/O
                         net (fo=1, routed)           0.000     4.489    compressor/comp/gpc94/lut5_gene2_n_0
    SLICE_X5Y65                                                       r  compressor/comp/gpc94/carry4_inst0/DI[2]
    SLICE_X5Y65          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     4.780 r  compressor/comp/gpc94/carry4_inst0/O[3]
                         net (fo=2, routed)           0.605     5.384    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene9_0[3]
    SLICE_X4Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop8/I1
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.234     5.618 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop8/O
                         net (fo=1, routed)           0.000     5.618    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[8]
    SLICE_X4Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/S[0]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.013 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.013    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[11]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CI
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.247 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/O[3]
                         net (fo=1, routed)           1.521     7.768    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422    10.191 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.191    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.149ns  (logic 4.915ns (48.427%)  route 5.234ns (51.573%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src1_reg[5]/Q
                         net (fo=5, routed)           1.060     1.421    compressor/comp/gpc3/lut6_2_inst0/I0
    SLICE_X3Y61                                                       r  compressor/comp/gpc3/lut6_2_inst0/LUT6/I0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.202     1.623 r  compressor/comp/gpc3/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.623    compressor/comp/gpc3/lut6_2_inst0_n_1
    SLICE_X3Y61                                                       r  compressor/comp/gpc3/carry4_inst0/S[0]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     2.030 r  compressor/comp/gpc3/carry4_inst0/O[2]
                         net (fo=2, routed)           0.641     2.671    compressor/comp/gpc71/src0[2]
    SLICE_X3Y64                                                       r  compressor/comp/gpc71/lut2_prop0/I1
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.230     2.901 r  compressor/comp/gpc71/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.901    compressor/comp/gpc71/lut2_prop0_n_0
    SLICE_X3Y64                                                       r  compressor/comp/gpc71/carry4_inst0/S[0]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.088 r  compressor/comp/gpc71/carry4_inst0/O[0]
                         net (fo=6, routed)           0.839     3.927    compressor/comp/gpc93/lut6_2_inst2/I0
    SLICE_X4Y63                                                       r  compressor/comp/gpc93/lut6_2_inst2/LUT6/I0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.224     4.151 r  compressor/comp/gpc93/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.151    compressor/comp/gpc93/lut6_2_inst2_n_1
    SLICE_X4Y63                                                       r  compressor/comp/gpc93/carry4_inst0/S[2]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.452 r  compressor/comp/gpc93/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.028     5.481    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene6_0[1]
    SLICE_X4Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop6/I1
    SLICE_X4Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.578 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop6/O
                         net (fo=1, routed)           0.000     5.578    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[6]
    SLICE_X4Y66                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/S[2]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.879 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.879    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[7]
    SLICE_X4Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/CI
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.060 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst2/O[2]
                         net (fo=1, routed)           1.665     7.725    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424    10.149 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.149    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.142ns  (logic 5.127ns (50.551%)  route 5.015ns (49.449%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE                         0.000     0.000 r  src10_reg[18]/C
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src10_reg[18]/Q
                         net (fo=5, routed)           0.736     1.077    compressor/comp/gpc18/lut6_2_inst0/I0
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/lut6_2_inst0/LUT6/I0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.097     1.174 r  compressor/comp/gpc18/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.174    compressor/comp/gpc18/lut6_2_inst0_n_1
    SLICE_X5Y70                                                       r  compressor/comp/gpc18/carry4_inst0/S[0]
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.477 r  compressor/comp/gpc18/carry4_inst0/O[1]
                         net (fo=4, routed)           0.938     2.416    compressor/comp/gpc77/lut6_2_inst1/I2
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/lut6_2_inst1/LUT6/I2
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.225     2.641 r  compressor/comp/gpc77/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.641    compressor/comp/gpc77/lut6_2_inst1_n_1
    SLICE_X3Y69                                                       r  compressor/comp/gpc77/carry4_inst0/S[1]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     2.810 r  compressor/comp/gpc77/carry4_inst0/O[1]
                         net (fo=6, routed)           1.286     4.095    compressor/comp/gpc96/lut6_2_inst1/I1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/lut6_2_inst1/LUT6/I1
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.225     4.320 r  compressor/comp/gpc96/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc96/lut6_2_inst1_n_1
    SLICE_X6Y68                                                       r  compressor/comp/gpc96/carry4_inst0/S[1]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.801 r  compressor/comp/gpc96/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     5.491    compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_gene14_0[2]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/I1
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.222     5.713 r  compressor/ra/ra/rowadder_0/cascade_fa_25/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.713    compressor/ra/ra/rowadder_0/cascade_fa_25/prop[13]
    SLICE_X4Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/S[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.125 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.125    compressor/ra/ra/rowadder_0/cascade_fa_25/carryout[15]
    SLICE_X4Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/CI
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.359 r  compressor/ra/ra/rowadder_0/cascade_fa_25/carry4_inst4/O[3]
                         net (fo=1, routed)           1.366     7.724    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418    10.142 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.142    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.870%)  route 0.063ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  src6_reg[9]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src6[9]
    SLICE_X9Y65          FDRE                                         r  src6_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.739%)  route 0.064ns (33.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE                         0.000     0.000 r  src19_reg[9]/C
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[9]/Q
                         net (fo=5, routed)           0.064     0.192    src19[9]
    SLICE_X9Y74          FDRE                                         r  src19_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.222%)  route 0.068ns (34.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE                         0.000     0.000 r  src17_reg[1]/C
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[1]/Q
                         net (fo=3, routed)           0.068     0.196    src17[1]
    SLICE_X5Y77          FDRE                                         r  src17_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.700%)  route 0.073ns (36.300%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE                         0.000     0.000 r  src5_reg[9]/C
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[9]/Q
                         net (fo=5, routed)           0.073     0.201    src5[9]
    SLICE_X7Y63          FDRE                                         r  src5_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.148ns (69.863%)  route 0.064ns (30.137%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE                         0.000     0.000 r  src2_reg[9]/C
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src2_reg[9]/Q
                         net (fo=5, routed)           0.064     0.212    src2[9]
    SLICE_X2Y60          FDRE                                         r  src2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.508%)  route 0.111ns (46.492%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  src14_reg[3]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[3]/Q
                         net (fo=5, routed)           0.111     0.239    src14[3]
    SLICE_X1Y71          FDRE                                         r  src14_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.361%)  route 0.112ns (46.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  src16_reg[6]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[6]/Q
                         net (fo=5, routed)           0.112     0.240    src16[6]
    SLICE_X6Y78          FDRE                                         r  src16_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.056%)  route 0.113ns (46.944%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  src15_reg[2]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[2]/Q
                         net (fo=5, routed)           0.113     0.241    src15[2]
    SLICE_X2Y73          FDRE                                         r  src15_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.568%)  route 0.120ns (48.432%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  src8_reg[4]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[4]/Q
                         net (fo=5, routed)           0.120     0.248    src8[4]
    SLICE_X9Y66          FDRE                                         r  src8_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.431%)  route 0.121ns (48.569%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE                         0.000     0.000 r  src5_reg[11]/C
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[11]/Q
                         net (fo=2, routed)           0.121     0.249    src5[11]
    SLICE_X6Y64          FDRE                                         r  src5_reg[12]/D
  -------------------------------------------------------------------    -------------------





