 
****************************************
Report : area
Design : pe_tile_new_unq1
Version: L-2016.03-SP5-5
Date   : Mon Jan 18 14:39:09 2021
****************************************

Library(s) Used:

    tcbn40ulpbwp40_c170815tt1p1v25c (File: /home/akashl/hybrid-rram-nems-cgra/default_pe_tile/build/8-synopsys-dc-synthesis/inputs/adk/stdcells.db)

Number of ports:                         3676
Number of nets:                          8704
Number of cells:                         5619
Number of combinational cells:           4487
Number of sequential cells:              1071
Number of macros/black boxes:               0
Number of buf/inv:                        390
Number of references:                      35

Combinational area:               5742.525647
Buf/Inv area:                      215.560807
Noncombinational area:            3908.847550
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  9651.373197
Total area:                 undefined

Core Area:                     19443
Aspect Ratio:                 1.0060
Utilization Ratio:            0.4964


The above information was reported from the logical library. The following are from the physical library:

  Total moveable cell area: 9651.4
  Total fixed cell area: 0.0
  Total physical cell area: 9651.4
 Core area: 0.000, 0.000, 139.020, 139.860

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  --------------------------------------------------
pe_tile_new_unq1                  9651.3732    100.0   328.8096     5.9976  0.0000  pe_tile_new_unq1
cb_bit0                            220.1472      2.3    58.0356   158.0544  0.0000  cb_unq2_3
cb_bit0/clk_gate_config_cb_reg       4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq2_0_3
cb_bit1                            219.9708      2.3    57.8592   158.0544  0.0000  cb_unq2_2
cb_bit1/clk_gate_config_cb_reg       4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq2_0_2
cb_bit2                            219.9708      2.3    57.8592   158.0544  0.0000  cb_unq2_1
cb_bit2/clk_gate_config_cb_reg       4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq2_0_1
cb_cg_en                           219.4416      2.3    57.3300   158.0544  0.0000  cb_unq2_0
cb_cg_en/clk_gate_config_cb_reg      4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq2_0_0
cb_data0                           351.2124      3.6   189.1008   158.0544  0.0000  cb_unq1_1
cb_data0/clk_gate_config_cb_reg      4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq1_0_1
cb_data1                           349.9776      3.6   187.8660   158.0544  0.0000  cb_unq1_0
cb_data1/clk_gate_config_cb_reg      4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq1_0_0
sb_1b                              865.0656      9.0   276.4188   576.4752  0.0000  sb_unq2
sb_1b/clk_gate_config_sb_reg         4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq2_0
sb_1b/clk_gate_config_sb_reg_0       4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq2_2
sb_1b/clk_gate_config_ungate_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq2_1
sb_wide                           4006.9260     41.5  2141.1432  1772.4672  0.0000  sb_unq1
sb_wide/clk_gate_config_sb_reg       4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_0
sb_wide/clk_gate_config_sb_reg_0     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_22
sb_wide/clk_gate_config_ungate_reg    4.0572     0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_21
sb_wide/clk_gate_out_0_0_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_20
sb_wide/clk_gate_out_0_1_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_19
sb_wide/clk_gate_out_0_2_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_18
sb_wide/clk_gate_out_0_3_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_17
sb_wide/clk_gate_out_0_4_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_16
sb_wide/clk_gate_out_1_0_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_15
sb_wide/clk_gate_out_1_1_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_14
sb_wide/clk_gate_out_1_2_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_13
sb_wide/clk_gate_out_1_3_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_12
sb_wide/clk_gate_out_1_4_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_11
sb_wide/clk_gate_out_2_0_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_10
sb_wide/clk_gate_out_2_1_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_9
sb_wide/clk_gate_out_2_2_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_8
sb_wide/clk_gate_out_2_3_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_7
sb_wide/clk_gate_out_2_4_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_6
sb_wide/clk_gate_out_3_0_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_5
sb_wide/clk_gate_out_3_1_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_4
sb_wide/clk_gate_out_3_2_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_3
sb_wide/clk_gate_out_3_3_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_2
sb_wide/clk_gate_out_3_4_id1_reg     4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_1
test_pe                           2863.8540     29.7   232.4952   158.0544  0.0000  test_pe_unq1
test_pe/clk_gate_op_code_reg         4.0572      0.0     0.0000     4.0572  0.0000  SNPS_CLOCK_GATE_HIGH_test_pe_unq1
test_pe/test_debug_bit               7.9380      0.1     1.9404     5.9976  0.0000  test_debug_reg_DataWidth1
test_pe/test_debug_data            119.2464      1.2    36.1620    79.0272  0.0000  test_debug_reg_DataWidth16
test_pe/test_debug_data/clk_gate_debug_val_reg    4.0572     0.0    0.0000    4.0572 0.0000 SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16
test_pe/test_lut                    58.3884      0.6    14.8176    39.5136  0.0000  test_lut_DataWidth1
test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg    4.0572     0.0    0.0000    4.0572 0.0000 SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1
test_pe/test_opt_reg_a             144.6480      1.5    61.5636    79.0272  0.0000  test_opt_reg_DataWidth16
test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg    4.0572     0.0    0.0000    4.0572 0.0000 SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16
test_pe/test_opt_reg_d              13.4064      0.1     8.4672     4.9392  0.0000  test_opt_reg_DataWidth1_2
test_pe/test_opt_reg_e              13.4064      0.1     8.4672     4.9392  0.0000  test_opt_reg_DataWidth1_1
test_pe/test_opt_reg_f              13.4064      0.1     8.4672     4.9392  0.0000  test_opt_reg_DataWidth1_0
test_pe/test_opt_reg_file          145.3536      1.5    62.2692    79.0272  0.0000  test_opt_reg_file_DataWidth16
test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg_0_    4.0572     0.0    0.0000    4.0572 0.0000 SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16
test_pe/test_pe_comp              1953.4536     20.2   521.4384     0.0000  0.0000  test_pe_comp_unq1
test_pe/test_pe_comp/GEN_ADD_0__full_add   67.7376     0.7    0.0000    0.0000 0.0000 test_full_add_DataWidth16
test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J4_122_5729   67.7376     0.7   67.7376    0.0000 0.0000 test_full_add_DataWidth16_DP_OP_5J4_122_5729_J4_0
test_pe/test_pe_comp/cmpr           15.1704      0.2    15.1704     0.0000  0.0000  test_cmpr
test_pe/test_pe_comp/test_mult_add 1190.7000    12.3     3.1752     0.0000  0.0000  test_mult_add_DataWidth16
test_pe/test_pe_comp/test_mult_add/mult_x_1 1187.5248    12.3 1187.5248    0.0000 0.0000 test_mult_add_DataWidth16_DW_mult_tc_1
test_pe/test_pe_comp/test_shifter  158.4072      1.6   158.4072     0.0000  0.0000  test_shifter_unq1_DataWidth16
--------------------------------  ---------  -------  ---------  ---------  ------  --------------------------------------------------
Total                                                 5742.5256  3908.8476  0.0000

1
