
lora.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099cc  080001e0  080001e0  000011e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08009bac  08009bac  0000abac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c50  08009c50  0000b188  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009c50  08009c50  0000ac50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c58  08009c58  0000b188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c58  08009c58  0000ac58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009c5c  08009c5c  0000ac5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  20000000  08009c60  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c10  20000188  08009de8  0000b188  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d98  08009de8  0000bd98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b188  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e47  00000000  00000000  0000b1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c1c  00000000  00000000  0001efff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  00022c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb0  00000000  00000000  00023d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026656  00000000  00000000  000249f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018dcd  00000000  00000000  0004b04e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6226  00000000  00000000  00063e1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a041  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049f0  00000000  00000000  0013a084  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  0013ea74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000188 	.word	0x20000188
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009b94 	.word	0x08009b94

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000018c 	.word	0x2000018c
 800021c:	08009b94 	.word	0x08009b94

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <LORA_CS_LOW>:
volatile bool RF95_CAD_DONE_FLAG = false;

// make sure you defined the LORA_SPI_HANDLE in main.h
extern SPI_HandleTypeDef LORA_SPI_HANDLE;

void LORA_CS_LOW(void) {
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LORA_CS_GPIO_Port, LORA_CS_Pin, GPIO_PIN_RESET);
 8000550:	2200      	movs	r2, #0
 8000552:	2101      	movs	r1, #1
 8000554:	4802      	ldr	r0, [pc, #8]	@ (8000560 <LORA_CS_LOW+0x14>)
 8000556:	f001 f9b7 	bl	80018c8 <HAL_GPIO_WritePin>
}
 800055a:	bf00      	nop
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	40020000 	.word	0x40020000

08000564 <LORA_CS_HIGH>:

void LORA_CS_HIGH(void) {
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LORA_CS_GPIO_Port, LORA_CS_Pin, GPIO_PIN_SET);
 8000568:	2201      	movs	r2, #1
 800056a:	2101      	movs	r1, #1
 800056c:	4802      	ldr	r0, [pc, #8]	@ (8000578 <LORA_CS_HIGH+0x14>)
 800056e:	f001 f9ab 	bl	80018c8 <HAL_GPIO_WritePin>
}
 8000572:	bf00      	nop
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	40020000 	.word	0x40020000

0800057c <LORA_RESET_LOW>:

void LORA_RESET_LOW(void) {
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 8000580:	2200      	movs	r2, #0
 8000582:	2108      	movs	r1, #8
 8000584:	4802      	ldr	r0, [pc, #8]	@ (8000590 <LORA_RESET_LOW+0x14>)
 8000586:	f001 f99f 	bl	80018c8 <HAL_GPIO_WritePin>
}
 800058a:	bf00      	nop
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	40020800 	.word	0x40020800

08000594 <LORA_RESET_HIGH>:

void LORA_RESET_HIGH(void) {
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_SET);
 8000598:	2201      	movs	r2, #1
 800059a:	2108      	movs	r1, #8
 800059c:	4802      	ldr	r0, [pc, #8]	@ (80005a8 <LORA_RESET_HIGH+0x14>)
 800059e:	f001 f993 	bl	80018c8 <HAL_GPIO_WritePin>
}
 80005a2:	bf00      	nop
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40020800 	.word	0x40020800

080005ac <RF95_ReadReg>:

uint8_t RF95_ReadReg(uint8_t addr) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = 0;
 80005b6:	2300      	movs	r3, #0
 80005b8:	73fb      	strb	r3, [r7, #15]
  uint8_t read_address = addr & 0x7F;
 80005ba:	79fb      	ldrb	r3, [r7, #7]
 80005bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80005c0:	b2db      	uxtb	r3, r3
 80005c2:	73bb      	strb	r3, [r7, #14]

  LORA_CS_LOW();
 80005c4:	f7ff ffc2 	bl	800054c <LORA_CS_LOW>
  HAL_SPI_Transmit(&LORA_SPI_HANDLE, &read_address, 1, HAL_MAX_DELAY);
 80005c8:	f107 010e 	add.w	r1, r7, #14
 80005cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005d0:	2201      	movs	r2, #1
 80005d2:	4809      	ldr	r0, [pc, #36]	@ (80005f8 <RF95_ReadReg+0x4c>)
 80005d4:	f003 fd45 	bl	8004062 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&LORA_SPI_HANDLE, &data, 1, HAL_MAX_DELAY);
 80005d8:	f107 010f 	add.w	r1, r7, #15
 80005dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005e0:	2201      	movs	r2, #1
 80005e2:	4805      	ldr	r0, [pc, #20]	@ (80005f8 <RF95_ReadReg+0x4c>)
 80005e4:	f003 feb3 	bl	800434e <HAL_SPI_Receive>
  LORA_CS_HIGH();
 80005e8:	f7ff ffbc 	bl	8000564 <LORA_CS_HIGH>

  return data;
 80005ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	3710      	adds	r7, #16
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	200001a8 	.word	0x200001a8

080005fc <RF95_WriteReg>:

void RF95_WriteReg(uint8_t addr, uint8_t data) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	460a      	mov	r2, r1
 8000606:	71fb      	strb	r3, [r7, #7]
 8000608:	4613      	mov	r3, r2
 800060a:	71bb      	strb	r3, [r7, #6]
  uint8_t write_address = addr | 0x80;
 800060c:	79fb      	ldrb	r3, [r7, #7]
 800060e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000612:	b2db      	uxtb	r3, r3
 8000614:	73fb      	strb	r3, [r7, #15]

  LORA_CS_LOW();
 8000616:	f7ff ff99 	bl	800054c <LORA_CS_LOW>
  HAL_SPI_Transmit(&LORA_SPI_HANDLE, &write_address, 1, HAL_MAX_DELAY);
 800061a:	f107 010f 	add.w	r1, r7, #15
 800061e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000622:	2201      	movs	r2, #1
 8000624:	4807      	ldr	r0, [pc, #28]	@ (8000644 <RF95_WriteReg+0x48>)
 8000626:	f003 fd1c 	bl	8004062 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&LORA_SPI_HANDLE, &data, 1, HAL_MAX_DELAY);
 800062a:	1db9      	adds	r1, r7, #6
 800062c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000630:	2201      	movs	r2, #1
 8000632:	4804      	ldr	r0, [pc, #16]	@ (8000644 <RF95_WriteReg+0x48>)
 8000634:	f003 fd15 	bl	8004062 <HAL_SPI_Transmit>
  LORA_CS_HIGH();
 8000638:	f7ff ff94 	bl	8000564 <LORA_CS_HIGH>
}
 800063c:	bf00      	nop
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	200001a8 	.word	0x200001a8

08000648 <RF95_sleep>:

void RF95_sleep(void) {
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  RF95_WriteReg(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 800064c:	2180      	movs	r1, #128	@ 0x80
 800064e:	2001      	movs	r0, #1
 8000650:	f7ff ffd4 	bl	80005fc <RF95_WriteReg>
  HAL_Delay(5); // Allow time for the radio to enter sleep mode
 8000654:	2005      	movs	r0, #5
 8000656:	f000 fe65 	bl	8001324 <HAL_Delay>
}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}

0800065e <RF95_idle>:

void RF95_idle(void) {
 800065e:	b580      	push	{r7, lr}
 8000660:	af00      	add	r7, sp, #0
  RF95_WriteReg(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8000662:	2181      	movs	r1, #129	@ 0x81
 8000664:	2001      	movs	r0, #1
 8000666:	f7ff ffc9 	bl	80005fc <RF95_WriteReg>
}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
	...

08000670 <RF95_setOCP>:

void RF95_setOCP(uint8_t mA) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	4603      	mov	r3, r0
 8000678:	71fb      	strb	r3, [r7, #7]
  uint8_t ocpTrim = 27;
 800067a:	231b      	movs	r3, #27
 800067c:	73fb      	strb	r3, [r7, #15]

  if (mA <= 120) {
 800067e:	79fb      	ldrb	r3, [r7, #7]
 8000680:	2b78      	cmp	r3, #120	@ 0x78
 8000682:	d809      	bhi.n	8000698 <RF95_setOCP+0x28>
    ocpTrim = (mA - 45) / 5;
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	3b2d      	subs	r3, #45	@ 0x2d
 8000688:	4a11      	ldr	r2, [pc, #68]	@ (80006d0 <RF95_setOCP+0x60>)
 800068a:	fb82 1203 	smull	r1, r2, r2, r3
 800068e:	1052      	asrs	r2, r2, #1
 8000690:	17db      	asrs	r3, r3, #31
 8000692:	1ad3      	subs	r3, r2, r3
 8000694:	73fb      	strb	r3, [r7, #15]
 8000696:	e00b      	b.n	80006b0 <RF95_setOCP+0x40>
  }
  else if (mA <=240) {
 8000698:	79fb      	ldrb	r3, [r7, #7]
 800069a:	2bf0      	cmp	r3, #240	@ 0xf0
 800069c:	d808      	bhi.n	80006b0 <RF95_setOCP+0x40>
    ocpTrim = (mA + 30) / 10;
 800069e:	79fb      	ldrb	r3, [r7, #7]
 80006a0:	331e      	adds	r3, #30
 80006a2:	4a0b      	ldr	r2, [pc, #44]	@ (80006d0 <RF95_setOCP+0x60>)
 80006a4:	fb82 1203 	smull	r1, r2, r2, r3
 80006a8:	1092      	asrs	r2, r2, #2
 80006aa:	17db      	asrs	r3, r3, #31
 80006ac:	1ad3      	subs	r3, r2, r3
 80006ae:	73fb      	strb	r3, [r7, #15]
  }

  RF95_WriteReg(REG_OCP, 0x20 | (0x1F & ocpTrim));
 80006b0:	7bfb      	ldrb	r3, [r7, #15]
 80006b2:	f003 031f 	and.w	r3, r3, #31
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	f043 0320 	orr.w	r3, r3, #32
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	4619      	mov	r1, r3
 80006c0:	200b      	movs	r0, #11
 80006c2:	f7ff ff9b 	bl	80005fc <RF95_WriteReg>
}
 80006c6:	bf00      	nop
 80006c8:	3710      	adds	r7, #16
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	66666667 	.word	0x66666667

080006d4 <RF95_set_freq>:

void RF95_set_freq(unsigned int frequency) {
 80006d4:	b5b0      	push	{r4, r5, r7, lr}
 80006d6:	b084      	sub	sp, #16
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  // Convert frequency to register value
  uint64_t frf = ((uint64_t)frequency << 19) / 32000000; // 32 MHz reference frequency
 80006dc:	6879      	ldr	r1, [r7, #4]
 80006de:	2000      	movs	r0, #0
 80006e0:	460a      	mov	r2, r1
 80006e2:	4603      	mov	r3, r0
 80006e4:	0b55      	lsrs	r5, r2, #13
 80006e6:	04d4      	lsls	r4, r2, #19
 80006e8:	4a18      	ldr	r2, [pc, #96]	@ (800074c <RF95_set_freq+0x78>)
 80006ea:	f04f 0300 	mov.w	r3, #0
 80006ee:	4620      	mov	r0, r4
 80006f0:	4629      	mov	r1, r5
 80006f2:	f7ff fd95 	bl	8000220 <__aeabi_uldivmod>
 80006f6:	4602      	mov	r2, r0
 80006f8:	460b      	mov	r3, r1
 80006fa:	e9c7 2302 	strd	r2, r3, [r7, #8]

  RF95_WriteReg(REG_FRF_MSB, (frf >> 16) & 0xFF);
 80006fe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000702:	f04f 0200 	mov.w	r2, #0
 8000706:	f04f 0300 	mov.w	r3, #0
 800070a:	0c02      	lsrs	r2, r0, #16
 800070c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000710:	0c0b      	lsrs	r3, r1, #16
 8000712:	b2d3      	uxtb	r3, r2
 8000714:	4619      	mov	r1, r3
 8000716:	2006      	movs	r0, #6
 8000718:	f7ff ff70 	bl	80005fc <RF95_WriteReg>
  RF95_WriteReg(REG_FRF_MID, (frf >> 8) & 0xFF);
 800071c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000720:	f04f 0200 	mov.w	r2, #0
 8000724:	f04f 0300 	mov.w	r3, #0
 8000728:	0a02      	lsrs	r2, r0, #8
 800072a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800072e:	0a0b      	lsrs	r3, r1, #8
 8000730:	b2d3      	uxtb	r3, r2
 8000732:	4619      	mov	r1, r3
 8000734:	2007      	movs	r0, #7
 8000736:	f7ff ff61 	bl	80005fc <RF95_WriteReg>
  RF95_WriteReg(REG_FRF_LSB, frf & 0xFF);
 800073a:	7a3b      	ldrb	r3, [r7, #8]
 800073c:	4619      	mov	r1, r3
 800073e:	2008      	movs	r0, #8
 8000740:	f7ff ff5c 	bl	80005fc <RF95_WriteReg>
}
 8000744:	bf00      	nop
 8000746:	3710      	adds	r7, #16
 8000748:	46bd      	mov	sp, r7
 800074a:	bdb0      	pop	{r4, r5, r7, pc}
 800074c:	01e84800 	.word	0x01e84800

08000750 <RF95_setBW>:

void RF95_setBW(int BW) {
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  uint8_t config = RF95_ReadReg(REG_MODEM_CONFIG_1);
 8000758:	201d      	movs	r0, #29
 800075a:	f7ff ff27 	bl	80005ac <RF95_ReadReg>
 800075e:	4603      	mov	r3, r0
 8000760:	73fb      	strb	r3, [r7, #15]

  switch (BW) {
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000768:	d01e      	beq.n	80007a8 <RF95_setBW+0x58>
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000770:	dc24      	bgt.n	80007bc <RF95_setBW+0x6c>
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	2b7d      	cmp	r3, #125	@ 0x7d
 8000776:	d003      	beq.n	8000780 <RF95_setBW+0x30>
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	2bfa      	cmp	r3, #250	@ 0xfa
 800077c:	d00a      	beq.n	8000794 <RF95_setBW+0x44>
 800077e:	e01d      	b.n	80007bc <RF95_setBW+0x6c>
    case 125: // 125 kHz
      config = (config & 0x0F) | 0x70;
 8000780:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000784:	f003 030f 	and.w	r3, r3, #15
 8000788:	b25b      	sxtb	r3, r3
 800078a:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800078e:	b25b      	sxtb	r3, r3
 8000790:	73fb      	strb	r3, [r7, #15]
      break;
 8000792:	e013      	b.n	80007bc <RF95_setBW+0x6c>
    case 250: // 250 kHz
      config = (config & 0x0F) | 0x80;
 8000794:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000798:	f003 030f 	and.w	r3, r3, #15
 800079c:	b25b      	sxtb	r3, r3
 800079e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80007a2:	b25b      	sxtb	r3, r3
 80007a4:	73fb      	strb	r3, [r7, #15]
      break;
 80007a6:	e009      	b.n	80007bc <RF95_setBW+0x6c>
    case 500: // 500 kHz
      config = (config & 0x0F) | 0x90;
 80007a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ac:	f003 030f 	and.w	r3, r3, #15
 80007b0:	b25b      	sxtb	r3, r3
 80007b2:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 80007b6:	b25b      	sxtb	r3, r3
 80007b8:	73fb      	strb	r3, [r7, #15]
      break;
 80007ba:	bf00      	nop
  }

  RF95_WriteReg(REG_MODEM_CONFIG_1, config);
 80007bc:	7bfb      	ldrb	r3, [r7, #15]
 80007be:	4619      	mov	r1, r3
 80007c0:	201d      	movs	r0, #29
 80007c2:	f7ff ff1b 	bl	80005fc <RF95_WriteReg>
}
 80007c6:	bf00      	nop
 80007c8:	3710      	adds	r7, #16
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <RF95_setTxPower>:

void RF95_setTxPower(int power, int outputPin) {
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b082      	sub	sp, #8
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	6078      	str	r0, [r7, #4]
 80007d6:	6039      	str	r1, [r7, #0]
  if (outputPin == PA_OUTPUT_RFO_PIN) {
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d115      	bne.n	800080a <RF95_setTxPower+0x3c>
    if (power < 0) {
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	da02      	bge.n	80007ea <RF95_setTxPower+0x1c>
      power = 0;
 80007e4:	2300      	movs	r3, #0
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	e004      	b.n	80007f4 <RF95_setTxPower+0x26>
    }
    else if (power > 14) {
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	2b0e      	cmp	r3, #14
 80007ee:	dd01      	ble.n	80007f4 <RF95_setTxPower+0x26>
      power = 14;
 80007f0:	230e      	movs	r3, #14
 80007f2:	607b      	str	r3, [r7, #4]
    }

    RF95_WriteReg(REG_PA_CONFIG, 0x70 | power);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	b25b      	sxtb	r3, r3
 80007f8:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80007fc:	b25b      	sxtb	r3, r3
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	4619      	mov	r1, r3
 8000802:	2009      	movs	r0, #9
 8000804:	f7ff fefa 	bl	80005fc <RF95_WriteReg>
      RF95_setOCP(100);
    }

    RF95_WriteReg(REG_PA_CONFIG, PA_BOOST | (power - 2));
  }
}
 8000808:	e02b      	b.n	8000862 <RF95_setTxPower+0x94>
    if (power > 17) {
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	2b11      	cmp	r3, #17
 800080e:	dd0f      	ble.n	8000830 <RF95_setTxPower+0x62>
      if (power > 20) {
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2b14      	cmp	r3, #20
 8000814:	dd01      	ble.n	800081a <RF95_setTxPower+0x4c>
        power = 20;
 8000816:	2314      	movs	r3, #20
 8000818:	607b      	str	r3, [r7, #4]
      power -= 3;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	3b03      	subs	r3, #3
 800081e:	607b      	str	r3, [r7, #4]
      RF95_WriteReg(REG_PA_DAC, 0x87);
 8000820:	2187      	movs	r1, #135	@ 0x87
 8000822:	204d      	movs	r0, #77	@ 0x4d
 8000824:	f7ff feea 	bl	80005fc <RF95_WriteReg>
      RF95_setOCP(140);
 8000828:	208c      	movs	r0, #140	@ 0x8c
 800082a:	f7ff ff21 	bl	8000670 <RF95_setOCP>
 800082e:	e00b      	b.n	8000848 <RF95_setTxPower+0x7a>
      if (power < 2) {
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	2b01      	cmp	r3, #1
 8000834:	dc01      	bgt.n	800083a <RF95_setTxPower+0x6c>
        power = 2;
 8000836:	2302      	movs	r3, #2
 8000838:	607b      	str	r3, [r7, #4]
      RF95_WriteReg(REG_PA_DAC, 0x84);
 800083a:	2184      	movs	r1, #132	@ 0x84
 800083c:	204d      	movs	r0, #77	@ 0x4d
 800083e:	f7ff fedd 	bl	80005fc <RF95_WriteReg>
      RF95_setOCP(100);
 8000842:	2064      	movs	r0, #100	@ 0x64
 8000844:	f7ff ff14 	bl	8000670 <RF95_setOCP>
    RF95_WriteReg(REG_PA_CONFIG, PA_BOOST | (power - 2));
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	b2db      	uxtb	r3, r3
 800084c:	3b02      	subs	r3, #2
 800084e:	b2db      	uxtb	r3, r3
 8000850:	b25b      	sxtb	r3, r3
 8000852:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000856:	b25b      	sxtb	r3, r3
 8000858:	b2db      	uxtb	r3, r3
 800085a:	4619      	mov	r1, r3
 800085c:	2009      	movs	r0, #9
 800085e:	f7ff fecd 	bl	80005fc <RF95_WriteReg>
}
 8000862:	bf00      	nop
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <RF95_reset>:

void RF95_reset(void) {
 800086a:	b580      	push	{r7, lr}
 800086c:	af00      	add	r7, sp, #0
  LORA_RESET_LOW();
 800086e:	f7ff fe85 	bl	800057c <LORA_RESET_LOW>
  HAL_Delay(10); // Hold reset for 10 ms
 8000872:	200a      	movs	r0, #10
 8000874:	f000 fd56 	bl	8001324 <HAL_Delay>
  LORA_RESET_HIGH();
 8000878:	f7ff fe8c 	bl	8000594 <LORA_RESET_HIGH>
  HAL_Delay(10); // Allow time for the radio to reset
 800087c:	200a      	movs	r0, #10
 800087e:	f000 fd51 	bl	8001324 <HAL_Delay>
}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
	...

08000888 <RF95_Init>:

int RF95_Init(Role role, unsigned int frequency, unsigned int BW, int power) {
 8000888:	b580      	push	{r7, lr}
 800088a:	b086      	sub	sp, #24
 800088c:	af00      	add	r7, sp, #0
 800088e:	60b9      	str	r1, [r7, #8]
 8000890:	607a      	str	r2, [r7, #4]
 8000892:	603b      	str	r3, [r7, #0]
 8000894:	4603      	mov	r3, r0
 8000896:	73fb      	strb	r3, [r7, #15]
  RF95_reset();
 8000898:	f7ff ffe7 	bl	800086a <RF95_reset>

  // set SPI speed
  LORA_SPI_HANDLE.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32; // Adjust as needed
 800089c:	4b1f      	ldr	r3, [pc, #124]	@ (800091c <RF95_Init+0x94>)
 800089e:	2220      	movs	r2, #32
 80008a0:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80008a2:	481e      	ldr	r0, [pc, #120]	@ (800091c <RF95_Init+0x94>)
 80008a4:	f003 fb32 	bl	8003f0c <HAL_SPI_Init>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <RF95_Init+0x2a>
    Error_Handler();
 80008ae:	f000 faff 	bl	8000eb0 <Error_Handler>
  }

  uint8_t version = RF95_ReadReg(REG_VERSION);
 80008b2:	2042      	movs	r0, #66	@ 0x42
 80008b4:	f7ff fe7a 	bl	80005ac <RF95_ReadReg>
 80008b8:	4603      	mov	r3, r0
 80008ba:	75fb      	strb	r3, [r7, #23]

  if (version != 0x12) {
 80008bc:	7dfb      	ldrb	r3, [r7, #23]
 80008be:	2b12      	cmp	r3, #18
 80008c0:	d001      	beq.n	80008c6 <RF95_Init+0x3e>
    return 0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	e026      	b.n	8000914 <RF95_Init+0x8c>
  }

  RF95_sleep();
 80008c6:	f7ff febf 	bl	8000648 <RF95_sleep>
  RF95_set_freq(frequency);
 80008ca:	68b8      	ldr	r0, [r7, #8]
 80008cc:	f7ff ff02 	bl	80006d4 <RF95_set_freq>

  // set base addresses
  RF95_WriteReg(REG_FIFO_TX_BASE_ADDR, 0);
 80008d0:	2100      	movs	r1, #0
 80008d2:	200e      	movs	r0, #14
 80008d4:	f7ff fe92 	bl	80005fc <RF95_WriteReg>
  RF95_WriteReg(REG_FIFO_RX_BASE_ADDR, 0);
 80008d8:	2100      	movs	r1, #0
 80008da:	200f      	movs	r0, #15
 80008dc:	f7ff fe8e 	bl	80005fc <RF95_WriteReg>

  // set LNA boost
  RF95_WriteReg(REG_LNA, RF95_ReadReg(REG_LNA) | 0x03);
 80008e0:	200c      	movs	r0, #12
 80008e2:	f7ff fe63 	bl	80005ac <RF95_ReadReg>
 80008e6:	4603      	mov	r3, r0
 80008e8:	f043 0303 	orr.w	r3, r3, #3
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	4619      	mov	r1, r3
 80008f0:	200c      	movs	r0, #12
 80008f2:	f7ff fe83 	bl	80005fc <RF95_WriteReg>

  // set auto AGC
  RF95_WriteReg(REG_MODEM_CONFIG_3, 0x04);
 80008f6:	2104      	movs	r1, #4
 80008f8:	2026      	movs	r0, #38	@ 0x26
 80008fa:	f7ff fe7f 	bl	80005fc <RF95_WriteReg>

  // set bandwidth to 500kHz
  RF95_setBW(BW);
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4618      	mov	r0, r3
 8000902:	f7ff ff25 	bl	8000750 <RF95_setBW>

  // set output power to 17 dBm
  RF95_setTxPower(power, PA_OUTPUT_PA_BOOST_PIN);
 8000906:	2101      	movs	r1, #1
 8000908:	6838      	ldr	r0, [r7, #0]
 800090a:	f7ff ff60 	bl	80007ce <RF95_setTxPower>

  // put in standby mode
  RF95_idle();
 800090e:	f7ff fea6 	bl	800065e <RF95_idle>

  return 1;
 8000912:	2301      	movs	r3, #1
}
 8000914:	4618      	mov	r0, r3
 8000916:	3718      	adds	r7, #24
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	200001a8 	.word	0x200001a8

08000920 <RF95_SetTxDoneFlag>:

void RF95_SetTxDoneFlag(void) {
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  RF95_TX_DONE_FLAG = true;
 8000924:	4b03      	ldr	r3, [pc, #12]	@ (8000934 <RF95_SetTxDoneFlag+0x14>)
 8000926:	2201      	movs	r2, #1
 8000928:	701a      	strb	r2, [r3, #0]
}
 800092a:	bf00      	nop
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	200001a4 	.word	0x200001a4

08000938 <RF95_SetRxDoneFlag>:

void RF95_SetRxDoneFlag(void) {
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  RF95_RX_DONE_FLAG = true;
 800093c:	4b03      	ldr	r3, [pc, #12]	@ (800094c <RF95_SetRxDoneFlag+0x14>)
 800093e:	2201      	movs	r2, #1
 8000940:	701a      	strb	r2, [r3, #0]
}
 8000942:	bf00      	nop
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr
 800094c:	200001a5 	.word	0x200001a5

08000950 <RF95_SetCadDoneFlag>:

void RF95_SetCadDoneFlag(void) {
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  RF95_CAD_DONE_FLAG = true;
 8000954:	4b03      	ldr	r3, [pc, #12]	@ (8000964 <RF95_SetCadDoneFlag+0x14>)
 8000956:	2201      	movs	r2, #1
 8000958:	701a      	strb	r2, [r3, #0]
}
 800095a:	bf00      	nop
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr
 8000964:	200001a6 	.word	0x200001a6

08000968 <RF95_isTransmitting>:

bool RF95_isTransmitting(void) {
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  if ((RF95_ReadReg(REG_OP_MODE) & MODE_TX) == MODE_TX) {
 800096c:	2001      	movs	r0, #1
 800096e:	f7ff fe1d 	bl	80005ac <RF95_ReadReg>
 8000972:	4603      	mov	r3, r0
 8000974:	f003 0303 	and.w	r3, r3, #3
 8000978:	2b03      	cmp	r3, #3
 800097a:	d101      	bne.n	8000980 <RF95_isTransmitting+0x18>
    return true;
 800097c:	2301      	movs	r3, #1
 800097e:	e00c      	b.n	800099a <RF95_isTransmitting+0x32>
  }

  if (RF95_ReadReg(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) {
 8000980:	2012      	movs	r0, #18
 8000982:	f7ff fe13 	bl	80005ac <RF95_ReadReg>
 8000986:	4603      	mov	r3, r0
 8000988:	f003 0308 	and.w	r3, r3, #8
 800098c:	2b00      	cmp	r3, #0
 800098e:	d003      	beq.n	8000998 <RF95_isTransmitting+0x30>
    RF95_WriteReg(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 8000990:	2108      	movs	r1, #8
 8000992:	2012      	movs	r0, #18
 8000994:	f7ff fe32 	bl	80005fc <RF95_WriteReg>
  }

  return false;
 8000998:	2300      	movs	r3, #0
}
 800099a:	4618      	mov	r0, r3
 800099c:	bd80      	pop	{r7, pc}

0800099e <RF95_implicitHeaderMode>:

void RF95_implicitHeaderMode(void) {
 800099e:	b580      	push	{r7, lr}
 80009a0:	af00      	add	r7, sp, #0
  RF95_WriteReg(REG_MODEM_CONFIG_1, RF95_ReadReg(REG_MODEM_CONFIG_1) | 0x01);
 80009a2:	201d      	movs	r0, #29
 80009a4:	f7ff fe02 	bl	80005ac <RF95_ReadReg>
 80009a8:	4603      	mov	r3, r0
 80009aa:	f043 0301 	orr.w	r3, r3, #1
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	4619      	mov	r1, r3
 80009b2:	201d      	movs	r0, #29
 80009b4:	f7ff fe22 	bl	80005fc <RF95_WriteReg>
}
 80009b8:	bf00      	nop
 80009ba:	bd80      	pop	{r7, pc}

080009bc <RF95_explicitHeaderMode>:

void RF95_explicitHeaderMode(void) {
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  RF95_WriteReg(REG_MODEM_CONFIG_1, RF95_ReadReg(REG_MODEM_CONFIG_1) & 0xfe);
 80009c0:	201d      	movs	r0, #29
 80009c2:	f7ff fdf3 	bl	80005ac <RF95_ReadReg>
 80009c6:	4603      	mov	r3, r0
 80009c8:	f023 0301 	bic.w	r3, r3, #1
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	4619      	mov	r1, r3
 80009d0:	201d      	movs	r0, #29
 80009d2:	f7ff fe13 	bl	80005fc <RF95_WriteReg>
}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}

080009da <RF95_beginPacket>:

int RF95_beginPacket(int implicitHeader, uint8_t *data2send, int size) {
 80009da:	b580      	push	{r7, lr}
 80009dc:	b086      	sub	sp, #24
 80009de:	af00      	add	r7, sp, #0
 80009e0:	60f8      	str	r0, [r7, #12]
 80009e2:	60b9      	str	r1, [r7, #8]
 80009e4:	607a      	str	r2, [r7, #4]
  if (RF95_isTransmitting()) {
 80009e6:	f7ff ffbf 	bl	8000968 <RF95_isTransmitting>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <RF95_beginPacket+0x1a>
    return 0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	e02a      	b.n	8000a4a <RF95_beginPacket+0x70>
  }

  // put in standby mode
  RF95_idle();
 80009f4:	f7ff fe33 	bl	800065e <RF95_idle>

  if (implicitHeader) {
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d002      	beq.n	8000a04 <RF95_beginPacket+0x2a>
    RF95_implicitHeaderMode();
 80009fe:	f7ff ffce 	bl	800099e <RF95_implicitHeaderMode>
 8000a02:	e001      	b.n	8000a08 <RF95_beginPacket+0x2e>
  }
  else {
    RF95_explicitHeaderMode();
 8000a04:	f7ff ffda 	bl	80009bc <RF95_explicitHeaderMode>
  }

  // reset FIFO address and set the payload length
  RF95_WriteReg(REG_FIFO_ADDR_PTR, RF95_ReadReg(REG_FIFO_TX_BASE_ADDR));
 8000a08:	200e      	movs	r0, #14
 8000a0a:	f7ff fdcf 	bl	80005ac <RF95_ReadReg>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	4619      	mov	r1, r3
 8000a12:	200d      	movs	r0, #13
 8000a14:	f7ff fdf2 	bl	80005fc <RF95_WriteReg>

  // Write payload data to FIFO
  for (int i = 0; i < size; i++) {
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]
 8000a1c:	e00a      	b.n	8000a34 <RF95_beginPacket+0x5a>
    RF95_WriteReg(REG_FIFO, data2send[i]);
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	68ba      	ldr	r2, [r7, #8]
 8000a22:	4413      	add	r3, r2
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	4619      	mov	r1, r3
 8000a28:	2000      	movs	r0, #0
 8000a2a:	f7ff fde7 	bl	80005fc <RF95_WriteReg>
  for (int i = 0; i < size; i++) {
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	3301      	adds	r3, #1
 8000a32:	617b      	str	r3, [r7, #20]
 8000a34:	697a      	ldr	r2, [r7, #20]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	dbf0      	blt.n	8000a1e <RF95_beginPacket+0x44>
  }

  RF95_WriteReg(REG_PAYLOAD_LENGTH, size);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	4619      	mov	r1, r3
 8000a42:	2022      	movs	r0, #34	@ 0x22
 8000a44:	f7ff fdda 	bl	80005fc <RF95_WriteReg>

  return 1;
 8000a48:	2301      	movs	r3, #1
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3718      	adds	r7, #24
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}

08000a52 <RF95_sendPacket>:

int RF95_sendPacket(bool async) {
 8000a52:	b580      	push	{r7, lr}
 8000a54:	b082      	sub	sp, #8
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	4603      	mov	r3, r0
 8000a5a:	71fb      	strb	r3, [r7, #7]
  if (async) {
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d003      	beq.n	8000a6a <RF95_sendPacket+0x18>
    RF95_WriteReg(REG_DIO_MAPPING_1, 0x40); // DIO0 => TXDONE
 8000a62:	2140      	movs	r1, #64	@ 0x40
 8000a64:	2040      	movs	r0, #64	@ 0x40
 8000a66:	f7ff fdc9 	bl	80005fc <RF95_WriteReg>
  }

  // put in TX mode
  RF95_WriteReg(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8000a6a:	2183      	movs	r1, #131	@ 0x83
 8000a6c:	2001      	movs	r0, #1
 8000a6e:	f7ff fdc5 	bl	80005fc <RF95_WriteReg>

  if (!async) {
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	f083 0301 	eor.w	r3, r3, #1
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d00c      	beq.n	8000a98 <RF95_sendPacket+0x46>
    while ((RF95_ReadReg(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0) {;}
 8000a7e:	bf00      	nop
 8000a80:	2012      	movs	r0, #18
 8000a82:	f7ff fd93 	bl	80005ac <RF95_ReadReg>
 8000a86:	4603      	mov	r3, r0
 8000a88:	f003 0308 	and.w	r3, r3, #8
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d0f7      	beq.n	8000a80 <RF95_sendPacket+0x2e>
    RF95_WriteReg(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 8000a90:	2108      	movs	r1, #8
 8000a92:	2012      	movs	r0, #18
 8000a94:	f7ff fdb2 	bl	80005fc <RF95_WriteReg>
  }

  return 1;
 8000a98:	2301      	movs	r3, #1
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b084      	sub	sp, #16
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == LORA_IRQ_Pin) {
 8000aac:	88fb      	ldrh	r3, [r7, #6]
 8000aae:	2b10      	cmp	r3, #16
 8000ab0:	d11e      	bne.n	8000af0 <HAL_GPIO_EXTI_Callback+0x4e>
    uint8_t irqFlags = RF95_ReadReg(REG_IRQ_FLAGS);
 8000ab2:	2012      	movs	r0, #18
 8000ab4:	f7ff fd7a 	bl	80005ac <RF95_ReadReg>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	73fb      	strb	r3, [r7, #15]

    if (irqFlags & IRQ_TX_DONE_MASK) {
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
 8000abe:	f003 0308 	and.w	r3, r3, #8
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <HAL_GPIO_EXTI_Callback+0x28>
      RF95_SetTxDoneFlag();
 8000ac6:	f7ff ff2b 	bl	8000920 <RF95_SetTxDoneFlag>
    }
    if (irqFlags & IRQ_RX_DONE_MASK) {
 8000aca:	7bfb      	ldrb	r3, [r7, #15]
 8000acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <HAL_GPIO_EXTI_Callback+0x36>
      RF95_SetRxDoneFlag();
 8000ad4:	f7ff ff30 	bl	8000938 <RF95_SetRxDoneFlag>
    }
    if (irqFlags & IRQ_CAD_DONE_MASK) {
 8000ad8:	7bfb      	ldrb	r3, [r7, #15]
 8000ada:	f003 0304 	and.w	r3, r3, #4
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <HAL_GPIO_EXTI_Callback+0x44>
      RF95_SetCadDoneFlag();
 8000ae2:	f7ff ff35 	bl	8000950 <RF95_SetCadDoneFlag>
    }

    // Clear all IRQ flags
    RF95_WriteReg(REG_IRQ_FLAGS, irqFlags);
 8000ae6:	7bfb      	ldrb	r3, [r7, #15]
 8000ae8:	4619      	mov	r1, r3
 8000aea:	2012      	movs	r0, #18
 8000aec:	f7ff fd86 	bl	80005fc <RF95_WriteReg>
  }
}
 8000af0:	bf00      	nop
 8000af2:	3710      	adds	r7, #16
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000afc:	f000 fbb5 	bl	800126a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b00:	f000 f848 	bl	8000b94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b04:	f000 f930 	bl	8000d68 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000b08:	f000 f8b2 	bl	8000c70 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000b0c:	f000 f8ee 	bl	8000cec <MX_SPI2_Init>
  MX_FATFS_Init();
 8000b10:	f005 fd02 	bl	8006518 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8000b14:	f007 fde0 	bl	80086d8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  // Initialize LoRa module
  if (RF95_Init(ROLE_TX, 915000000, 500, 17)) {
 8000b18:	2311      	movs	r3, #17
 8000b1a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000b1e:	4916      	ldr	r1, [pc, #88]	@ (8000b78 <main+0x80>)
 8000b20:	2001      	movs	r0, #1
 8000b22:	f7ff feb1 	bl	8000888 <RF95_Init>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d003      	beq.n	8000b34 <main+0x3c>
    printf("LoRa initialized successfully!\n");
 8000b2c:	4813      	ldr	r0, [pc, #76]	@ (8000b7c <main+0x84>)
 8000b2e:	f008 fd4b 	bl	80095c8 <puts>
 8000b32:	e004      	b.n	8000b3e <main+0x46>
  } else {
    printf("LoRa initialization failed!\n");
 8000b34:	4812      	ldr	r0, [pc, #72]	@ (8000b80 <main+0x88>)
 8000b36:	f008 fd47 	bl	80095c8 <puts>
    while (1); // Stay here if initialization fails
 8000b3a:	bf00      	nop
 8000b3c:	e7fd      	b.n	8000b3a <main+0x42>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */
    RF95_beginPacket(0, data2send, sizeof(data2send));
 8000b3e:	220a      	movs	r2, #10
 8000b40:	4910      	ldr	r1, [pc, #64]	@ (8000b84 <main+0x8c>)
 8000b42:	2000      	movs	r0, #0
 8000b44:	f7ff ff49 	bl	80009da <RF95_beginPacket>
    RF95_sendPacket(true);
 8000b48:	2001      	movs	r0, #1
 8000b4a:	f7ff ff82 	bl	8000a52 <RF95_sendPacket>
    printf("Packet sent!\n");
 8000b4e:	480e      	ldr	r0, [pc, #56]	@ (8000b88 <main+0x90>)
 8000b50:	f008 fd3a 	bl	80095c8 <puts>
    HAL_Delay(1000); // Wait for a second before sending the next packet
 8000b54:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b58:	f000 fbe4 	bl	8001324 <HAL_Delay>

    if (RF95_TX_DONE_FLAG) {
 8000b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b8c <main+0x94>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d0eb      	beq.n	8000b3e <main+0x46>
      RF95_TX_DONE_FLAG = false; // Reset the TX done flag
 8000b66:	4b09      	ldr	r3, [pc, #36]	@ (8000b8c <main+0x94>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_TogglePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin); // Toggle LED to indicate TX done
 8000b6c:	2101      	movs	r1, #1
 8000b6e:	4808      	ldr	r0, [pc, #32]	@ (8000b90 <main+0x98>)
 8000b70:	f000 fec3 	bl	80018fa <HAL_GPIO_TogglePin>
    RF95_beginPacket(0, data2send, sizeof(data2send));
 8000b74:	e7e3      	b.n	8000b3e <main+0x46>
 8000b76:	bf00      	nop
 8000b78:	3689cac0 	.word	0x3689cac0
 8000b7c:	08009bac 	.word	0x08009bac
 8000b80:	08009bcc 	.word	0x08009bcc
 8000b84:	20000000 	.word	0x20000000
 8000b88:	08009be8 	.word	0x08009be8
 8000b8c:	200001a4 	.word	0x200001a4
 8000b90:	40020400 	.word	0x40020400

08000b94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b094      	sub	sp, #80	@ 0x50
 8000b98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b9a:	f107 0320 	add.w	r3, r7, #32
 8000b9e:	2230      	movs	r2, #48	@ 0x30
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f008 fd18 	bl	80095d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ba8:	f107 030c 	add.w	r3, r7, #12
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000bb8:	f002 f95e 	bl	8002e78 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bbc:	4b2a      	ldr	r3, [pc, #168]	@ (8000c68 <SystemClock_Config+0xd4>)
 8000bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc0:	4a29      	ldr	r2, [pc, #164]	@ (8000c68 <SystemClock_Config+0xd4>)
 8000bc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bc8:	4b27      	ldr	r3, [pc, #156]	@ (8000c68 <SystemClock_Config+0xd4>)
 8000bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bd0:	60bb      	str	r3, [r7, #8]
 8000bd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bd4:	4b25      	ldr	r3, [pc, #148]	@ (8000c6c <SystemClock_Config+0xd8>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a24      	ldr	r2, [pc, #144]	@ (8000c6c <SystemClock_Config+0xd8>)
 8000bda:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000bde:	6013      	str	r3, [r2, #0]
 8000be0:	4b22      	ldr	r3, [pc, #136]	@ (8000c6c <SystemClock_Config+0xd8>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000be8:	607b      	str	r3, [r7, #4]
 8000bea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bec:	2301      	movs	r3, #1
 8000bee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bf0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bfa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000c00:	2308      	movs	r3, #8
 8000c02:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000c04:	2360      	movs	r3, #96	@ 0x60
 8000c06:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c08:	2302      	movs	r3, #2
 8000c0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c0c:	2304      	movs	r3, #4
 8000c0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c10:	f107 0320 	add.w	r3, r7, #32
 8000c14:	4618      	mov	r0, r3
 8000c16:	f002 f98f 	bl	8002f38 <HAL_RCC_OscConfig>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000c20:	f000 f946 	bl	8000eb0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000c24:	f002 f938 	bl	8002e98 <HAL_PWREx_EnableOverDrive>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000c2e:	f000 f93f 	bl	8000eb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c32:	230f      	movs	r3, #15
 8000c34:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c36:	2302      	movs	r3, #2
 8000c38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c42:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c48:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000c4a:	f107 030c 	add.w	r3, r7, #12
 8000c4e:	2103      	movs	r1, #3
 8000c50:	4618      	mov	r0, r3
 8000c52:	f002 fc15 	bl	8003480 <HAL_RCC_ClockConfig>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000c5c:	f000 f928 	bl	8000eb0 <Error_Handler>
  }
}
 8000c60:	bf00      	nop
 8000c62:	3750      	adds	r7, #80	@ 0x50
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	40023800 	.word	0x40023800
 8000c6c:	40007000 	.word	0x40007000

08000c70 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c74:	4b1b      	ldr	r3, [pc, #108]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000c76:	4a1c      	ldr	r2, [pc, #112]	@ (8000ce8 <MX_SPI1_Init+0x78>)
 8000c78:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000c7c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c80:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c82:	4b18      	ldr	r3, [pc, #96]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c88:	4b16      	ldr	r3, [pc, #88]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000c8a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000c8e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c90:	4b14      	ldr	r3, [pc, #80]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c96:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000c9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ca2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000ca6:	2220      	movs	r2, #32
 8000ca8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000caa:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000cbc:	4b09      	ldr	r3, [pc, #36]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000cbe:	2207      	movs	r2, #7
 8000cc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cc2:	4b08      	ldr	r3, [pc, #32]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cc8:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000cca:	2208      	movs	r2, #8
 8000ccc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000cce:	4805      	ldr	r0, [pc, #20]	@ (8000ce4 <MX_SPI1_Init+0x74>)
 8000cd0:	f003 f91c 	bl	8003f0c <HAL_SPI_Init>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000cda:	f000 f8e9 	bl	8000eb0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	200001a8 	.word	0x200001a8
 8000ce8:	40013000 	.word	0x40013000

08000cec <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000cf2:	4a1c      	ldr	r2, [pc, #112]	@ (8000d64 <MX_SPI2_Init+0x78>)
 8000cf4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000cf6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000cf8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000cfc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000cfe:	4b18      	ldr	r3, [pc, #96]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d04:	4b16      	ldr	r3, [pc, #88]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000d06:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000d0a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d0c:	4b14      	ldr	r3, [pc, #80]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d12:	4b13      	ldr	r3, [pc, #76]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000d18:	4b11      	ldr	r3, [pc, #68]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000d1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d1e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000d20:	4b0f      	ldr	r3, [pc, #60]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000d22:	2238      	movs	r2, #56	@ 0x38
 8000d24:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d26:	4b0e      	ldr	r3, [pc, #56]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d32:	4b0b      	ldr	r3, [pc, #44]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000d38:	4b09      	ldr	r3, [pc, #36]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000d3a:	2207      	movs	r2, #7
 8000d3c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d3e:	4b08      	ldr	r3, [pc, #32]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d44:	4b06      	ldr	r3, [pc, #24]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000d46:	2208      	movs	r2, #8
 8000d48:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000d4a:	4805      	ldr	r0, [pc, #20]	@ (8000d60 <MX_SPI2_Init+0x74>)
 8000d4c:	f003 f8de 	bl	8003f0c <HAL_SPI_Init>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000d56:	f000 f8ab 	bl	8000eb0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000d5a:	bf00      	nop
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	2000020c 	.word	0x2000020c
 8000d64:	40003800 	.word	0x40003800

08000d68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08a      	sub	sp, #40	@ 0x28
 8000d6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6e:	f107 0314 	add.w	r3, r7, #20
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
 8000d7c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d7e:	4b48      	ldr	r3, [pc, #288]	@ (8000ea0 <MX_GPIO_Init+0x138>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	4a47      	ldr	r2, [pc, #284]	@ (8000ea0 <MX_GPIO_Init+0x138>)
 8000d84:	f043 0304 	orr.w	r3, r3, #4
 8000d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d8a:	4b45      	ldr	r3, [pc, #276]	@ (8000ea0 <MX_GPIO_Init+0x138>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	f003 0304 	and.w	r3, r3, #4
 8000d92:	613b      	str	r3, [r7, #16]
 8000d94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d96:	4b42      	ldr	r3, [pc, #264]	@ (8000ea0 <MX_GPIO_Init+0x138>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9a:	4a41      	ldr	r2, [pc, #260]	@ (8000ea0 <MX_GPIO_Init+0x138>)
 8000d9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da2:	4b3f      	ldr	r3, [pc, #252]	@ (8000ea0 <MX_GPIO_Init+0x138>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dae:	4b3c      	ldr	r3, [pc, #240]	@ (8000ea0 <MX_GPIO_Init+0x138>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db2:	4a3b      	ldr	r2, [pc, #236]	@ (8000ea0 <MX_GPIO_Init+0x138>)
 8000db4:	f043 0301 	orr.w	r3, r3, #1
 8000db8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dba:	4b39      	ldr	r3, [pc, #228]	@ (8000ea0 <MX_GPIO_Init+0x138>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	60bb      	str	r3, [r7, #8]
 8000dc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc6:	4b36      	ldr	r3, [pc, #216]	@ (8000ea0 <MX_GPIO_Init+0x138>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	4a35      	ldr	r2, [pc, #212]	@ (8000ea0 <MX_GPIO_Init+0x138>)
 8000dcc:	f043 0302 	orr.w	r3, r3, #2
 8000dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd2:	4b33      	ldr	r3, [pc, #204]	@ (8000ea0 <MX_GPIO_Init+0x138>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	f003 0302 	and.w	r3, r3, #2
 8000dda:	607b      	str	r3, [r7, #4]
 8000ddc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LORA_RESET_Pin|PIN_LED2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8000dde:	2200      	movs	r2, #0
 8000de0:	2158      	movs	r1, #88	@ 0x58
 8000de2:	4830      	ldr	r0, [pc, #192]	@ (8000ea4 <MX_GPIO_Init+0x13c>)
 8000de4:	f000 fd70 	bl	80018c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_CS_GPIO_Port, LORA_CS_Pin, GPIO_PIN_SET);
 8000de8:	2201      	movs	r2, #1
 8000dea:	2101      	movs	r1, #1
 8000dec:	482e      	ldr	r0, [pc, #184]	@ (8000ea8 <MX_GPIO_Init+0x140>)
 8000dee:	f000 fd6b 	bl	80018c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	2101      	movs	r1, #1
 8000df6:	482d      	ldr	r0, [pc, #180]	@ (8000eac <MX_GPIO_Init+0x144>)
 8000df8:	f000 fd66 	bl	80018c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LORA_RESET_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = LORA_RESET_Pin|SD_CS_Pin;
 8000dfc:	2348      	movs	r3, #72	@ 0x48
 8000dfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e00:	2301      	movs	r3, #1
 8000e02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e04:	2301      	movs	r3, #1
 8000e06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e0c:	f107 0314 	add.w	r3, r7, #20
 8000e10:	4619      	mov	r1, r3
 8000e12:	4824      	ldr	r0, [pc, #144]	@ (8000ea4 <MX_GPIO_Init+0x13c>)
 8000e14:	f000 fbbc 	bl	8001590 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e20:	2301      	movs	r3, #1
 8000e22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e24:	2300      	movs	r3, #0
 8000e26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LORA_CS_GPIO_Port, &GPIO_InitStruct);
 8000e28:	f107 0314 	add.w	r3, r7, #20
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	481e      	ldr	r0, [pc, #120]	@ (8000ea8 <MX_GPIO_Init+0x140>)
 8000e30:	f000 fbae 	bl	8001590 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 8000e34:	2310      	movs	r3, #16
 8000e36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e38:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	4619      	mov	r1, r3
 8000e48:	4817      	ldr	r0, [pc, #92]	@ (8000ea8 <MX_GPIO_Init+0x140>)
 8000e4a:	f000 fba1 	bl	8001590 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 8000e4e:	2310      	movs	r3, #16
 8000e50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e52:	2301      	movs	r3, #1
 8000e54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 8000e5e:	f107 0314 	add.w	r3, r7, #20
 8000e62:	4619      	mov	r1, r3
 8000e64:	480f      	ldr	r0, [pc, #60]	@ (8000ea4 <MX_GPIO_Init+0x13c>)
 8000e66:	f000 fb93 	bl	8001590 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED1_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e76:	2300      	movs	r3, #0
 8000e78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED1_GPIO_Port, &GPIO_InitStruct);
 8000e7a:	f107 0314 	add.w	r3, r7, #20
 8000e7e:	4619      	mov	r1, r3
 8000e80:	480a      	ldr	r0, [pc, #40]	@ (8000eac <MX_GPIO_Init+0x144>)
 8000e82:	f000 fb85 	bl	8001590 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2100      	movs	r1, #0
 8000e8a:	200a      	movs	r0, #10
 8000e8c:	f000 fb49 	bl	8001522 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000e90:	200a      	movs	r0, #10
 8000e92:	f000 fb62 	bl	800155a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e96:	bf00      	nop
 8000e98:	3728      	adds	r7, #40	@ 0x28
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40023800 	.word	0x40023800
 8000ea4:	40020800 	.word	0x40020800
 8000ea8:	40020000 	.word	0x40020000
 8000eac:	40020400 	.word	0x40020400

08000eb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb4:	b672      	cpsid	i
}
 8000eb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eb8:	bf00      	nop
 8000eba:	e7fd      	b.n	8000eb8 <Error_Handler+0x8>

08000ebc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f00 <HAL_MspInit+0x44>)
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec6:	4a0e      	ldr	r2, [pc, #56]	@ (8000f00 <HAL_MspInit+0x44>)
 8000ec8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ecc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ece:	4b0c      	ldr	r3, [pc, #48]	@ (8000f00 <HAL_MspInit+0x44>)
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eda:	4b09      	ldr	r3, [pc, #36]	@ (8000f00 <HAL_MspInit+0x44>)
 8000edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ede:	4a08      	ldr	r2, [pc, #32]	@ (8000f00 <HAL_MspInit+0x44>)
 8000ee0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ee4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ee6:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <HAL_MspInit+0x44>)
 8000ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eee:	603b      	str	r3, [r7, #0]
 8000ef0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	40023800 	.word	0x40023800

08000f04 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08c      	sub	sp, #48	@ 0x30
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0c:	f107 031c 	add.w	r3, r7, #28
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]
 8000f1a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a3c      	ldr	r2, [pc, #240]	@ (8001014 <HAL_SPI_MspInit+0x110>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d128      	bne.n	8000f78 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f26:	4b3c      	ldr	r3, [pc, #240]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2a:	4a3b      	ldr	r2, [pc, #236]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000f2c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f30:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f32:	4b39      	ldr	r3, [pc, #228]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f3a:	61bb      	str	r3, [r7, #24]
 8000f3c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3e:	4b36      	ldr	r3, [pc, #216]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f42:	4a35      	ldr	r2, [pc, #212]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f4a:	4b33      	ldr	r3, [pc, #204]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	617b      	str	r3, [r7, #20]
 8000f54:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f56:	23e0      	movs	r3, #224	@ 0xe0
 8000f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f62:	2303      	movs	r3, #3
 8000f64:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f66:	2305      	movs	r3, #5
 8000f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6a:	f107 031c 	add.w	r3, r7, #28
 8000f6e:	4619      	mov	r1, r3
 8000f70:	482a      	ldr	r0, [pc, #168]	@ (800101c <HAL_SPI_MspInit+0x118>)
 8000f72:	f000 fb0d 	bl	8001590 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000f76:	e049      	b.n	800100c <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a28      	ldr	r2, [pc, #160]	@ (8001020 <HAL_SPI_MspInit+0x11c>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d144      	bne.n	800100c <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000f82:	4b25      	ldr	r3, [pc, #148]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f86:	4a24      	ldr	r2, [pc, #144]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000f88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f8e:	4b22      	ldr	r3, [pc, #136]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f96:	613b      	str	r3, [r7, #16]
 8000f98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	4a1e      	ldr	r2, [pc, #120]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000fa0:	f043 0304 	orr.w	r3, r3, #4
 8000fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa6:	4b1c      	ldr	r3, [pc, #112]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000faa:	f003 0304 	and.w	r3, r3, #4
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb2:	4b19      	ldr	r3, [pc, #100]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb6:	4a18      	ldr	r2, [pc, #96]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000fb8:	f043 0302 	orr.w	r3, r3, #2
 8000fbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fbe:	4b16      	ldr	r3, [pc, #88]	@ (8001018 <HAL_SPI_MspInit+0x114>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc2:	f003 0302 	and.w	r3, r3, #2
 8000fc6:	60bb      	str	r3, [r7, #8]
 8000fc8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000fca:	2306      	movs	r3, #6
 8000fcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000fda:	2305      	movs	r3, #5
 8000fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fde:	f107 031c 	add.w	r3, r7, #28
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	480f      	ldr	r0, [pc, #60]	@ (8001024 <HAL_SPI_MspInit+0x120>)
 8000fe6:	f000 fad3 	bl	8001590 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000fea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ffc:	2305      	movs	r3, #5
 8000ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001000:	f107 031c 	add.w	r3, r7, #28
 8001004:	4619      	mov	r1, r3
 8001006:	4808      	ldr	r0, [pc, #32]	@ (8001028 <HAL_SPI_MspInit+0x124>)
 8001008:	f000 fac2 	bl	8001590 <HAL_GPIO_Init>
}
 800100c:	bf00      	nop
 800100e:	3730      	adds	r7, #48	@ 0x30
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	40013000 	.word	0x40013000
 8001018:	40023800 	.word	0x40023800
 800101c:	40020000 	.word	0x40020000
 8001020:	40003800 	.word	0x40003800
 8001024:	40020800 	.word	0x40020800
 8001028:	40020400 	.word	0x40020400

0800102c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001030:	bf00      	nop
 8001032:	e7fd      	b.n	8001030 <NMI_Handler+0x4>

08001034 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001038:	bf00      	nop
 800103a:	e7fd      	b.n	8001038 <HardFault_Handler+0x4>

0800103c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001040:	bf00      	nop
 8001042:	e7fd      	b.n	8001040 <MemManage_Handler+0x4>

08001044 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001048:	bf00      	nop
 800104a:	e7fd      	b.n	8001048 <BusFault_Handler+0x4>

0800104c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001050:	bf00      	nop
 8001052:	e7fd      	b.n	8001050 <UsageFault_Handler+0x4>

08001054 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001058:	bf00      	nop
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001062:	b480      	push	{r7}
 8001064:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001066:	bf00      	nop
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001074:	bf00      	nop
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr

0800107e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800107e:	b580      	push	{r7, lr}
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001082:	f000 f92f 	bl	80012e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}

0800108a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 800108e:	2010      	movs	r0, #16
 8001090:	f000 fc4e 	bl	8001930 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001094:	bf00      	nop
 8001096:	bd80      	pop	{r7, pc}

08001098 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800109c:	4802      	ldr	r0, [pc, #8]	@ (80010a8 <OTG_FS_IRQHandler+0x10>)
 800109e:	f000 fd97 	bl	8001bd0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80010a2:	bf00      	nop
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	2000176c 	.word	0x2000176c

080010ac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b086      	sub	sp, #24
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]
 80010bc:	e00a      	b.n	80010d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010be:	f3af 8000 	nop.w
 80010c2:	4601      	mov	r1, r0
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	1c5a      	adds	r2, r3, #1
 80010c8:	60ba      	str	r2, [r7, #8]
 80010ca:	b2ca      	uxtb	r2, r1
 80010cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	3301      	adds	r3, #1
 80010d2:	617b      	str	r3, [r7, #20]
 80010d4:	697a      	ldr	r2, [r7, #20]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	429a      	cmp	r2, r3
 80010da:	dbf0      	blt.n	80010be <_read+0x12>
  }

  return len;
 80010dc:	687b      	ldr	r3, [r7, #4]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3718      	adds	r7, #24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b086      	sub	sp, #24
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	60f8      	str	r0, [r7, #12]
 80010ee:	60b9      	str	r1, [r7, #8]
 80010f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f2:	2300      	movs	r3, #0
 80010f4:	617b      	str	r3, [r7, #20]
 80010f6:	e009      	b.n	800110c <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	1c5a      	adds	r2, r3, #1
 80010fc:	60ba      	str	r2, [r7, #8]
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	4618      	mov	r0, r3
 8001102:	f007 fbde 	bl	80088c2 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	3301      	adds	r3, #1
 800110a:	617b      	str	r3, [r7, #20]
 800110c:	697a      	ldr	r2, [r7, #20]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	429a      	cmp	r2, r3
 8001112:	dbf1      	blt.n	80010f8 <_write+0x12>
  }
  return len;
 8001114:	687b      	ldr	r3, [r7, #4]
}
 8001116:	4618      	mov	r0, r3
 8001118:	3718      	adds	r7, #24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <_close>:

int _close(int file)
{
 800111e:	b480      	push	{r7}
 8001120:	b083      	sub	sp, #12
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001126:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800112a:	4618      	mov	r0, r3
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001136:	b480      	push	{r7}
 8001138:	b083      	sub	sp, #12
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
 800113e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001146:	605a      	str	r2, [r3, #4]
  return 0;
 8001148:	2300      	movs	r3, #0
}
 800114a:	4618      	mov	r0, r3
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <_isatty>:

int _isatty(int file)
{
 8001156:	b480      	push	{r7}
 8001158:	b083      	sub	sp, #12
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800115e:	2301      	movs	r3, #1
}
 8001160:	4618      	mov	r0, r3
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	3714      	adds	r7, #20
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
	...

08001188 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001190:	4a14      	ldr	r2, [pc, #80]	@ (80011e4 <_sbrk+0x5c>)
 8001192:	4b15      	ldr	r3, [pc, #84]	@ (80011e8 <_sbrk+0x60>)
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800119c:	4b13      	ldr	r3, [pc, #76]	@ (80011ec <_sbrk+0x64>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d102      	bne.n	80011aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011a4:	4b11      	ldr	r3, [pc, #68]	@ (80011ec <_sbrk+0x64>)
 80011a6:	4a12      	ldr	r2, [pc, #72]	@ (80011f0 <_sbrk+0x68>)
 80011a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011aa:	4b10      	ldr	r3, [pc, #64]	@ (80011ec <_sbrk+0x64>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4413      	add	r3, r2
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d207      	bcs.n	80011c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011b8:	f008 fa26 	bl	8009608 <__errno>
 80011bc:	4603      	mov	r3, r0
 80011be:	220c      	movs	r2, #12
 80011c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011c6:	e009      	b.n	80011dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011c8:	4b08      	ldr	r3, [pc, #32]	@ (80011ec <_sbrk+0x64>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011ce:	4b07      	ldr	r3, [pc, #28]	@ (80011ec <_sbrk+0x64>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4413      	add	r3, r2
 80011d6:	4a05      	ldr	r2, [pc, #20]	@ (80011ec <_sbrk+0x64>)
 80011d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011da:	68fb      	ldr	r3, [r7, #12]
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3718      	adds	r7, #24
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	20040000 	.word	0x20040000
 80011e8:	00000400 	.word	0x00000400
 80011ec:	20000270 	.word	0x20000270
 80011f0:	20001d98 	.word	0x20001d98

080011f4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011f8:	4b06      	ldr	r3, [pc, #24]	@ (8001214 <SystemInit+0x20>)
 80011fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011fe:	4a05      	ldr	r2, [pc, #20]	@ (8001214 <SystemInit+0x20>)
 8001200:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001204:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001218:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001250 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 800121c:	f7ff ffea 	bl	80011f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001220:	480c      	ldr	r0, [pc, #48]	@ (8001254 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001222:	490d      	ldr	r1, [pc, #52]	@ (8001258 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001224:	4a0d      	ldr	r2, [pc, #52]	@ (800125c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001226:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001228:	e002      	b.n	8001230 <LoopCopyDataInit>

0800122a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800122a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800122c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800122e:	3304      	adds	r3, #4

08001230 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001230:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001232:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001234:	d3f9      	bcc.n	800122a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001236:	4a0a      	ldr	r2, [pc, #40]	@ (8001260 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001238:	4c0a      	ldr	r4, [pc, #40]	@ (8001264 <LoopFillZerobss+0x22>)
  movs r3, #0
 800123a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800123c:	e001      	b.n	8001242 <LoopFillZerobss>

0800123e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800123e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001240:	3204      	adds	r2, #4

08001242 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001242:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001244:	d3fb      	bcc.n	800123e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001246:	f008 f9e5 	bl	8009614 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800124a:	f7ff fc55 	bl	8000af8 <main>
  bx  lr    
 800124e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001250:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001254:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001258:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 800125c:	08009c60 	.word	0x08009c60
  ldr r2, =_sbss
 8001260:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 8001264:	20001d98 	.word	0x20001d98

08001268 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001268:	e7fe      	b.n	8001268 <ADC_IRQHandler>

0800126a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800126a:	b580      	push	{r7, lr}
 800126c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800126e:	2003      	movs	r0, #3
 8001270:	f000 f94c 	bl	800150c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001274:	200f      	movs	r0, #15
 8001276:	f000 f805 	bl	8001284 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800127a:	f7ff fe1f 	bl	8000ebc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	bd80      	pop	{r7, pc}

08001284 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800128c:	4b12      	ldr	r3, [pc, #72]	@ (80012d8 <HAL_InitTick+0x54>)
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	4b12      	ldr	r3, [pc, #72]	@ (80012dc <HAL_InitTick+0x58>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	4619      	mov	r1, r3
 8001296:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800129a:	fbb3 f3f1 	udiv	r3, r3, r1
 800129e:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a2:	4618      	mov	r0, r3
 80012a4:	f000 f967 	bl	8001576 <HAL_SYSTICK_Config>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e00e      	b.n	80012d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2b0f      	cmp	r3, #15
 80012b6:	d80a      	bhi.n	80012ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012b8:	2200      	movs	r2, #0
 80012ba:	6879      	ldr	r1, [r7, #4]
 80012bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80012c0:	f000 f92f 	bl	8001522 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012c4:	4a06      	ldr	r2, [pc, #24]	@ (80012e0 <HAL_InitTick+0x5c>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
 80012cc:	e000      	b.n	80012d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	2000000c 	.word	0x2000000c
 80012dc:	20000014 	.word	0x20000014
 80012e0:	20000010 	.word	0x20000010

080012e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012e8:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <HAL_IncTick+0x20>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <HAL_IncTick+0x24>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4413      	add	r3, r2
 80012f4:	4a04      	ldr	r2, [pc, #16]	@ (8001308 <HAL_IncTick+0x24>)
 80012f6:	6013      	str	r3, [r2, #0]
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20000014 	.word	0x20000014
 8001308:	20000274 	.word	0x20000274

0800130c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  return uwTick;
 8001310:	4b03      	ldr	r3, [pc, #12]	@ (8001320 <HAL_GetTick+0x14>)
 8001312:	681b      	ldr	r3, [r3, #0]
}
 8001314:	4618      	mov	r0, r3
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	20000274 	.word	0x20000274

08001324 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800132c:	f7ff ffee 	bl	800130c <HAL_GetTick>
 8001330:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800133c:	d005      	beq.n	800134a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800133e:	4b0a      	ldr	r3, [pc, #40]	@ (8001368 <HAL_Delay+0x44>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	461a      	mov	r2, r3
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	4413      	add	r3, r2
 8001348:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800134a:	bf00      	nop
 800134c:	f7ff ffde 	bl	800130c <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	68fa      	ldr	r2, [r7, #12]
 8001358:	429a      	cmp	r2, r3
 800135a:	d8f7      	bhi.n	800134c <HAL_Delay+0x28>
  {
  }
}
 800135c:	bf00      	nop
 800135e:	bf00      	nop
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000014 	.word	0x20000014

0800136c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800136c:	b480      	push	{r7}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f003 0307 	and.w	r3, r3, #7
 800137a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800137c:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <__NVIC_SetPriorityGrouping+0x40>)
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001382:	68ba      	ldr	r2, [r7, #8]
 8001384:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001388:	4013      	ands	r3, r2
 800138a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <__NVIC_SetPriorityGrouping+0x44>)
 8001396:	4313      	orrs	r3, r2
 8001398:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800139a:	4a04      	ldr	r2, [pc, #16]	@ (80013ac <__NVIC_SetPriorityGrouping+0x40>)
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	60d3      	str	r3, [r2, #12]
}
 80013a0:	bf00      	nop
 80013a2:	3714      	adds	r7, #20
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr
 80013ac:	e000ed00 	.word	0xe000ed00
 80013b0:	05fa0000 	.word	0x05fa0000

080013b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b8:	4b04      	ldr	r3, [pc, #16]	@ (80013cc <__NVIC_GetPriorityGrouping+0x18>)
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	0a1b      	lsrs	r3, r3, #8
 80013be:	f003 0307 	and.w	r3, r3, #7
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	e000ed00 	.word	0xe000ed00

080013d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	db0b      	blt.n	80013fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	f003 021f 	and.w	r2, r3, #31
 80013e8:	4907      	ldr	r1, [pc, #28]	@ (8001408 <__NVIC_EnableIRQ+0x38>)
 80013ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ee:	095b      	lsrs	r3, r3, #5
 80013f0:	2001      	movs	r0, #1
 80013f2:	fa00 f202 	lsl.w	r2, r0, r2
 80013f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	e000e100 	.word	0xe000e100

0800140c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	6039      	str	r1, [r7, #0]
 8001416:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141c:	2b00      	cmp	r3, #0
 800141e:	db0a      	blt.n	8001436 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	b2da      	uxtb	r2, r3
 8001424:	490c      	ldr	r1, [pc, #48]	@ (8001458 <__NVIC_SetPriority+0x4c>)
 8001426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142a:	0112      	lsls	r2, r2, #4
 800142c:	b2d2      	uxtb	r2, r2
 800142e:	440b      	add	r3, r1
 8001430:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001434:	e00a      	b.n	800144c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	b2da      	uxtb	r2, r3
 800143a:	4908      	ldr	r1, [pc, #32]	@ (800145c <__NVIC_SetPriority+0x50>)
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	f003 030f 	and.w	r3, r3, #15
 8001442:	3b04      	subs	r3, #4
 8001444:	0112      	lsls	r2, r2, #4
 8001446:	b2d2      	uxtb	r2, r2
 8001448:	440b      	add	r3, r1
 800144a:	761a      	strb	r2, [r3, #24]
}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	e000e100 	.word	0xe000e100
 800145c:	e000ed00 	.word	0xe000ed00

08001460 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001460:	b480      	push	{r7}
 8001462:	b089      	sub	sp, #36	@ 0x24
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	f1c3 0307 	rsb	r3, r3, #7
 800147a:	2b04      	cmp	r3, #4
 800147c:	bf28      	it	cs
 800147e:	2304      	movcs	r3, #4
 8001480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	3304      	adds	r3, #4
 8001486:	2b06      	cmp	r3, #6
 8001488:	d902      	bls.n	8001490 <NVIC_EncodePriority+0x30>
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	3b03      	subs	r3, #3
 800148e:	e000      	b.n	8001492 <NVIC_EncodePriority+0x32>
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001494:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	fa02 f303 	lsl.w	r3, r2, r3
 800149e:	43da      	mvns	r2, r3
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	401a      	ands	r2, r3
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	fa01 f303 	lsl.w	r3, r1, r3
 80014b2:	43d9      	mvns	r1, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b8:	4313      	orrs	r3, r2
         );
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3724      	adds	r7, #36	@ 0x24
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
	...

080014c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	3b01      	subs	r3, #1
 80014d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014d8:	d301      	bcc.n	80014de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014da:	2301      	movs	r3, #1
 80014dc:	e00f      	b.n	80014fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014de:	4a0a      	ldr	r2, [pc, #40]	@ (8001508 <SysTick_Config+0x40>)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	3b01      	subs	r3, #1
 80014e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014e6:	210f      	movs	r1, #15
 80014e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014ec:	f7ff ff8e 	bl	800140c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014f0:	4b05      	ldr	r3, [pc, #20]	@ (8001508 <SysTick_Config+0x40>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014f6:	4b04      	ldr	r3, [pc, #16]	@ (8001508 <SysTick_Config+0x40>)
 80014f8:	2207      	movs	r2, #7
 80014fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	e000e010 	.word	0xe000e010

0800150c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff ff29 	bl	800136c <__NVIC_SetPriorityGrouping>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001522:	b580      	push	{r7, lr}
 8001524:	b086      	sub	sp, #24
 8001526:	af00      	add	r7, sp, #0
 8001528:	4603      	mov	r3, r0
 800152a:	60b9      	str	r1, [r7, #8]
 800152c:	607a      	str	r2, [r7, #4]
 800152e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001534:	f7ff ff3e 	bl	80013b4 <__NVIC_GetPriorityGrouping>
 8001538:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	68b9      	ldr	r1, [r7, #8]
 800153e:	6978      	ldr	r0, [r7, #20]
 8001540:	f7ff ff8e 	bl	8001460 <NVIC_EncodePriority>
 8001544:	4602      	mov	r2, r0
 8001546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800154a:	4611      	mov	r1, r2
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff5d 	bl	800140c <__NVIC_SetPriority>
}
 8001552:	bf00      	nop
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b082      	sub	sp, #8
 800155e:	af00      	add	r7, sp, #0
 8001560:	4603      	mov	r3, r0
 8001562:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff ff31 	bl	80013d0 <__NVIC_EnableIRQ>
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b082      	sub	sp, #8
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f7ff ffa2 	bl	80014c8 <SysTick_Config>
 8001584:	4603      	mov	r3, r0
}
 8001586:	4618      	mov	r0, r3
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
	...

08001590 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001590:	b480      	push	{r7}
 8001592:	b089      	sub	sp, #36	@ 0x24
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80015a2:	2300      	movs	r3, #0
 80015a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80015aa:	2300      	movs	r3, #0
 80015ac:	61fb      	str	r3, [r7, #28]
 80015ae:	e169      	b.n	8001884 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80015b0:	2201      	movs	r2, #1
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	697a      	ldr	r2, [r7, #20]
 80015c0:	4013      	ands	r3, r2
 80015c2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	f040 8158 	bne.w	800187e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f003 0303 	and.w	r3, r3, #3
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d005      	beq.n	80015e6 <HAL_GPIO_Init+0x56>
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f003 0303 	and.w	r3, r3, #3
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d130      	bne.n	8001648 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	2203      	movs	r2, #3
 80015f2:	fa02 f303 	lsl.w	r3, r2, r3
 80015f6:	43db      	mvns	r3, r3
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	4013      	ands	r3, r2
 80015fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	68da      	ldr	r2, [r3, #12]
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	fa02 f303 	lsl.w	r3, r2, r3
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	4313      	orrs	r3, r2
 800160e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	69ba      	ldr	r2, [r7, #24]
 8001614:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800161c:	2201      	movs	r2, #1
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	fa02 f303 	lsl.w	r3, r2, r3
 8001624:	43db      	mvns	r3, r3
 8001626:	69ba      	ldr	r2, [r7, #24]
 8001628:	4013      	ands	r3, r2
 800162a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	091b      	lsrs	r3, r3, #4
 8001632:	f003 0201 	and.w	r2, r3, #1
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	fa02 f303 	lsl.w	r3, r2, r3
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	4313      	orrs	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f003 0303 	and.w	r3, r3, #3
 8001650:	2b03      	cmp	r3, #3
 8001652:	d017      	beq.n	8001684 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	2203      	movs	r2, #3
 8001660:	fa02 f303 	lsl.w	r3, r2, r3
 8001664:	43db      	mvns	r3, r3
 8001666:	69ba      	ldr	r2, [r7, #24]
 8001668:	4013      	ands	r3, r2
 800166a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	689a      	ldr	r2, [r3, #8]
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	4313      	orrs	r3, r2
 800167c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f003 0303 	and.w	r3, r3, #3
 800168c:	2b02      	cmp	r3, #2
 800168e:	d123      	bne.n	80016d8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	08da      	lsrs	r2, r3, #3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	3208      	adds	r2, #8
 8001698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800169c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	f003 0307 	and.w	r3, r3, #7
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	220f      	movs	r2, #15
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	43db      	mvns	r3, r3
 80016ae:	69ba      	ldr	r2, [r7, #24]
 80016b0:	4013      	ands	r3, r2
 80016b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	691a      	ldr	r2, [r3, #16]
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	f003 0307 	and.w	r3, r3, #7
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	08da      	lsrs	r2, r3, #3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	3208      	adds	r2, #8
 80016d2:	69b9      	ldr	r1, [r7, #24]
 80016d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	2203      	movs	r2, #3
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	43db      	mvns	r3, r3
 80016ea:	69ba      	ldr	r2, [r7, #24]
 80016ec:	4013      	ands	r3, r2
 80016ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f003 0203 	and.w	r2, r3, #3
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	005b      	lsls	r3, r3, #1
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	4313      	orrs	r3, r2
 8001704:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	69ba      	ldr	r2, [r7, #24]
 800170a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001714:	2b00      	cmp	r3, #0
 8001716:	f000 80b2 	beq.w	800187e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800171a:	4b60      	ldr	r3, [pc, #384]	@ (800189c <HAL_GPIO_Init+0x30c>)
 800171c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800171e:	4a5f      	ldr	r2, [pc, #380]	@ (800189c <HAL_GPIO_Init+0x30c>)
 8001720:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001724:	6453      	str	r3, [r2, #68]	@ 0x44
 8001726:	4b5d      	ldr	r3, [pc, #372]	@ (800189c <HAL_GPIO_Init+0x30c>)
 8001728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001732:	4a5b      	ldr	r2, [pc, #364]	@ (80018a0 <HAL_GPIO_Init+0x310>)
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	089b      	lsrs	r3, r3, #2
 8001738:	3302      	adds	r3, #2
 800173a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800173e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	f003 0303 	and.w	r3, r3, #3
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	220f      	movs	r2, #15
 800174a:	fa02 f303 	lsl.w	r3, r2, r3
 800174e:	43db      	mvns	r3, r3
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	4013      	ands	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a52      	ldr	r2, [pc, #328]	@ (80018a4 <HAL_GPIO_Init+0x314>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d02b      	beq.n	80017b6 <HAL_GPIO_Init+0x226>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a51      	ldr	r2, [pc, #324]	@ (80018a8 <HAL_GPIO_Init+0x318>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d025      	beq.n	80017b2 <HAL_GPIO_Init+0x222>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4a50      	ldr	r2, [pc, #320]	@ (80018ac <HAL_GPIO_Init+0x31c>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d01f      	beq.n	80017ae <HAL_GPIO_Init+0x21e>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4a4f      	ldr	r2, [pc, #316]	@ (80018b0 <HAL_GPIO_Init+0x320>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d019      	beq.n	80017aa <HAL_GPIO_Init+0x21a>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4a4e      	ldr	r2, [pc, #312]	@ (80018b4 <HAL_GPIO_Init+0x324>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d013      	beq.n	80017a6 <HAL_GPIO_Init+0x216>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a4d      	ldr	r2, [pc, #308]	@ (80018b8 <HAL_GPIO_Init+0x328>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d00d      	beq.n	80017a2 <HAL_GPIO_Init+0x212>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4a4c      	ldr	r2, [pc, #304]	@ (80018bc <HAL_GPIO_Init+0x32c>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d007      	beq.n	800179e <HAL_GPIO_Init+0x20e>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a4b      	ldr	r2, [pc, #300]	@ (80018c0 <HAL_GPIO_Init+0x330>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d101      	bne.n	800179a <HAL_GPIO_Init+0x20a>
 8001796:	2307      	movs	r3, #7
 8001798:	e00e      	b.n	80017b8 <HAL_GPIO_Init+0x228>
 800179a:	2308      	movs	r3, #8
 800179c:	e00c      	b.n	80017b8 <HAL_GPIO_Init+0x228>
 800179e:	2306      	movs	r3, #6
 80017a0:	e00a      	b.n	80017b8 <HAL_GPIO_Init+0x228>
 80017a2:	2305      	movs	r3, #5
 80017a4:	e008      	b.n	80017b8 <HAL_GPIO_Init+0x228>
 80017a6:	2304      	movs	r3, #4
 80017a8:	e006      	b.n	80017b8 <HAL_GPIO_Init+0x228>
 80017aa:	2303      	movs	r3, #3
 80017ac:	e004      	b.n	80017b8 <HAL_GPIO_Init+0x228>
 80017ae:	2302      	movs	r3, #2
 80017b0:	e002      	b.n	80017b8 <HAL_GPIO_Init+0x228>
 80017b2:	2301      	movs	r3, #1
 80017b4:	e000      	b.n	80017b8 <HAL_GPIO_Init+0x228>
 80017b6:	2300      	movs	r3, #0
 80017b8:	69fa      	ldr	r2, [r7, #28]
 80017ba:	f002 0203 	and.w	r2, r2, #3
 80017be:	0092      	lsls	r2, r2, #2
 80017c0:	4093      	lsls	r3, r2
 80017c2:	69ba      	ldr	r2, [r7, #24]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80017c8:	4935      	ldr	r1, [pc, #212]	@ (80018a0 <HAL_GPIO_Init+0x310>)
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	089b      	lsrs	r3, r3, #2
 80017ce:	3302      	adds	r3, #2
 80017d0:	69ba      	ldr	r2, [r7, #24]
 80017d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017d6:	4b3b      	ldr	r3, [pc, #236]	@ (80018c4 <HAL_GPIO_Init+0x334>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	43db      	mvns	r3, r3
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	4013      	ands	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d003      	beq.n	80017fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017fa:	4a32      	ldr	r2, [pc, #200]	@ (80018c4 <HAL_GPIO_Init+0x334>)
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001800:	4b30      	ldr	r3, [pc, #192]	@ (80018c4 <HAL_GPIO_Init+0x334>)
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	43db      	mvns	r3, r3
 800180a:	69ba      	ldr	r2, [r7, #24]
 800180c:	4013      	ands	r3, r2
 800180e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001818:	2b00      	cmp	r3, #0
 800181a:	d003      	beq.n	8001824 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800181c:	69ba      	ldr	r2, [r7, #24]
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	4313      	orrs	r3, r2
 8001822:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001824:	4a27      	ldr	r2, [pc, #156]	@ (80018c4 <HAL_GPIO_Init+0x334>)
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800182a:	4b26      	ldr	r3, [pc, #152]	@ (80018c4 <HAL_GPIO_Init+0x334>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	43db      	mvns	r3, r3
 8001834:	69ba      	ldr	r2, [r7, #24]
 8001836:	4013      	ands	r3, r2
 8001838:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d003      	beq.n	800184e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001846:	69ba      	ldr	r2, [r7, #24]
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	4313      	orrs	r3, r2
 800184c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800184e:	4a1d      	ldr	r2, [pc, #116]	@ (80018c4 <HAL_GPIO_Init+0x334>)
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001854:	4b1b      	ldr	r3, [pc, #108]	@ (80018c4 <HAL_GPIO_Init+0x334>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	43db      	mvns	r3, r3
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	4013      	ands	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d003      	beq.n	8001878 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001870:	69ba      	ldr	r2, [r7, #24]
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	4313      	orrs	r3, r2
 8001876:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001878:	4a12      	ldr	r2, [pc, #72]	@ (80018c4 <HAL_GPIO_Init+0x334>)
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	3301      	adds	r3, #1
 8001882:	61fb      	str	r3, [r7, #28]
 8001884:	69fb      	ldr	r3, [r7, #28]
 8001886:	2b0f      	cmp	r3, #15
 8001888:	f67f ae92 	bls.w	80015b0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800188c:	bf00      	nop
 800188e:	bf00      	nop
 8001890:	3724      	adds	r7, #36	@ 0x24
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	40023800 	.word	0x40023800
 80018a0:	40013800 	.word	0x40013800
 80018a4:	40020000 	.word	0x40020000
 80018a8:	40020400 	.word	0x40020400
 80018ac:	40020800 	.word	0x40020800
 80018b0:	40020c00 	.word	0x40020c00
 80018b4:	40021000 	.word	0x40021000
 80018b8:	40021400 	.word	0x40021400
 80018bc:	40021800 	.word	0x40021800
 80018c0:	40021c00 	.word	0x40021c00
 80018c4:	40013c00 	.word	0x40013c00

080018c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	460b      	mov	r3, r1
 80018d2:	807b      	strh	r3, [r7, #2]
 80018d4:	4613      	mov	r3, r2
 80018d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018d8:	787b      	ldrb	r3, [r7, #1]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d003      	beq.n	80018e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018de:	887a      	ldrh	r2, [r7, #2]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80018e4:	e003      	b.n	80018ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80018e6:	887b      	ldrh	r3, [r7, #2]
 80018e8:	041a      	lsls	r2, r3, #16
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	619a      	str	r2, [r3, #24]
}
 80018ee:	bf00      	nop
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr

080018fa <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018fa:	b480      	push	{r7}
 80018fc:	b085      	sub	sp, #20
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
 8001902:	460b      	mov	r3, r1
 8001904:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800190c:	887a      	ldrh	r2, [r7, #2]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	4013      	ands	r3, r2
 8001912:	041a      	lsls	r2, r3, #16
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	43d9      	mvns	r1, r3
 8001918:	887b      	ldrh	r3, [r7, #2]
 800191a:	400b      	ands	r3, r1
 800191c:	431a      	orrs	r2, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	619a      	str	r2, [r3, #24]
}
 8001922:	bf00      	nop
 8001924:	3714      	adds	r7, #20
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
	...

08001930 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800193a:	4b08      	ldr	r3, [pc, #32]	@ (800195c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800193c:	695a      	ldr	r2, [r3, #20]
 800193e:	88fb      	ldrh	r3, [r7, #6]
 8001940:	4013      	ands	r3, r2
 8001942:	2b00      	cmp	r3, #0
 8001944:	d006      	beq.n	8001954 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001946:	4a05      	ldr	r2, [pc, #20]	@ (800195c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001948:	88fb      	ldrh	r3, [r7, #6]
 800194a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800194c:	88fb      	ldrh	r3, [r7, #6]
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff f8a7 	bl	8000aa2 <HAL_GPIO_EXTI_Callback>
  }
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40013c00 	.word	0x40013c00

08001960 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af02      	add	r7, sp, #8
 8001966:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d101      	bne.n	8001972 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e108      	b.n	8001b84 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b00      	cmp	r3, #0
 8001982:	d106      	bne.n	8001992 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f007 f8d3 	bl	8008b38 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2203      	movs	r2, #3
 8001996:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019a0:	d102      	bne.n	80019a8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f003 fb68 	bl	8005082 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6818      	ldr	r0, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	7c1a      	ldrb	r2, [r3, #16]
 80019ba:	f88d 2000 	strb.w	r2, [sp]
 80019be:	3304      	adds	r3, #4
 80019c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019c2:	f003 fa1f 	bl	8004e04 <USB_CoreInit>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d005      	beq.n	80019d8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2202      	movs	r2, #2
 80019d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e0d5      	b.n	8001b84 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2100      	movs	r1, #0
 80019de:	4618      	mov	r0, r3
 80019e0:	f003 fb60 	bl	80050a4 <USB_SetCurrentMode>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d005      	beq.n	80019f6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2202      	movs	r2, #2
 80019ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e0c6      	b.n	8001b84 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019f6:	2300      	movs	r3, #0
 80019f8:	73fb      	strb	r3, [r7, #15]
 80019fa:	e04a      	b.n	8001a92 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80019fc:	7bfa      	ldrb	r2, [r7, #15]
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	4613      	mov	r3, r2
 8001a02:	00db      	lsls	r3, r3, #3
 8001a04:	4413      	add	r3, r2
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	440b      	add	r3, r1
 8001a0a:	3315      	adds	r3, #21
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a10:	7bfa      	ldrb	r2, [r7, #15]
 8001a12:	6879      	ldr	r1, [r7, #4]
 8001a14:	4613      	mov	r3, r2
 8001a16:	00db      	lsls	r3, r3, #3
 8001a18:	4413      	add	r3, r2
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	440b      	add	r3, r1
 8001a1e:	3314      	adds	r3, #20
 8001a20:	7bfa      	ldrb	r2, [r7, #15]
 8001a22:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001a24:	7bfa      	ldrb	r2, [r7, #15]
 8001a26:	7bfb      	ldrb	r3, [r7, #15]
 8001a28:	b298      	uxth	r0, r3
 8001a2a:	6879      	ldr	r1, [r7, #4]
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	00db      	lsls	r3, r3, #3
 8001a30:	4413      	add	r3, r2
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	440b      	add	r3, r1
 8001a36:	332e      	adds	r3, #46	@ 0x2e
 8001a38:	4602      	mov	r2, r0
 8001a3a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001a3c:	7bfa      	ldrb	r2, [r7, #15]
 8001a3e:	6879      	ldr	r1, [r7, #4]
 8001a40:	4613      	mov	r3, r2
 8001a42:	00db      	lsls	r3, r3, #3
 8001a44:	4413      	add	r3, r2
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	440b      	add	r3, r1
 8001a4a:	3318      	adds	r3, #24
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001a50:	7bfa      	ldrb	r2, [r7, #15]
 8001a52:	6879      	ldr	r1, [r7, #4]
 8001a54:	4613      	mov	r3, r2
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	4413      	add	r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	331c      	adds	r3, #28
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001a64:	7bfa      	ldrb	r2, [r7, #15]
 8001a66:	6879      	ldr	r1, [r7, #4]
 8001a68:	4613      	mov	r3, r2
 8001a6a:	00db      	lsls	r3, r3, #3
 8001a6c:	4413      	add	r3, r2
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	440b      	add	r3, r1
 8001a72:	3320      	adds	r3, #32
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001a78:	7bfa      	ldrb	r2, [r7, #15]
 8001a7a:	6879      	ldr	r1, [r7, #4]
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	00db      	lsls	r3, r3, #3
 8001a80:	4413      	add	r3, r2
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	440b      	add	r3, r1
 8001a86:	3324      	adds	r3, #36	@ 0x24
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a8c:	7bfb      	ldrb	r3, [r7, #15]
 8001a8e:	3301      	adds	r3, #1
 8001a90:	73fb      	strb	r3, [r7, #15]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	791b      	ldrb	r3, [r3, #4]
 8001a96:	7bfa      	ldrb	r2, [r7, #15]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d3af      	bcc.n	80019fc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	73fb      	strb	r3, [r7, #15]
 8001aa0:	e044      	b.n	8001b2c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001aa2:	7bfa      	ldrb	r2, [r7, #15]
 8001aa4:	6879      	ldr	r1, [r7, #4]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	00db      	lsls	r3, r3, #3
 8001aaa:	4413      	add	r3, r2
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	440b      	add	r3, r1
 8001ab0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001ab8:	7bfa      	ldrb	r2, [r7, #15]
 8001aba:	6879      	ldr	r1, [r7, #4]
 8001abc:	4613      	mov	r3, r2
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	4413      	add	r3, r2
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	440b      	add	r3, r1
 8001ac6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001aca:	7bfa      	ldrb	r2, [r7, #15]
 8001acc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ace:	7bfa      	ldrb	r2, [r7, #15]
 8001ad0:	6879      	ldr	r1, [r7, #4]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	00db      	lsls	r3, r3, #3
 8001ad6:	4413      	add	r3, r2
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	440b      	add	r3, r1
 8001adc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001ae4:	7bfa      	ldrb	r2, [r7, #15]
 8001ae6:	6879      	ldr	r1, [r7, #4]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	00db      	lsls	r3, r3, #3
 8001aec:	4413      	add	r3, r2
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	440b      	add	r3, r1
 8001af2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001afa:	7bfa      	ldrb	r2, [r7, #15]
 8001afc:	6879      	ldr	r1, [r7, #4]
 8001afe:	4613      	mov	r3, r2
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	4413      	add	r3, r2
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	440b      	add	r3, r1
 8001b08:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b10:	7bfa      	ldrb	r2, [r7, #15]
 8001b12:	6879      	ldr	r1, [r7, #4]
 8001b14:	4613      	mov	r3, r2
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	4413      	add	r3, r2
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	440b      	add	r3, r1
 8001b1e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b26:	7bfb      	ldrb	r3, [r7, #15]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	73fb      	strb	r3, [r7, #15]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	791b      	ldrb	r3, [r3, #4]
 8001b30:	7bfa      	ldrb	r2, [r7, #15]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d3b5      	bcc.n	8001aa2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6818      	ldr	r0, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	7c1a      	ldrb	r2, [r3, #16]
 8001b3e:	f88d 2000 	strb.w	r2, [sp]
 8001b42:	3304      	adds	r3, #4
 8001b44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b46:	f003 faf9 	bl	800513c <USB_DevInit>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d005      	beq.n	8001b5c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2202      	movs	r2, #2
 8001b54:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e013      	b.n	8001b84 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2201      	movs	r2, #1
 8001b66:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	7b1b      	ldrb	r3, [r3, #12]
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d102      	bne.n	8001b78 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f001 f95c 	bl	8002e30 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f004 fb4e 	bl	800621e <USB_DevDisconnect>

  return HAL_OK;
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3710      	adds	r7, #16
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d101      	bne.n	8001ba2 <HAL_PCD_Start+0x16>
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	e012      	b.n	8001bc8 <HAL_PCD_Start+0x3c>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f003 fa56 	bl	8005060 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f004 fb0f 	bl	80061dc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001bd0:	b590      	push	{r4, r7, lr}
 8001bd2:	b08d      	sub	sp, #52	@ 0x34
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001bde:	6a3b      	ldr	r3, [r7, #32]
 8001be0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f004 fbcd 	bl	8006386 <USB_GetMode>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	f040 84b9 	bne.w	8002566 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f004 fb31 	bl	8006260 <USB_ReadInterrupts>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	f000 84af 	beq.w	8002564 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	0a1b      	lsrs	r3, r3, #8
 8001c10:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f004 fb1e 	bl	8006260 <USB_ReadInterrupts>
 8001c24:	4603      	mov	r3, r0
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d107      	bne.n	8001c3e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	695a      	ldr	r2, [r3, #20]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f002 0202 	and.w	r2, r2, #2
 8001c3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f004 fb0c 	bl	8006260 <USB_ReadInterrupts>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	f003 0310 	and.w	r3, r3, #16
 8001c4e:	2b10      	cmp	r3, #16
 8001c50:	d161      	bne.n	8001d16 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	699a      	ldr	r2, [r3, #24]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f022 0210 	bic.w	r2, r2, #16
 8001c60:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001c62:	6a3b      	ldr	r3, [r7, #32]
 8001c64:	6a1b      	ldr	r3, [r3, #32]
 8001c66:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	f003 020f 	and.w	r2, r3, #15
 8001c6e:	4613      	mov	r3, r2
 8001c70:	00db      	lsls	r3, r3, #3
 8001c72:	4413      	add	r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	3304      	adds	r3, #4
 8001c80:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001c82:	69bb      	ldr	r3, [r7, #24]
 8001c84:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001c88:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001c8c:	d124      	bne.n	8001cd8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001c8e:	69ba      	ldr	r2, [r7, #24]
 8001c90:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001c94:	4013      	ands	r3, r2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d035      	beq.n	8001d06 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	091b      	lsrs	r3, r3, #4
 8001ca2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001ca4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001ca8:	b29b      	uxth	r3, r3
 8001caa:	461a      	mov	r2, r3
 8001cac:	6a38      	ldr	r0, [r7, #32]
 8001cae:	f004 f943 	bl	8005f38 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	68da      	ldr	r2, [r3, #12]
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	091b      	lsrs	r3, r3, #4
 8001cba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cbe:	441a      	add	r2, r3
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	695a      	ldr	r2, [r3, #20]
 8001cc8:	69bb      	ldr	r3, [r7, #24]
 8001cca:	091b      	lsrs	r3, r3, #4
 8001ccc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cd0:	441a      	add	r2, r3
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	615a      	str	r2, [r3, #20]
 8001cd6:	e016      	b.n	8001d06 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001cde:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001ce2:	d110      	bne.n	8001d06 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001cea:	2208      	movs	r2, #8
 8001cec:	4619      	mov	r1, r3
 8001cee:	6a38      	ldr	r0, [r7, #32]
 8001cf0:	f004 f922 	bl	8005f38 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	695a      	ldr	r2, [r3, #20]
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	091b      	lsrs	r3, r3, #4
 8001cfc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d00:	441a      	add	r2, r3
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	699a      	ldr	r2, [r3, #24]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f042 0210 	orr.w	r2, r2, #16
 8001d14:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f004 faa0 	bl	8006260 <USB_ReadInterrupts>
 8001d20:	4603      	mov	r3, r0
 8001d22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d26:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001d2a:	f040 80a7 	bne.w	8001e7c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f004 faa5 	bl	8006286 <USB_ReadDevAllOutEpInterrupt>
 8001d3c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001d3e:	e099      	b.n	8001e74 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f000 808e 	beq.w	8001e68 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d52:	b2d2      	uxtb	r2, r2
 8001d54:	4611      	mov	r1, r2
 8001d56:	4618      	mov	r0, r3
 8001d58:	f004 fac9 	bl	80062ee <USB_ReadDevOutEPInterrupt>
 8001d5c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	f003 0301 	and.w	r3, r3, #1
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d00c      	beq.n	8001d82 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6a:	015a      	lsls	r2, r3, #5
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	4413      	add	r3, r2
 8001d70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d74:	461a      	mov	r2, r3
 8001d76:	2301      	movs	r3, #1
 8001d78:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001d7a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f000 fed1 	bl	8002b24 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	f003 0308 	and.w	r3, r3, #8
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d00c      	beq.n	8001da6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8e:	015a      	lsls	r2, r3, #5
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	4413      	add	r3, r2
 8001d94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d98:	461a      	mov	r2, r3
 8001d9a:	2308      	movs	r3, #8
 8001d9c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001d9e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f000 ffa7 	bl	8002cf4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	f003 0310 	and.w	r3, r3, #16
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d008      	beq.n	8001dc2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db2:	015a      	lsls	r2, r3, #5
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	4413      	add	r3, r2
 8001db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	2310      	movs	r3, #16
 8001dc0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d030      	beq.n	8001e2e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001dcc:	6a3b      	ldr	r3, [r7, #32]
 8001dce:	695b      	ldr	r3, [r3, #20]
 8001dd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dd4:	2b80      	cmp	r3, #128	@ 0x80
 8001dd6:	d109      	bne.n	8001dec <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	69fa      	ldr	r2, [r7, #28]
 8001de2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001de6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dea:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001dec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dee:	4613      	mov	r3, r2
 8001df0:	00db      	lsls	r3, r3, #3
 8001df2:	4413      	add	r3, r2
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	3304      	adds	r3, #4
 8001e00:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	78db      	ldrb	r3, [r3, #3]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d108      	bne.n	8001e1c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	4619      	mov	r1, r3
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f006 ffb2 	bl	8008d80 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1e:	015a      	lsls	r2, r3, #5
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	4413      	add	r3, r2
 8001e24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e28:	461a      	mov	r2, r3
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	f003 0320 	and.w	r3, r3, #32
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d008      	beq.n	8001e4a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e3a:	015a      	lsls	r2, r3, #5
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	4413      	add	r3, r2
 8001e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e44:	461a      	mov	r2, r3
 8001e46:	2320      	movs	r3, #32
 8001e48:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d009      	beq.n	8001e68 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e56:	015a      	lsls	r2, r3, #5
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e60:	461a      	mov	r2, r3
 8001e62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e66:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e70:	085b      	lsrs	r3, r3, #1
 8001e72:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	f47f af62 	bne.w	8001d40 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f004 f9ed 	bl	8006260 <USB_ReadInterrupts>
 8001e86:	4603      	mov	r3, r0
 8001e88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e8c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001e90:	f040 80db 	bne.w	800204a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f004 fa0e 	bl	80062ba <USB_ReadDevAllInEpInterrupt>
 8001e9e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001ea4:	e0cd      	b.n	8002042 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	f000 80c2 	beq.w	8002036 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001eb8:	b2d2      	uxtb	r2, r2
 8001eba:	4611      	mov	r1, r2
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f004 fa34 	bl	800632a <USB_ReadDevInEPInterrupt>
 8001ec2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d057      	beq.n	8001f7e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed0:	f003 030f 	and.w	r3, r3, #15
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ee2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	43db      	mvns	r3, r3
 8001ee8:	69f9      	ldr	r1, [r7, #28]
 8001eea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001eee:	4013      	ands	r3, r2
 8001ef0:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef4:	015a      	lsls	r2, r3, #5
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	4413      	add	r3, r2
 8001efa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001efe:	461a      	mov	r2, r3
 8001f00:	2301      	movs	r3, #1
 8001f02:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	799b      	ldrb	r3, [r3, #6]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d132      	bne.n	8001f72 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001f0c:	6879      	ldr	r1, [r7, #4]
 8001f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f10:	4613      	mov	r3, r2
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	4413      	add	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	440b      	add	r3, r1
 8001f1a:	3320      	adds	r3, #32
 8001f1c:	6819      	ldr	r1, [r3, #0]
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f22:	4613      	mov	r3, r2
 8001f24:	00db      	lsls	r3, r3, #3
 8001f26:	4413      	add	r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	4403      	add	r3, r0
 8001f2c:	331c      	adds	r3, #28
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4419      	add	r1, r3
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f36:	4613      	mov	r3, r2
 8001f38:	00db      	lsls	r3, r3, #3
 8001f3a:	4413      	add	r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4403      	add	r3, r0
 8001f40:	3320      	adds	r3, #32
 8001f42:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d113      	bne.n	8001f72 <HAL_PCD_IRQHandler+0x3a2>
 8001f4a:	6879      	ldr	r1, [r7, #4]
 8001f4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f4e:	4613      	mov	r3, r2
 8001f50:	00db      	lsls	r3, r3, #3
 8001f52:	4413      	add	r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	440b      	add	r3, r1
 8001f58:	3324      	adds	r3, #36	@ 0x24
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d108      	bne.n	8001f72 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6818      	ldr	r0, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	f004 fa3d 	bl	80063ec <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	4619      	mov	r1, r3
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f006 fe7c 	bl	8008c76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	f003 0308 	and.w	r3, r3, #8
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d008      	beq.n	8001f9a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8a:	015a      	lsls	r2, r3, #5
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	4413      	add	r3, r2
 8001f90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f94:	461a      	mov	r2, r3
 8001f96:	2308      	movs	r3, #8
 8001f98:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	f003 0310 	and.w	r3, r3, #16
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d008      	beq.n	8001fb6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa6:	015a      	lsls	r2, r3, #5
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	4413      	add	r3, r2
 8001fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	2310      	movs	r3, #16
 8001fb4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d008      	beq.n	8001fd2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc2:	015a      	lsls	r2, r3, #5
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fcc:	461a      	mov	r2, r3
 8001fce:	2340      	movs	r3, #64	@ 0x40
 8001fd0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d023      	beq.n	8002024 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001fdc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fde:	6a38      	ldr	r0, [r7, #32]
 8001fe0:	f003 fa1c 	bl	800541c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001fe4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	00db      	lsls	r3, r3, #3
 8001fea:	4413      	add	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	3310      	adds	r3, #16
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	3304      	adds	r3, #4
 8001ff6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	78db      	ldrb	r3, [r3, #3]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d108      	bne.n	8002012 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	2200      	movs	r2, #0
 8002004:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002008:	b2db      	uxtb	r3, r3
 800200a:	4619      	mov	r1, r3
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f006 fec9 	bl	8008da4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002014:	015a      	lsls	r2, r3, #5
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	4413      	add	r3, r2
 800201a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800201e:	461a      	mov	r2, r3
 8002020:	2302      	movs	r3, #2
 8002022:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800202a:	2b00      	cmp	r3, #0
 800202c:	d003      	beq.n	8002036 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800202e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f000 fcea 	bl	8002a0a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002038:	3301      	adds	r3, #1
 800203a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800203c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800203e:	085b      	lsrs	r3, r3, #1
 8002040:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002044:	2b00      	cmp	r3, #0
 8002046:	f47f af2e 	bne.w	8001ea6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f004 f906 	bl	8006260 <USB_ReadInterrupts>
 8002054:	4603      	mov	r3, r0
 8002056:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800205a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800205e:	d122      	bne.n	80020a6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	69fa      	ldr	r2, [r7, #28]
 800206a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800206e:	f023 0301 	bic.w	r3, r3, #1
 8002072:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800207a:	2b01      	cmp	r3, #1
 800207c:	d108      	bne.n	8002090 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002086:	2100      	movs	r1, #0
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f007 f847 	bl	800911c <HAL_PCDEx_LPM_Callback>
 800208e:	e002      	b.n	8002096 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f006 fe67 	bl	8008d64 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	695a      	ldr	r2, [r3, #20]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80020a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f004 f8d8 	bl	8006260 <USB_ReadInterrupts>
 80020b0:	4603      	mov	r3, r0
 80020b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80020ba:	d112      	bne.n	80020e2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	f003 0301 	and.w	r3, r3, #1
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d102      	bne.n	80020d2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f006 fe23 	bl	8008d18 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	695a      	ldr	r2, [r3, #20]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80020e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f004 f8ba 	bl	8006260 <USB_ReadInterrupts>
 80020ec:	4603      	mov	r3, r0
 80020ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80020f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80020f6:	d121      	bne.n	800213c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	695a      	ldr	r2, [r3, #20]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002106:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800210e:	2b00      	cmp	r3, #0
 8002110:	d111      	bne.n	8002136 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2201      	movs	r2, #1
 8002116:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002120:	089b      	lsrs	r3, r3, #2
 8002122:	f003 020f 	and.w	r2, r3, #15
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800212c:	2101      	movs	r1, #1
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f006 fff4 	bl	800911c <HAL_PCDEx_LPM_Callback>
 8002134:	e002      	b.n	800213c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f006 fdee 	bl	8008d18 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4618      	mov	r0, r3
 8002142:	f004 f88d 	bl	8006260 <USB_ReadInterrupts>
 8002146:	4603      	mov	r3, r0
 8002148:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800214c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002150:	f040 80b7 	bne.w	80022c2 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	69fa      	ldr	r2, [r7, #28]
 800215e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002162:	f023 0301 	bic.w	r3, r3, #1
 8002166:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2110      	movs	r1, #16
 800216e:	4618      	mov	r0, r3
 8002170:	f003 f954 	bl	800541c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002174:	2300      	movs	r3, #0
 8002176:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002178:	e046      	b.n	8002208 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800217a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800217c:	015a      	lsls	r2, r3, #5
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	4413      	add	r3, r2
 8002182:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002186:	461a      	mov	r2, r3
 8002188:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800218c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800218e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002190:	015a      	lsls	r2, r3, #5
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	4413      	add	r3, r2
 8002196:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800219e:	0151      	lsls	r1, r2, #5
 80021a0:	69fa      	ldr	r2, [r7, #28]
 80021a2:	440a      	add	r2, r1
 80021a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80021a8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80021ac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80021ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021b0:	015a      	lsls	r2, r3, #5
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	4413      	add	r3, r2
 80021b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021ba:	461a      	mov	r2, r3
 80021bc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80021c0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80021c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021c4:	015a      	lsls	r2, r3, #5
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	4413      	add	r3, r2
 80021ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021d2:	0151      	lsls	r1, r2, #5
 80021d4:	69fa      	ldr	r2, [r7, #28]
 80021d6:	440a      	add	r2, r1
 80021d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80021dc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80021e0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80021e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021e4:	015a      	lsls	r2, r3, #5
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	4413      	add	r3, r2
 80021ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021f2:	0151      	lsls	r1, r2, #5
 80021f4:	69fa      	ldr	r2, [r7, #28]
 80021f6:	440a      	add	r2, r1
 80021f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80021fc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002200:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002204:	3301      	adds	r3, #1
 8002206:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	791b      	ldrb	r3, [r3, #4]
 800220c:	461a      	mov	r2, r3
 800220e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002210:	4293      	cmp	r3, r2
 8002212:	d3b2      	bcc.n	800217a <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800221a:	69db      	ldr	r3, [r3, #28]
 800221c:	69fa      	ldr	r2, [r7, #28]
 800221e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002222:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002226:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	7bdb      	ldrb	r3, [r3, #15]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d016      	beq.n	800225e <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002236:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800223a:	69fa      	ldr	r2, [r7, #28]
 800223c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002240:	f043 030b 	orr.w	r3, r3, #11
 8002244:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002248:	69fb      	ldr	r3, [r7, #28]
 800224a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800224e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002250:	69fa      	ldr	r2, [r7, #28]
 8002252:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002256:	f043 030b 	orr.w	r3, r3, #11
 800225a:	6453      	str	r3, [r2, #68]	@ 0x44
 800225c:	e015      	b.n	800228a <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002264:	695a      	ldr	r2, [r3, #20]
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800226c:	4619      	mov	r1, r3
 800226e:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002272:	4313      	orrs	r3, r2
 8002274:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	69fa      	ldr	r2, [r7, #28]
 8002280:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002284:	f043 030b 	orr.w	r3, r3, #11
 8002288:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	69fa      	ldr	r2, [r7, #28]
 8002294:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002298:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800229c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6818      	ldr	r0, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80022ac:	461a      	mov	r2, r3
 80022ae:	f004 f89d 	bl	80063ec <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	695a      	ldr	r2, [r3, #20]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80022c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f003 ffca 	bl	8006260 <USB_ReadInterrupts>
 80022cc:	4603      	mov	r3, r0
 80022ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022d6:	d123      	bne.n	8002320 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4618      	mov	r0, r3
 80022de:	f004 f861 	bl	80063a4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f003 f911 	bl	800550e <USB_GetDevSpeed>
 80022ec:	4603      	mov	r3, r0
 80022ee:	461a      	mov	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681c      	ldr	r4, [r3, #0]
 80022f8:	f001 fab2 	bl	8003860 <HAL_RCC_GetHCLKFreq>
 80022fc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002302:	461a      	mov	r2, r3
 8002304:	4620      	mov	r0, r4
 8002306:	f002 fe09 	bl	8004f1c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f006 fcdb 	bl	8008cc6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	695a      	ldr	r2, [r3, #20]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800231e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4618      	mov	r0, r3
 8002326:	f003 ff9b 	bl	8006260 <USB_ReadInterrupts>
 800232a:	4603      	mov	r3, r0
 800232c:	f003 0308 	and.w	r3, r3, #8
 8002330:	2b08      	cmp	r3, #8
 8002332:	d10a      	bne.n	800234a <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f006 fcb8 	bl	8008caa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	695a      	ldr	r2, [r3, #20]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f002 0208 	and.w	r2, r2, #8
 8002348:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4618      	mov	r0, r3
 8002350:	f003 ff86 	bl	8006260 <USB_ReadInterrupts>
 8002354:	4603      	mov	r3, r0
 8002356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800235a:	2b80      	cmp	r3, #128	@ 0x80
 800235c:	d123      	bne.n	80023a6 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800235e:	6a3b      	ldr	r3, [r7, #32]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002366:	6a3b      	ldr	r3, [r7, #32]
 8002368:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800236a:	2301      	movs	r3, #1
 800236c:	627b      	str	r3, [r7, #36]	@ 0x24
 800236e:	e014      	b.n	800239a <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002370:	6879      	ldr	r1, [r7, #4]
 8002372:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002374:	4613      	mov	r3, r2
 8002376:	00db      	lsls	r3, r3, #3
 8002378:	4413      	add	r3, r2
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	440b      	add	r3, r1
 800237e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d105      	bne.n	8002394 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800238a:	b2db      	uxtb	r3, r3
 800238c:	4619      	mov	r1, r3
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 fb0a 	bl	80029a8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002396:	3301      	adds	r3, #1
 8002398:	627b      	str	r3, [r7, #36]	@ 0x24
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	791b      	ldrb	r3, [r3, #4]
 800239e:	461a      	mov	r2, r3
 80023a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d3e4      	bcc.n	8002370 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f003 ff58 	bl	8006260 <USB_ReadInterrupts>
 80023b0:	4603      	mov	r3, r0
 80023b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80023ba:	d13c      	bne.n	8002436 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023bc:	2301      	movs	r3, #1
 80023be:	627b      	str	r3, [r7, #36]	@ 0x24
 80023c0:	e02b      	b.n	800241a <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80023c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c4:	015a      	lsls	r2, r3, #5
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	4413      	add	r3, r2
 80023ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80023d2:	6879      	ldr	r1, [r7, #4]
 80023d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023d6:	4613      	mov	r3, r2
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	4413      	add	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	440b      	add	r3, r1
 80023e0:	3318      	adds	r3, #24
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d115      	bne.n	8002414 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80023e8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	da12      	bge.n	8002414 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023f2:	4613      	mov	r3, r2
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	4413      	add	r3, r2
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	440b      	add	r3, r1
 80023fc:	3317      	adds	r3, #23
 80023fe:	2201      	movs	r2, #1
 8002400:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002404:	b2db      	uxtb	r3, r3
 8002406:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800240a:	b2db      	uxtb	r3, r3
 800240c:	4619      	mov	r1, r3
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 faca 	bl	80029a8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002416:	3301      	adds	r3, #1
 8002418:	627b      	str	r3, [r7, #36]	@ 0x24
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	791b      	ldrb	r3, [r3, #4]
 800241e:	461a      	mov	r2, r3
 8002420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002422:	4293      	cmp	r3, r2
 8002424:	d3cd      	bcc.n	80023c2 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	695a      	ldr	r2, [r3, #20]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002434:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4618      	mov	r0, r3
 800243c:	f003 ff10 	bl	8006260 <USB_ReadInterrupts>
 8002440:	4603      	mov	r3, r0
 8002442:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002446:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800244a:	d156      	bne.n	80024fa <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800244c:	2301      	movs	r3, #1
 800244e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002450:	e045      	b.n	80024de <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002454:	015a      	lsls	r2, r3, #5
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	4413      	add	r3, r2
 800245a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002466:	4613      	mov	r3, r2
 8002468:	00db      	lsls	r3, r3, #3
 800246a:	4413      	add	r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	440b      	add	r3, r1
 8002470:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d12e      	bne.n	80024d8 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800247a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800247c:	2b00      	cmp	r3, #0
 800247e:	da2b      	bge.n	80024d8 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	0c1a      	lsrs	r2, r3, #16
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800248a:	4053      	eors	r3, r2
 800248c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002490:	2b00      	cmp	r3, #0
 8002492:	d121      	bne.n	80024d8 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002494:	6879      	ldr	r1, [r7, #4]
 8002496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002498:	4613      	mov	r3, r2
 800249a:	00db      	lsls	r3, r3, #3
 800249c:	4413      	add	r3, r2
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	440b      	add	r3, r1
 80024a2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80024a6:	2201      	movs	r2, #1
 80024a8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80024aa:	6a3b      	ldr	r3, [r7, #32]
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80024b2:	6a3b      	ldr	r3, [r7, #32]
 80024b4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80024b6:	6a3b      	ldr	r3, [r7, #32]
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d10a      	bne.n	80024d8 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	69fa      	ldr	r2, [r7, #28]
 80024cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80024d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024d4:	6053      	str	r3, [r2, #4]
            break;
 80024d6:	e008      	b.n	80024ea <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024da:	3301      	adds	r3, #1
 80024dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	791b      	ldrb	r3, [r3, #4]
 80024e2:	461a      	mov	r2, r3
 80024e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d3b3      	bcc.n	8002452 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	695a      	ldr	r2, [r3, #20]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80024f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	f003 feae 	bl	8006260 <USB_ReadInterrupts>
 8002504:	4603      	mov	r3, r0
 8002506:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800250a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800250e:	d10a      	bne.n	8002526 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f006 fc59 	bl	8008dc8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	695a      	ldr	r2, [r3, #20]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002524:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f003 fe98 	bl	8006260 <USB_ReadInterrupts>
 8002530:	4603      	mov	r3, r0
 8002532:	f003 0304 	and.w	r3, r3, #4
 8002536:	2b04      	cmp	r3, #4
 8002538:	d115      	bne.n	8002566 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	f003 0304 	and.w	r3, r3, #4
 8002548:	2b00      	cmp	r3, #0
 800254a:	d002      	beq.n	8002552 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f006 fc49 	bl	8008de4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	6859      	ldr	r1, [r3, #4]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	430a      	orrs	r2, r1
 8002560:	605a      	str	r2, [r3, #4]
 8002562:	e000      	b.n	8002566 <HAL_PCD_IRQHandler+0x996>
      return;
 8002564:	bf00      	nop
    }
  }
}
 8002566:	3734      	adds	r7, #52	@ 0x34
 8002568:	46bd      	mov	sp, r7
 800256a:	bd90      	pop	{r4, r7, pc}

0800256c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	460b      	mov	r3, r1
 8002576:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800257e:	2b01      	cmp	r3, #1
 8002580:	d101      	bne.n	8002586 <HAL_PCD_SetAddress+0x1a>
 8002582:	2302      	movs	r3, #2
 8002584:	e012      	b.n	80025ac <HAL_PCD_SetAddress+0x40>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2201      	movs	r2, #1
 800258a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	78fa      	ldrb	r2, [r7, #3]
 8002592:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	78fa      	ldrb	r2, [r7, #3]
 800259a:	4611      	mov	r1, r2
 800259c:	4618      	mov	r0, r3
 800259e:	f003 fdf7 	bl	8006190 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	4608      	mov	r0, r1
 80025be:	4611      	mov	r1, r2
 80025c0:	461a      	mov	r2, r3
 80025c2:	4603      	mov	r3, r0
 80025c4:	70fb      	strb	r3, [r7, #3]
 80025c6:	460b      	mov	r3, r1
 80025c8:	803b      	strh	r3, [r7, #0]
 80025ca:	4613      	mov	r3, r2
 80025cc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80025ce:	2300      	movs	r3, #0
 80025d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80025d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	da0f      	bge.n	80025fa <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025da:	78fb      	ldrb	r3, [r7, #3]
 80025dc:	f003 020f 	and.w	r2, r3, #15
 80025e0:	4613      	mov	r3, r2
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	4413      	add	r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	3310      	adds	r3, #16
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	4413      	add	r3, r2
 80025ee:	3304      	adds	r3, #4
 80025f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2201      	movs	r2, #1
 80025f6:	705a      	strb	r2, [r3, #1]
 80025f8:	e00f      	b.n	800261a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80025fa:	78fb      	ldrb	r3, [r7, #3]
 80025fc:	f003 020f 	and.w	r2, r3, #15
 8002600:	4613      	mov	r3, r2
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	4413      	add	r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	4413      	add	r3, r2
 8002610:	3304      	adds	r3, #4
 8002612:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2200      	movs	r2, #0
 8002618:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800261a:	78fb      	ldrb	r3, [r7, #3]
 800261c:	f003 030f 	and.w	r3, r3, #15
 8002620:	b2da      	uxtb	r2, r3
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002626:	883b      	ldrh	r3, [r7, #0]
 8002628:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	78ba      	ldrb	r2, [r7, #2]
 8002634:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	785b      	ldrb	r3, [r3, #1]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d004      	beq.n	8002648 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	461a      	mov	r2, r3
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002648:	78bb      	ldrb	r3, [r7, #2]
 800264a:	2b02      	cmp	r3, #2
 800264c:	d102      	bne.n	8002654 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2200      	movs	r2, #0
 8002652:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800265a:	2b01      	cmp	r3, #1
 800265c:	d101      	bne.n	8002662 <HAL_PCD_EP_Open+0xae>
 800265e:	2302      	movs	r3, #2
 8002660:	e00e      	b.n	8002680 <HAL_PCD_EP_Open+0xcc>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2201      	movs	r2, #1
 8002666:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	68f9      	ldr	r1, [r7, #12]
 8002670:	4618      	mov	r0, r3
 8002672:	f002 ff71 	bl	8005558 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800267e:	7afb      	ldrb	r3, [r7, #11]
}
 8002680:	4618      	mov	r0, r3
 8002682:	3710      	adds	r7, #16
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	460b      	mov	r3, r1
 8002692:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002694:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002698:	2b00      	cmp	r3, #0
 800269a:	da0f      	bge.n	80026bc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800269c:	78fb      	ldrb	r3, [r7, #3]
 800269e:	f003 020f 	and.w	r2, r3, #15
 80026a2:	4613      	mov	r3, r2
 80026a4:	00db      	lsls	r3, r3, #3
 80026a6:	4413      	add	r3, r2
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	3310      	adds	r3, #16
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	4413      	add	r3, r2
 80026b0:	3304      	adds	r3, #4
 80026b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2201      	movs	r2, #1
 80026b8:	705a      	strb	r2, [r3, #1]
 80026ba:	e00f      	b.n	80026dc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026bc:	78fb      	ldrb	r3, [r7, #3]
 80026be:	f003 020f 	and.w	r2, r3, #15
 80026c2:	4613      	mov	r3, r2
 80026c4:	00db      	lsls	r3, r3, #3
 80026c6:	4413      	add	r3, r2
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	4413      	add	r3, r2
 80026d2:	3304      	adds	r3, #4
 80026d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80026dc:	78fb      	ldrb	r3, [r7, #3]
 80026de:	f003 030f 	and.w	r3, r3, #15
 80026e2:	b2da      	uxtb	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d101      	bne.n	80026f6 <HAL_PCD_EP_Close+0x6e>
 80026f2:	2302      	movs	r3, #2
 80026f4:	e00e      	b.n	8002714 <HAL_PCD_EP_Close+0x8c>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2201      	movs	r2, #1
 80026fa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68f9      	ldr	r1, [r7, #12]
 8002704:	4618      	mov	r0, r3
 8002706:	f002 ffaf 	bl	8005668 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3710      	adds	r7, #16
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	607a      	str	r2, [r7, #4]
 8002726:	603b      	str	r3, [r7, #0]
 8002728:	460b      	mov	r3, r1
 800272a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800272c:	7afb      	ldrb	r3, [r7, #11]
 800272e:	f003 020f 	and.w	r2, r3, #15
 8002732:	4613      	mov	r3, r2
 8002734:	00db      	lsls	r3, r3, #3
 8002736:	4413      	add	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	4413      	add	r3, r2
 8002742:	3304      	adds	r3, #4
 8002744:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	683a      	ldr	r2, [r7, #0]
 8002750:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	2200      	movs	r2, #0
 8002756:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	2200      	movs	r2, #0
 800275c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800275e:	7afb      	ldrb	r3, [r7, #11]
 8002760:	f003 030f 	and.w	r3, r3, #15
 8002764:	b2da      	uxtb	r2, r3
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	799b      	ldrb	r3, [r3, #6]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d102      	bne.n	8002778 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6818      	ldr	r0, [r3, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	799b      	ldrb	r3, [r3, #6]
 8002780:	461a      	mov	r2, r3
 8002782:	6979      	ldr	r1, [r7, #20]
 8002784:	f003 f84c 	bl	8005820 <USB_EPStartXfer>

  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002792:	b480      	push	{r7}
 8002794:	b083      	sub	sp, #12
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
 800279a:	460b      	mov	r3, r1
 800279c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800279e:	78fb      	ldrb	r3, [r7, #3]
 80027a0:	f003 020f 	and.w	r2, r3, #15
 80027a4:	6879      	ldr	r1, [r7, #4]
 80027a6:	4613      	mov	r3, r2
 80027a8:	00db      	lsls	r3, r3, #3
 80027aa:	4413      	add	r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	440b      	add	r3, r1
 80027b0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80027b4:	681b      	ldr	r3, [r3, #0]
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	370c      	adds	r7, #12
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b086      	sub	sp, #24
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	60f8      	str	r0, [r7, #12]
 80027ca:	607a      	str	r2, [r7, #4]
 80027cc:	603b      	str	r3, [r7, #0]
 80027ce:	460b      	mov	r3, r1
 80027d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027d2:	7afb      	ldrb	r3, [r7, #11]
 80027d4:	f003 020f 	and.w	r2, r3, #15
 80027d8:	4613      	mov	r3, r2
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	4413      	add	r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	3310      	adds	r3, #16
 80027e2:	68fa      	ldr	r2, [r7, #12]
 80027e4:	4413      	add	r3, r2
 80027e6:	3304      	adds	r3, #4
 80027e8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	683a      	ldr	r2, [r7, #0]
 80027f4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	2200      	movs	r2, #0
 80027fa:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	2201      	movs	r2, #1
 8002800:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002802:	7afb      	ldrb	r3, [r7, #11]
 8002804:	f003 030f 	and.w	r3, r3, #15
 8002808:	b2da      	uxtb	r2, r3
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	799b      	ldrb	r3, [r3, #6]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d102      	bne.n	800281c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6818      	ldr	r0, [r3, #0]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	799b      	ldrb	r3, [r3, #6]
 8002824:	461a      	mov	r2, r3
 8002826:	6979      	ldr	r1, [r7, #20]
 8002828:	f002 fffa 	bl	8005820 <USB_EPStartXfer>

  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3718      	adds	r7, #24
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b084      	sub	sp, #16
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
 800283e:	460b      	mov	r3, r1
 8002840:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002842:	78fb      	ldrb	r3, [r7, #3]
 8002844:	f003 030f 	and.w	r3, r3, #15
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	7912      	ldrb	r2, [r2, #4]
 800284c:	4293      	cmp	r3, r2
 800284e:	d901      	bls.n	8002854 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e04f      	b.n	80028f4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002854:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002858:	2b00      	cmp	r3, #0
 800285a:	da0f      	bge.n	800287c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800285c:	78fb      	ldrb	r3, [r7, #3]
 800285e:	f003 020f 	and.w	r2, r3, #15
 8002862:	4613      	mov	r3, r2
 8002864:	00db      	lsls	r3, r3, #3
 8002866:	4413      	add	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	3310      	adds	r3, #16
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	4413      	add	r3, r2
 8002870:	3304      	adds	r3, #4
 8002872:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2201      	movs	r2, #1
 8002878:	705a      	strb	r2, [r3, #1]
 800287a:	e00d      	b.n	8002898 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800287c:	78fa      	ldrb	r2, [r7, #3]
 800287e:	4613      	mov	r3, r2
 8002880:	00db      	lsls	r3, r3, #3
 8002882:	4413      	add	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	4413      	add	r3, r2
 800288e:	3304      	adds	r3, #4
 8002890:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2200      	movs	r2, #0
 8002896:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2201      	movs	r2, #1
 800289c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800289e:	78fb      	ldrb	r3, [r7, #3]
 80028a0:	f003 030f 	and.w	r3, r3, #15
 80028a4:	b2da      	uxtb	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d101      	bne.n	80028b8 <HAL_PCD_EP_SetStall+0x82>
 80028b4:	2302      	movs	r3, #2
 80028b6:	e01d      	b.n	80028f4 <HAL_PCD_EP_SetStall+0xbe>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	68f9      	ldr	r1, [r7, #12]
 80028c6:	4618      	mov	r0, r3
 80028c8:	f003 fb8e 	bl	8005fe8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80028cc:	78fb      	ldrb	r3, [r7, #3]
 80028ce:	f003 030f 	and.w	r3, r3, #15
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d109      	bne.n	80028ea <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6818      	ldr	r0, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	7999      	ldrb	r1, [r3, #6]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80028e4:	461a      	mov	r2, r3
 80028e6:	f003 fd81 	bl	80063ec <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	460b      	mov	r3, r1
 8002906:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002908:	78fb      	ldrb	r3, [r7, #3]
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	7912      	ldrb	r2, [r2, #4]
 8002912:	4293      	cmp	r3, r2
 8002914:	d901      	bls.n	800291a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e042      	b.n	80029a0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800291a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800291e:	2b00      	cmp	r3, #0
 8002920:	da0f      	bge.n	8002942 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002922:	78fb      	ldrb	r3, [r7, #3]
 8002924:	f003 020f 	and.w	r2, r3, #15
 8002928:	4613      	mov	r3, r2
 800292a:	00db      	lsls	r3, r3, #3
 800292c:	4413      	add	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	3310      	adds	r3, #16
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	4413      	add	r3, r2
 8002936:	3304      	adds	r3, #4
 8002938:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2201      	movs	r2, #1
 800293e:	705a      	strb	r2, [r3, #1]
 8002940:	e00f      	b.n	8002962 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002942:	78fb      	ldrb	r3, [r7, #3]
 8002944:	f003 020f 	and.w	r2, r3, #15
 8002948:	4613      	mov	r3, r2
 800294a:	00db      	lsls	r3, r3, #3
 800294c:	4413      	add	r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	4413      	add	r3, r2
 8002958:	3304      	adds	r3, #4
 800295a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2200      	movs	r2, #0
 8002960:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002968:	78fb      	ldrb	r3, [r7, #3]
 800296a:	f003 030f 	and.w	r3, r3, #15
 800296e:	b2da      	uxtb	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800297a:	2b01      	cmp	r3, #1
 800297c:	d101      	bne.n	8002982 <HAL_PCD_EP_ClrStall+0x86>
 800297e:	2302      	movs	r3, #2
 8002980:	e00e      	b.n	80029a0 <HAL_PCD_EP_ClrStall+0xa4>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2201      	movs	r2, #1
 8002986:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	68f9      	ldr	r1, [r7, #12]
 8002990:	4618      	mov	r0, r3
 8002992:	f003 fb97 	bl	80060c4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3710      	adds	r7, #16
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	460b      	mov	r3, r1
 80029b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80029b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	da0c      	bge.n	80029d6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029bc:	78fb      	ldrb	r3, [r7, #3]
 80029be:	f003 020f 	and.w	r2, r3, #15
 80029c2:	4613      	mov	r3, r2
 80029c4:	00db      	lsls	r3, r3, #3
 80029c6:	4413      	add	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	3310      	adds	r3, #16
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	4413      	add	r3, r2
 80029d0:	3304      	adds	r3, #4
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	e00c      	b.n	80029f0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029d6:	78fb      	ldrb	r3, [r7, #3]
 80029d8:	f003 020f 	and.w	r2, r3, #15
 80029dc:	4613      	mov	r3, r2
 80029de:	00db      	lsls	r3, r3, #3
 80029e0:	4413      	add	r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	4413      	add	r3, r2
 80029ec:	3304      	adds	r3, #4
 80029ee:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68f9      	ldr	r1, [r7, #12]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f003 f9b6 	bl	8005d68 <USB_EPStopXfer>
 80029fc:	4603      	mov	r3, r0
 80029fe:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002a00:	7afb      	ldrb	r3, [r7, #11]
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3710      	adds	r7, #16
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b08a      	sub	sp, #40	@ 0x28
 8002a0e:	af02      	add	r7, sp, #8
 8002a10:	6078      	str	r0, [r7, #4]
 8002a12:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	4613      	mov	r3, r2
 8002a22:	00db      	lsls	r3, r3, #3
 8002a24:	4413      	add	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	3310      	adds	r3, #16
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	4413      	add	r3, r2
 8002a2e:	3304      	adds	r3, #4
 8002a30:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	695a      	ldr	r2, [r3, #20]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d901      	bls.n	8002a42 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e06b      	b.n	8002b1a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	691a      	ldr	r2, [r3, #16]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	69fa      	ldr	r2, [r7, #28]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d902      	bls.n	8002a5e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	3303      	adds	r3, #3
 8002a62:	089b      	lsrs	r3, r3, #2
 8002a64:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002a66:	e02a      	b.n	8002abe <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	691a      	ldr	r2, [r3, #16]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	695b      	ldr	r3, [r3, #20]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	69fa      	ldr	r2, [r7, #28]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d902      	bls.n	8002a84 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	3303      	adds	r3, #3
 8002a88:	089b      	lsrs	r3, r3, #2
 8002a8a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	68d9      	ldr	r1, [r3, #12]
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	b2da      	uxtb	r2, r3
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002a9c:	9300      	str	r3, [sp, #0]
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	6978      	ldr	r0, [r7, #20]
 8002aa2:	f003 fa0b 	bl	8005ebc <USB_WritePacket>

    ep->xfer_buff  += len;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	68da      	ldr	r2, [r3, #12]
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	441a      	add	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	695a      	ldr	r2, [r3, #20]
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	441a      	add	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	015a      	lsls	r2, r3, #5
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002aca:	699b      	ldr	r3, [r3, #24]
 8002acc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d809      	bhi.n	8002ae8 <PCD_WriteEmptyTxFifo+0xde>
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	695a      	ldr	r2, [r3, #20]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d203      	bcs.n	8002ae8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d1bf      	bne.n	8002a68 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	691a      	ldr	r2, [r3, #16]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	695b      	ldr	r3, [r3, #20]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d811      	bhi.n	8002b18 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	f003 030f 	and.w	r3, r3, #15
 8002afa:	2201      	movs	r2, #1
 8002afc:	fa02 f303 	lsl.w	r3, r2, r3
 8002b00:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	6939      	ldr	r1, [r7, #16]
 8002b10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b14:	4013      	ands	r3, r2
 8002b16:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3720      	adds	r7, #32
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
	...

08002b24 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b088      	sub	sp, #32
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	333c      	adds	r3, #60	@ 0x3c
 8002b3c:	3304      	adds	r3, #4
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	015a      	lsls	r2, r3, #5
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	4413      	add	r3, r2
 8002b4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	799b      	ldrb	r3, [r3, #6]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d17b      	bne.n	8002c52 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	f003 0308 	and.w	r3, r3, #8
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d015      	beq.n	8002b90 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	4a61      	ldr	r2, [pc, #388]	@ (8002cec <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	f240 80b9 	bls.w	8002ce0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	f000 80b3 	beq.w	8002ce0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	015a      	lsls	r2, r3, #5
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	4413      	add	r3, r2
 8002b82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b86:	461a      	mov	r2, r3
 8002b88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b8c:	6093      	str	r3, [r2, #8]
 8002b8e:	e0a7      	b.n	8002ce0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	f003 0320 	and.w	r3, r3, #32
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d009      	beq.n	8002bae <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	015a      	lsls	r2, r3, #5
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	2320      	movs	r3, #32
 8002baa:	6093      	str	r3, [r2, #8]
 8002bac:	e098      	b.n	8002ce0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	f040 8093 	bne.w	8002ce0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	4a4b      	ldr	r2, [pc, #300]	@ (8002cec <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d90f      	bls.n	8002be2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d00a      	beq.n	8002be2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	015a      	lsls	r2, r3, #5
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bd8:	461a      	mov	r2, r3
 8002bda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002bde:	6093      	str	r3, [r2, #8]
 8002be0:	e07e      	b.n	8002ce0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002be2:	683a      	ldr	r2, [r7, #0]
 8002be4:	4613      	mov	r3, r2
 8002be6:	00db      	lsls	r3, r3, #3
 8002be8:	4413      	add	r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	4413      	add	r3, r2
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6a1a      	ldr	r2, [r3, #32]
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	0159      	lsls	r1, r3, #5
 8002c00:	69bb      	ldr	r3, [r7, #24]
 8002c02:	440b      	add	r3, r1
 8002c04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c0e:	1ad2      	subs	r2, r2, r3
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d114      	bne.n	8002c44 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d109      	bne.n	8002c36 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6818      	ldr	r0, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	2101      	movs	r1, #1
 8002c30:	f003 fbdc 	bl	80063ec <USB_EP0_OutStart>
 8002c34:	e006      	b.n	8002c44 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	68da      	ldr	r2, [r3, #12]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	441a      	add	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	4619      	mov	r1, r3
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f005 fff8 	bl	8008c40 <HAL_PCD_DataOutStageCallback>
 8002c50:	e046      	b.n	8002ce0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	4a26      	ldr	r2, [pc, #152]	@ (8002cf0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d124      	bne.n	8002ca4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d00a      	beq.n	8002c7a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	015a      	lsls	r2, r3, #5
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	4413      	add	r3, r2
 8002c6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c70:	461a      	mov	r2, r3
 8002c72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c76:	6093      	str	r3, [r2, #8]
 8002c78:	e032      	b.n	8002ce0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	f003 0320 	and.w	r3, r3, #32
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d008      	beq.n	8002c96 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	015a      	lsls	r2, r3, #5
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c90:	461a      	mov	r2, r3
 8002c92:	2320      	movs	r3, #32
 8002c94:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f005 ffcf 	bl	8008c40 <HAL_PCD_DataOutStageCallback>
 8002ca2:	e01d      	b.n	8002ce0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d114      	bne.n	8002cd4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002caa:	6879      	ldr	r1, [r7, #4]
 8002cac:	683a      	ldr	r2, [r7, #0]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	00db      	lsls	r3, r3, #3
 8002cb2:	4413      	add	r3, r2
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	440b      	add	r3, r1
 8002cb8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d108      	bne.n	8002cd4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6818      	ldr	r0, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ccc:	461a      	mov	r2, r3
 8002cce:	2100      	movs	r1, #0
 8002cd0:	f003 fb8c 	bl	80063ec <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	4619      	mov	r1, r3
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f005 ffb0 	bl	8008c40 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3720      	adds	r7, #32
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	4f54300a 	.word	0x4f54300a
 8002cf0:	4f54310a 	.word	0x4f54310a

08002cf4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	333c      	adds	r3, #60	@ 0x3c
 8002d0c:	3304      	adds	r3, #4
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	015a      	lsls	r2, r3, #5
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	4413      	add	r3, r2
 8002d1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	4a15      	ldr	r2, [pc, #84]	@ (8002d7c <PCD_EP_OutSetupPacket_int+0x88>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d90e      	bls.n	8002d48 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d009      	beq.n	8002d48 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	015a      	lsls	r2, r3, #5
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	4413      	add	r3, r2
 8002d3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d40:	461a      	mov	r2, r3
 8002d42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d46:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f005 ff67 	bl	8008c1c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	4a0a      	ldr	r2, [pc, #40]	@ (8002d7c <PCD_EP_OutSetupPacket_int+0x88>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d90c      	bls.n	8002d70 <PCD_EP_OutSetupPacket_int+0x7c>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	799b      	ldrb	r3, [r3, #6]
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d108      	bne.n	8002d70 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6818      	ldr	r0, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002d68:	461a      	mov	r2, r3
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	f003 fb3e 	bl	80063ec <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3718      	adds	r7, #24
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	4f54300a 	.word	0x4f54300a

08002d80 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	460b      	mov	r3, r1
 8002d8a:	70fb      	strb	r3, [r7, #3]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d96:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002d98:	78fb      	ldrb	r3, [r7, #3]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d107      	bne.n	8002dae <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002d9e:	883b      	ldrh	r3, [r7, #0]
 8002da0:	0419      	lsls	r1, r3, #16
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68ba      	ldr	r2, [r7, #8]
 8002da8:	430a      	orrs	r2, r1
 8002daa:	629a      	str	r2, [r3, #40]	@ 0x28
 8002dac:	e028      	b.n	8002e00 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db4:	0c1b      	lsrs	r3, r3, #16
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	4413      	add	r3, r2
 8002dba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	73fb      	strb	r3, [r7, #15]
 8002dc0:	e00d      	b.n	8002dde <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	7bfb      	ldrb	r3, [r7, #15]
 8002dc8:	3340      	adds	r3, #64	@ 0x40
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	4413      	add	r3, r2
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	0c1b      	lsrs	r3, r3, #16
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002dd8:	7bfb      	ldrb	r3, [r7, #15]
 8002dda:	3301      	adds	r3, #1
 8002ddc:	73fb      	strb	r3, [r7, #15]
 8002dde:	7bfa      	ldrb	r2, [r7, #15]
 8002de0:	78fb      	ldrb	r3, [r7, #3]
 8002de2:	3b01      	subs	r3, #1
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d3ec      	bcc.n	8002dc2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002de8:	883b      	ldrh	r3, [r7, #0]
 8002dea:	0418      	lsls	r0, r3, #16
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6819      	ldr	r1, [r3, #0]
 8002df0:	78fb      	ldrb	r3, [r7, #3]
 8002df2:	3b01      	subs	r3, #1
 8002df4:	68ba      	ldr	r2, [r7, #8]
 8002df6:	4302      	orrs	r2, r0
 8002df8:	3340      	adds	r3, #64	@ 0x40
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	440b      	add	r3, r1
 8002dfe:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3714      	adds	r7, #20
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr

08002e0e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002e0e:	b480      	push	{r7}
 8002e10:	b083      	sub	sp, #12
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
 8002e16:	460b      	mov	r3, r1
 8002e18:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	887a      	ldrh	r2, [r7, #2]
 8002e20:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b085      	sub	sp, #20
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002e5e:	4b05      	ldr	r3, [pc, #20]	@ (8002e74 <HAL_PCDEx_ActivateLPM+0x44>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3714      	adds	r7, #20
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr
 8002e74:	10000003 	.word	0x10000003

08002e78 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e7c:	4b05      	ldr	r3, [pc, #20]	@ (8002e94 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a04      	ldr	r2, [pc, #16]	@ (8002e94 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002e82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e86:	6013      	str	r3, [r2, #0]
}
 8002e88:	bf00      	nop
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
 8002e94:	40007000 	.word	0x40007000

08002e98 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002ea2:	4b23      	ldr	r3, [pc, #140]	@ (8002f30 <HAL_PWREx_EnableOverDrive+0x98>)
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea6:	4a22      	ldr	r2, [pc, #136]	@ (8002f30 <HAL_PWREx_EnableOverDrive+0x98>)
 8002ea8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eac:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eae:	4b20      	ldr	r3, [pc, #128]	@ (8002f30 <HAL_PWREx_EnableOverDrive+0x98>)
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eb6:	603b      	str	r3, [r7, #0]
 8002eb8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002eba:	4b1e      	ldr	r3, [pc, #120]	@ (8002f34 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a1d      	ldr	r2, [pc, #116]	@ (8002f34 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ec0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ec4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ec6:	f7fe fa21 	bl	800130c <HAL_GetTick>
 8002eca:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ecc:	e009      	b.n	8002ee2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ece:	f7fe fa1d 	bl	800130c <HAL_GetTick>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002edc:	d901      	bls.n	8002ee2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e022      	b.n	8002f28 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ee2:	4b14      	ldr	r3, [pc, #80]	@ (8002f34 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002eea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002eee:	d1ee      	bne.n	8002ece <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002ef0:	4b10      	ldr	r3, [pc, #64]	@ (8002f34 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a0f      	ldr	r2, [pc, #60]	@ (8002f34 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ef6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002efa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002efc:	f7fe fa06 	bl	800130c <HAL_GetTick>
 8002f00:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002f02:	e009      	b.n	8002f18 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002f04:	f7fe fa02 	bl	800130c <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f12:	d901      	bls.n	8002f18 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e007      	b.n	8002f28 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002f18:	4b06      	ldr	r3, [pc, #24]	@ (8002f34 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f24:	d1ee      	bne.n	8002f04 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3708      	adds	r7, #8
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	40023800 	.word	0x40023800
 8002f34:	40007000 	.word	0x40007000

08002f38 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b086      	sub	sp, #24
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002f40:	2300      	movs	r3, #0
 8002f42:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e291      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	f000 8087 	beq.w	800306a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f5c:	4b96      	ldr	r3, [pc, #600]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f003 030c 	and.w	r3, r3, #12
 8002f64:	2b04      	cmp	r3, #4
 8002f66:	d00c      	beq.n	8002f82 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f68:	4b93      	ldr	r3, [pc, #588]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f003 030c 	and.w	r3, r3, #12
 8002f70:	2b08      	cmp	r3, #8
 8002f72:	d112      	bne.n	8002f9a <HAL_RCC_OscConfig+0x62>
 8002f74:	4b90      	ldr	r3, [pc, #576]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f80:	d10b      	bne.n	8002f9a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f82:	4b8d      	ldr	r3, [pc, #564]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d06c      	beq.n	8003068 <HAL_RCC_OscConfig+0x130>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d168      	bne.n	8003068 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e26b      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fa2:	d106      	bne.n	8002fb2 <HAL_RCC_OscConfig+0x7a>
 8002fa4:	4b84      	ldr	r3, [pc, #528]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a83      	ldr	r2, [pc, #524]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002faa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fae:	6013      	str	r3, [r2, #0]
 8002fb0:	e02e      	b.n	8003010 <HAL_RCC_OscConfig+0xd8>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10c      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x9c>
 8002fba:	4b7f      	ldr	r3, [pc, #508]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a7e      	ldr	r2, [pc, #504]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002fc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	4b7c      	ldr	r3, [pc, #496]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a7b      	ldr	r2, [pc, #492]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002fcc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fd0:	6013      	str	r3, [r2, #0]
 8002fd2:	e01d      	b.n	8003010 <HAL_RCC_OscConfig+0xd8>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fdc:	d10c      	bne.n	8002ff8 <HAL_RCC_OscConfig+0xc0>
 8002fde:	4b76      	ldr	r3, [pc, #472]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a75      	ldr	r2, [pc, #468]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002fe4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fe8:	6013      	str	r3, [r2, #0]
 8002fea:	4b73      	ldr	r3, [pc, #460]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a72      	ldr	r2, [pc, #456]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002ff0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ff4:	6013      	str	r3, [r2, #0]
 8002ff6:	e00b      	b.n	8003010 <HAL_RCC_OscConfig+0xd8>
 8002ff8:	4b6f      	ldr	r3, [pc, #444]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a6e      	ldr	r2, [pc, #440]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8002ffe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003002:	6013      	str	r3, [r2, #0]
 8003004:	4b6c      	ldr	r3, [pc, #432]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a6b      	ldr	r2, [pc, #428]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 800300a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800300e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d013      	beq.n	8003040 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003018:	f7fe f978 	bl	800130c <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003020:	f7fe f974 	bl	800130c <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b64      	cmp	r3, #100	@ 0x64
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e21f      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003032:	4b61      	ldr	r3, [pc, #388]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d0f0      	beq.n	8003020 <HAL_RCC_OscConfig+0xe8>
 800303e:	e014      	b.n	800306a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003040:	f7fe f964 	bl	800130c <HAL_GetTick>
 8003044:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003046:	e008      	b.n	800305a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003048:	f7fe f960 	bl	800130c <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b64      	cmp	r3, #100	@ 0x64
 8003054:	d901      	bls.n	800305a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e20b      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800305a:	4b57      	ldr	r3, [pc, #348]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1f0      	bne.n	8003048 <HAL_RCC_OscConfig+0x110>
 8003066:	e000      	b.n	800306a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003068:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d069      	beq.n	800314a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003076:	4b50      	ldr	r3, [pc, #320]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 030c 	and.w	r3, r3, #12
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00b      	beq.n	800309a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003082:	4b4d      	ldr	r3, [pc, #308]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 030c 	and.w	r3, r3, #12
 800308a:	2b08      	cmp	r3, #8
 800308c:	d11c      	bne.n	80030c8 <HAL_RCC_OscConfig+0x190>
 800308e:	4b4a      	ldr	r3, [pc, #296]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d116      	bne.n	80030c8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800309a:	4b47      	ldr	r3, [pc, #284]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d005      	beq.n	80030b2 <HAL_RCC_OscConfig+0x17a>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d001      	beq.n	80030b2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e1df      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030b2:	4b41      	ldr	r3, [pc, #260]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	493d      	ldr	r1, [pc, #244]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030c6:	e040      	b.n	800314a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d023      	beq.n	8003118 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030d0:	4b39      	ldr	r3, [pc, #228]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a38      	ldr	r2, [pc, #224]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 80030d6:	f043 0301 	orr.w	r3, r3, #1
 80030da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030dc:	f7fe f916 	bl	800130c <HAL_GetTick>
 80030e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030e2:	e008      	b.n	80030f6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030e4:	f7fe f912 	bl	800130c <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e1bd      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f6:	4b30      	ldr	r3, [pc, #192]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d0f0      	beq.n	80030e4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003102:	4b2d      	ldr	r3, [pc, #180]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	691b      	ldr	r3, [r3, #16]
 800310e:	00db      	lsls	r3, r3, #3
 8003110:	4929      	ldr	r1, [pc, #164]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8003112:	4313      	orrs	r3, r2
 8003114:	600b      	str	r3, [r1, #0]
 8003116:	e018      	b.n	800314a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003118:	4b27      	ldr	r3, [pc, #156]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a26      	ldr	r2, [pc, #152]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 800311e:	f023 0301 	bic.w	r3, r3, #1
 8003122:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003124:	f7fe f8f2 	bl	800130c <HAL_GetTick>
 8003128:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800312a:	e008      	b.n	800313e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800312c:	f7fe f8ee 	bl	800130c <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	2b02      	cmp	r3, #2
 8003138:	d901      	bls.n	800313e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e199      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800313e:	4b1e      	ldr	r3, [pc, #120]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1f0      	bne.n	800312c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0308 	and.w	r3, r3, #8
 8003152:	2b00      	cmp	r3, #0
 8003154:	d038      	beq.n	80031c8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d019      	beq.n	8003192 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800315e:	4b16      	ldr	r3, [pc, #88]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8003160:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003162:	4a15      	ldr	r2, [pc, #84]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8003164:	f043 0301 	orr.w	r3, r3, #1
 8003168:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800316a:	f7fe f8cf 	bl	800130c <HAL_GetTick>
 800316e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003170:	e008      	b.n	8003184 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003172:	f7fe f8cb 	bl	800130c <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	2b02      	cmp	r3, #2
 800317e:	d901      	bls.n	8003184 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e176      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003184:	4b0c      	ldr	r3, [pc, #48]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8003186:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003188:	f003 0302 	and.w	r3, r3, #2
 800318c:	2b00      	cmp	r3, #0
 800318e:	d0f0      	beq.n	8003172 <HAL_RCC_OscConfig+0x23a>
 8003190:	e01a      	b.n	80031c8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003192:	4b09      	ldr	r3, [pc, #36]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8003194:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003196:	4a08      	ldr	r2, [pc, #32]	@ (80031b8 <HAL_RCC_OscConfig+0x280>)
 8003198:	f023 0301 	bic.w	r3, r3, #1
 800319c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800319e:	f7fe f8b5 	bl	800130c <HAL_GetTick>
 80031a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031a4:	e00a      	b.n	80031bc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031a6:	f7fe f8b1 	bl	800130c <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d903      	bls.n	80031bc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80031b4:	2303      	movs	r3, #3
 80031b6:	e15c      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
 80031b8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031bc:	4b91      	ldr	r3, [pc, #580]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 80031be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031c0:	f003 0302 	and.w	r3, r3, #2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d1ee      	bne.n	80031a6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0304 	and.w	r3, r3, #4
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	f000 80a4 	beq.w	800331e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031d6:	4b8b      	ldr	r3, [pc, #556]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 80031d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10d      	bne.n	80031fe <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80031e2:	4b88      	ldr	r3, [pc, #544]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 80031e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e6:	4a87      	ldr	r2, [pc, #540]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 80031e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80031ee:	4b85      	ldr	r3, [pc, #532]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 80031f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031f6:	60bb      	str	r3, [r7, #8]
 80031f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031fa:	2301      	movs	r3, #1
 80031fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031fe:	4b82      	ldr	r3, [pc, #520]	@ (8003408 <HAL_RCC_OscConfig+0x4d0>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003206:	2b00      	cmp	r3, #0
 8003208:	d118      	bne.n	800323c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800320a:	4b7f      	ldr	r3, [pc, #508]	@ (8003408 <HAL_RCC_OscConfig+0x4d0>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a7e      	ldr	r2, [pc, #504]	@ (8003408 <HAL_RCC_OscConfig+0x4d0>)
 8003210:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003214:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003216:	f7fe f879 	bl	800130c <HAL_GetTick>
 800321a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800321c:	e008      	b.n	8003230 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800321e:	f7fe f875 	bl	800130c <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b64      	cmp	r3, #100	@ 0x64
 800322a:	d901      	bls.n	8003230 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e120      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003230:	4b75      	ldr	r3, [pc, #468]	@ (8003408 <HAL_RCC_OscConfig+0x4d0>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003238:	2b00      	cmp	r3, #0
 800323a:	d0f0      	beq.n	800321e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d106      	bne.n	8003252 <HAL_RCC_OscConfig+0x31a>
 8003244:	4b6f      	ldr	r3, [pc, #444]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 8003246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003248:	4a6e      	ldr	r2, [pc, #440]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 800324a:	f043 0301 	orr.w	r3, r3, #1
 800324e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003250:	e02d      	b.n	80032ae <HAL_RCC_OscConfig+0x376>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d10c      	bne.n	8003274 <HAL_RCC_OscConfig+0x33c>
 800325a:	4b6a      	ldr	r3, [pc, #424]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 800325c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800325e:	4a69      	ldr	r2, [pc, #420]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 8003260:	f023 0301 	bic.w	r3, r3, #1
 8003264:	6713      	str	r3, [r2, #112]	@ 0x70
 8003266:	4b67      	ldr	r3, [pc, #412]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 8003268:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800326a:	4a66      	ldr	r2, [pc, #408]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 800326c:	f023 0304 	bic.w	r3, r3, #4
 8003270:	6713      	str	r3, [r2, #112]	@ 0x70
 8003272:	e01c      	b.n	80032ae <HAL_RCC_OscConfig+0x376>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	2b05      	cmp	r3, #5
 800327a:	d10c      	bne.n	8003296 <HAL_RCC_OscConfig+0x35e>
 800327c:	4b61      	ldr	r3, [pc, #388]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 800327e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003280:	4a60      	ldr	r2, [pc, #384]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 8003282:	f043 0304 	orr.w	r3, r3, #4
 8003286:	6713      	str	r3, [r2, #112]	@ 0x70
 8003288:	4b5e      	ldr	r3, [pc, #376]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 800328a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800328c:	4a5d      	ldr	r2, [pc, #372]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 800328e:	f043 0301 	orr.w	r3, r3, #1
 8003292:	6713      	str	r3, [r2, #112]	@ 0x70
 8003294:	e00b      	b.n	80032ae <HAL_RCC_OscConfig+0x376>
 8003296:	4b5b      	ldr	r3, [pc, #364]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 8003298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329a:	4a5a      	ldr	r2, [pc, #360]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 800329c:	f023 0301 	bic.w	r3, r3, #1
 80032a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80032a2:	4b58      	ldr	r3, [pc, #352]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 80032a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a6:	4a57      	ldr	r2, [pc, #348]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 80032a8:	f023 0304 	bic.w	r3, r3, #4
 80032ac:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d015      	beq.n	80032e2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032b6:	f7fe f829 	bl	800130c <HAL_GetTick>
 80032ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032bc:	e00a      	b.n	80032d4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032be:	f7fe f825 	bl	800130c <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e0ce      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d4:	4b4b      	ldr	r3, [pc, #300]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 80032d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d0ee      	beq.n	80032be <HAL_RCC_OscConfig+0x386>
 80032e0:	e014      	b.n	800330c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e2:	f7fe f813 	bl	800130c <HAL_GetTick>
 80032e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032e8:	e00a      	b.n	8003300 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ea:	f7fe f80f 	bl	800130c <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d901      	bls.n	8003300 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e0b8      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003300:	4b40      	ldr	r3, [pc, #256]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 8003302:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003304:	f003 0302 	and.w	r3, r3, #2
 8003308:	2b00      	cmp	r3, #0
 800330a:	d1ee      	bne.n	80032ea <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800330c:	7dfb      	ldrb	r3, [r7, #23]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d105      	bne.n	800331e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003312:	4b3c      	ldr	r3, [pc, #240]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 8003314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003316:	4a3b      	ldr	r2, [pc, #236]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 8003318:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800331c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 80a4 	beq.w	8003470 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003328:	4b36      	ldr	r3, [pc, #216]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	f003 030c 	and.w	r3, r3, #12
 8003330:	2b08      	cmp	r3, #8
 8003332:	d06b      	beq.n	800340c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	699b      	ldr	r3, [r3, #24]
 8003338:	2b02      	cmp	r3, #2
 800333a:	d149      	bne.n	80033d0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800333c:	4b31      	ldr	r3, [pc, #196]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a30      	ldr	r2, [pc, #192]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 8003342:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003346:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003348:	f7fd ffe0 	bl	800130c <HAL_GetTick>
 800334c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800334e:	e008      	b.n	8003362 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003350:	f7fd ffdc 	bl	800130c <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e087      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003362:	4b28      	ldr	r3, [pc, #160]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d1f0      	bne.n	8003350 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	69da      	ldr	r2, [r3, #28]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a1b      	ldr	r3, [r3, #32]
 8003376:	431a      	orrs	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337c:	019b      	lsls	r3, r3, #6
 800337e:	431a      	orrs	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003384:	085b      	lsrs	r3, r3, #1
 8003386:	3b01      	subs	r3, #1
 8003388:	041b      	lsls	r3, r3, #16
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003390:	061b      	lsls	r3, r3, #24
 8003392:	4313      	orrs	r3, r2
 8003394:	4a1b      	ldr	r2, [pc, #108]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 8003396:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800339a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800339c:	4b19      	ldr	r3, [pc, #100]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a18      	ldr	r2, [pc, #96]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 80033a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a8:	f7fd ffb0 	bl	800130c <HAL_GetTick>
 80033ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ae:	e008      	b.n	80033c2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033b0:	f7fd ffac 	bl	800130c <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d901      	bls.n	80033c2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80033be:	2303      	movs	r3, #3
 80033c0:	e057      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033c2:	4b10      	ldr	r3, [pc, #64]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d0f0      	beq.n	80033b0 <HAL_RCC_OscConfig+0x478>
 80033ce:	e04f      	b.n	8003470 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a0b      	ldr	r2, [pc, #44]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 80033d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033dc:	f7fd ff96 	bl	800130c <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033e2:	e008      	b.n	80033f6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033e4:	f7fd ff92 	bl	800130c <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d901      	bls.n	80033f6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e03d      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033f6:	4b03      	ldr	r3, [pc, #12]	@ (8003404 <HAL_RCC_OscConfig+0x4cc>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1f0      	bne.n	80033e4 <HAL_RCC_OscConfig+0x4ac>
 8003402:	e035      	b.n	8003470 <HAL_RCC_OscConfig+0x538>
 8003404:	40023800 	.word	0x40023800
 8003408:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800340c:	4b1b      	ldr	r3, [pc, #108]	@ (800347c <HAL_RCC_OscConfig+0x544>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d028      	beq.n	800346c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003424:	429a      	cmp	r2, r3
 8003426:	d121      	bne.n	800346c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003432:	429a      	cmp	r2, r3
 8003434:	d11a      	bne.n	800346c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003436:	68fa      	ldr	r2, [r7, #12]
 8003438:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800343c:	4013      	ands	r3, r2
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003442:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003444:	4293      	cmp	r3, r2
 8003446:	d111      	bne.n	800346c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003452:	085b      	lsrs	r3, r3, #1
 8003454:	3b01      	subs	r3, #1
 8003456:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003458:	429a      	cmp	r2, r3
 800345a:	d107      	bne.n	800346c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003468:	429a      	cmp	r2, r3
 800346a:	d001      	beq.n	8003470 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e000      	b.n	8003472 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3718      	adds	r7, #24
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	40023800 	.word	0x40023800

08003480 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800348a:	2300      	movs	r3, #0
 800348c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d101      	bne.n	8003498 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e0d0      	b.n	800363a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003498:	4b6a      	ldr	r3, [pc, #424]	@ (8003644 <HAL_RCC_ClockConfig+0x1c4>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 030f 	and.w	r3, r3, #15
 80034a0:	683a      	ldr	r2, [r7, #0]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d910      	bls.n	80034c8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a6:	4b67      	ldr	r3, [pc, #412]	@ (8003644 <HAL_RCC_ClockConfig+0x1c4>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f023 020f 	bic.w	r2, r3, #15
 80034ae:	4965      	ldr	r1, [pc, #404]	@ (8003644 <HAL_RCC_ClockConfig+0x1c4>)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034b6:	4b63      	ldr	r3, [pc, #396]	@ (8003644 <HAL_RCC_ClockConfig+0x1c4>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 030f 	and.w	r3, r3, #15
 80034be:	683a      	ldr	r2, [r7, #0]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d001      	beq.n	80034c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e0b8      	b.n	800363a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0302 	and.w	r3, r3, #2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d020      	beq.n	8003516 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d005      	beq.n	80034ec <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034e0:	4b59      	ldr	r3, [pc, #356]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	4a58      	ldr	r2, [pc, #352]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 80034e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80034ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0308 	and.w	r3, r3, #8
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d005      	beq.n	8003504 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034f8:	4b53      	ldr	r3, [pc, #332]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	4a52      	ldr	r2, [pc, #328]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 80034fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003502:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003504:	4b50      	ldr	r3, [pc, #320]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	494d      	ldr	r1, [pc, #308]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 8003512:	4313      	orrs	r3, r2
 8003514:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0301 	and.w	r3, r3, #1
 800351e:	2b00      	cmp	r3, #0
 8003520:	d040      	beq.n	80035a4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d107      	bne.n	800353a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800352a:	4b47      	ldr	r3, [pc, #284]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d115      	bne.n	8003562 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e07f      	b.n	800363a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	2b02      	cmp	r3, #2
 8003540:	d107      	bne.n	8003552 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003542:	4b41      	ldr	r3, [pc, #260]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d109      	bne.n	8003562 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e073      	b.n	800363a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003552:	4b3d      	ldr	r3, [pc, #244]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d101      	bne.n	8003562 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e06b      	b.n	800363a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003562:	4b39      	ldr	r3, [pc, #228]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f023 0203 	bic.w	r2, r3, #3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	4936      	ldr	r1, [pc, #216]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 8003570:	4313      	orrs	r3, r2
 8003572:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003574:	f7fd feca 	bl	800130c <HAL_GetTick>
 8003578:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800357a:	e00a      	b.n	8003592 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800357c:	f7fd fec6 	bl	800130c <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	f241 3288 	movw	r2, #5000	@ 0x1388
 800358a:	4293      	cmp	r3, r2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e053      	b.n	800363a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003592:	4b2d      	ldr	r3, [pc, #180]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f003 020c 	and.w	r2, r3, #12
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d1eb      	bne.n	800357c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035a4:	4b27      	ldr	r3, [pc, #156]	@ (8003644 <HAL_RCC_ClockConfig+0x1c4>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 030f 	and.w	r3, r3, #15
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d210      	bcs.n	80035d4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035b2:	4b24      	ldr	r3, [pc, #144]	@ (8003644 <HAL_RCC_ClockConfig+0x1c4>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f023 020f 	bic.w	r2, r3, #15
 80035ba:	4922      	ldr	r1, [pc, #136]	@ (8003644 <HAL_RCC_ClockConfig+0x1c4>)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	4313      	orrs	r3, r2
 80035c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035c2:	4b20      	ldr	r3, [pc, #128]	@ (8003644 <HAL_RCC_ClockConfig+0x1c4>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 030f 	and.w	r3, r3, #15
 80035ca:	683a      	ldr	r2, [r7, #0]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d001      	beq.n	80035d4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e032      	b.n	800363a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0304 	and.w	r3, r3, #4
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d008      	beq.n	80035f2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035e0:	4b19      	ldr	r3, [pc, #100]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	4916      	ldr	r1, [pc, #88]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0308 	and.w	r3, r3, #8
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d009      	beq.n	8003612 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80035fe:	4b12      	ldr	r3, [pc, #72]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	490e      	ldr	r1, [pc, #56]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 800360e:	4313      	orrs	r3, r2
 8003610:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003612:	f000 f821 	bl	8003658 <HAL_RCC_GetSysClockFreq>
 8003616:	4602      	mov	r2, r0
 8003618:	4b0b      	ldr	r3, [pc, #44]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	091b      	lsrs	r3, r3, #4
 800361e:	f003 030f 	and.w	r3, r3, #15
 8003622:	490a      	ldr	r1, [pc, #40]	@ (800364c <HAL_RCC_ClockConfig+0x1cc>)
 8003624:	5ccb      	ldrb	r3, [r1, r3]
 8003626:	fa22 f303 	lsr.w	r3, r2, r3
 800362a:	4a09      	ldr	r2, [pc, #36]	@ (8003650 <HAL_RCC_ClockConfig+0x1d0>)
 800362c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800362e:	4b09      	ldr	r3, [pc, #36]	@ (8003654 <HAL_RCC_ClockConfig+0x1d4>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4618      	mov	r0, r3
 8003634:	f7fd fe26 	bl	8001284 <HAL_InitTick>

  return HAL_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3710      	adds	r7, #16
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	40023c00 	.word	0x40023c00
 8003648:	40023800 	.word	0x40023800
 800364c:	08009c40 	.word	0x08009c40
 8003650:	2000000c 	.word	0x2000000c
 8003654:	20000010 	.word	0x20000010

08003658 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003658:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800365c:	b094      	sub	sp, #80	@ 0x50
 800365e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003660:	2300      	movs	r3, #0
 8003662:	647b      	str	r3, [r7, #68]	@ 0x44
 8003664:	2300      	movs	r3, #0
 8003666:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003668:	2300      	movs	r3, #0
 800366a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 800366c:	2300      	movs	r3, #0
 800366e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003670:	4b79      	ldr	r3, [pc, #484]	@ (8003858 <HAL_RCC_GetSysClockFreq+0x200>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 030c 	and.w	r3, r3, #12
 8003678:	2b08      	cmp	r3, #8
 800367a:	d00d      	beq.n	8003698 <HAL_RCC_GetSysClockFreq+0x40>
 800367c:	2b08      	cmp	r3, #8
 800367e:	f200 80e1 	bhi.w	8003844 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003682:	2b00      	cmp	r3, #0
 8003684:	d002      	beq.n	800368c <HAL_RCC_GetSysClockFreq+0x34>
 8003686:	2b04      	cmp	r3, #4
 8003688:	d003      	beq.n	8003692 <HAL_RCC_GetSysClockFreq+0x3a>
 800368a:	e0db      	b.n	8003844 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800368c:	4b73      	ldr	r3, [pc, #460]	@ (800385c <HAL_RCC_GetSysClockFreq+0x204>)
 800368e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003690:	e0db      	b.n	800384a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003692:	4b72      	ldr	r3, [pc, #456]	@ (800385c <HAL_RCC_GetSysClockFreq+0x204>)
 8003694:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003696:	e0d8      	b.n	800384a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003698:	4b6f      	ldr	r3, [pc, #444]	@ (8003858 <HAL_RCC_GetSysClockFreq+0x200>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036a0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80036a2:	4b6d      	ldr	r3, [pc, #436]	@ (8003858 <HAL_RCC_GetSysClockFreq+0x200>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d063      	beq.n	8003776 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ae:	4b6a      	ldr	r3, [pc, #424]	@ (8003858 <HAL_RCC_GetSysClockFreq+0x200>)
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	099b      	lsrs	r3, r3, #6
 80036b4:	2200      	movs	r2, #0
 80036b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80036b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80036ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80036c2:	2300      	movs	r3, #0
 80036c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80036c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80036ca:	4622      	mov	r2, r4
 80036cc:	462b      	mov	r3, r5
 80036ce:	f04f 0000 	mov.w	r0, #0
 80036d2:	f04f 0100 	mov.w	r1, #0
 80036d6:	0159      	lsls	r1, r3, #5
 80036d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036dc:	0150      	lsls	r0, r2, #5
 80036de:	4602      	mov	r2, r0
 80036e0:	460b      	mov	r3, r1
 80036e2:	4621      	mov	r1, r4
 80036e4:	1a51      	subs	r1, r2, r1
 80036e6:	6139      	str	r1, [r7, #16]
 80036e8:	4629      	mov	r1, r5
 80036ea:	eb63 0301 	sbc.w	r3, r3, r1
 80036ee:	617b      	str	r3, [r7, #20]
 80036f0:	f04f 0200 	mov.w	r2, #0
 80036f4:	f04f 0300 	mov.w	r3, #0
 80036f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036fc:	4659      	mov	r1, fp
 80036fe:	018b      	lsls	r3, r1, #6
 8003700:	4651      	mov	r1, sl
 8003702:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003706:	4651      	mov	r1, sl
 8003708:	018a      	lsls	r2, r1, #6
 800370a:	4651      	mov	r1, sl
 800370c:	ebb2 0801 	subs.w	r8, r2, r1
 8003710:	4659      	mov	r1, fp
 8003712:	eb63 0901 	sbc.w	r9, r3, r1
 8003716:	f04f 0200 	mov.w	r2, #0
 800371a:	f04f 0300 	mov.w	r3, #0
 800371e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003722:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003726:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800372a:	4690      	mov	r8, r2
 800372c:	4699      	mov	r9, r3
 800372e:	4623      	mov	r3, r4
 8003730:	eb18 0303 	adds.w	r3, r8, r3
 8003734:	60bb      	str	r3, [r7, #8]
 8003736:	462b      	mov	r3, r5
 8003738:	eb49 0303 	adc.w	r3, r9, r3
 800373c:	60fb      	str	r3, [r7, #12]
 800373e:	f04f 0200 	mov.w	r2, #0
 8003742:	f04f 0300 	mov.w	r3, #0
 8003746:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800374a:	4629      	mov	r1, r5
 800374c:	028b      	lsls	r3, r1, #10
 800374e:	4621      	mov	r1, r4
 8003750:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003754:	4621      	mov	r1, r4
 8003756:	028a      	lsls	r2, r1, #10
 8003758:	4610      	mov	r0, r2
 800375a:	4619      	mov	r1, r3
 800375c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800375e:	2200      	movs	r2, #0
 8003760:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003762:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003764:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003768:	f7fc fd5a 	bl	8000220 <__aeabi_uldivmod>
 800376c:	4602      	mov	r2, r0
 800376e:	460b      	mov	r3, r1
 8003770:	4613      	mov	r3, r2
 8003772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003774:	e058      	b.n	8003828 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003776:	4b38      	ldr	r3, [pc, #224]	@ (8003858 <HAL_RCC_GetSysClockFreq+0x200>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	099b      	lsrs	r3, r3, #6
 800377c:	2200      	movs	r2, #0
 800377e:	4618      	mov	r0, r3
 8003780:	4611      	mov	r1, r2
 8003782:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003786:	623b      	str	r3, [r7, #32]
 8003788:	2300      	movs	r3, #0
 800378a:	627b      	str	r3, [r7, #36]	@ 0x24
 800378c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003790:	4642      	mov	r2, r8
 8003792:	464b      	mov	r3, r9
 8003794:	f04f 0000 	mov.w	r0, #0
 8003798:	f04f 0100 	mov.w	r1, #0
 800379c:	0159      	lsls	r1, r3, #5
 800379e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037a2:	0150      	lsls	r0, r2, #5
 80037a4:	4602      	mov	r2, r0
 80037a6:	460b      	mov	r3, r1
 80037a8:	4641      	mov	r1, r8
 80037aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80037ae:	4649      	mov	r1, r9
 80037b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80037b4:	f04f 0200 	mov.w	r2, #0
 80037b8:	f04f 0300 	mov.w	r3, #0
 80037bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80037c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80037c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80037c8:	ebb2 040a 	subs.w	r4, r2, sl
 80037cc:	eb63 050b 	sbc.w	r5, r3, fp
 80037d0:	f04f 0200 	mov.w	r2, #0
 80037d4:	f04f 0300 	mov.w	r3, #0
 80037d8:	00eb      	lsls	r3, r5, #3
 80037da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037de:	00e2      	lsls	r2, r4, #3
 80037e0:	4614      	mov	r4, r2
 80037e2:	461d      	mov	r5, r3
 80037e4:	4643      	mov	r3, r8
 80037e6:	18e3      	adds	r3, r4, r3
 80037e8:	603b      	str	r3, [r7, #0]
 80037ea:	464b      	mov	r3, r9
 80037ec:	eb45 0303 	adc.w	r3, r5, r3
 80037f0:	607b      	str	r3, [r7, #4]
 80037f2:	f04f 0200 	mov.w	r2, #0
 80037f6:	f04f 0300 	mov.w	r3, #0
 80037fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037fe:	4629      	mov	r1, r5
 8003800:	028b      	lsls	r3, r1, #10
 8003802:	4621      	mov	r1, r4
 8003804:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003808:	4621      	mov	r1, r4
 800380a:	028a      	lsls	r2, r1, #10
 800380c:	4610      	mov	r0, r2
 800380e:	4619      	mov	r1, r3
 8003810:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003812:	2200      	movs	r2, #0
 8003814:	61bb      	str	r3, [r7, #24]
 8003816:	61fa      	str	r2, [r7, #28]
 8003818:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800381c:	f7fc fd00 	bl	8000220 <__aeabi_uldivmod>
 8003820:	4602      	mov	r2, r0
 8003822:	460b      	mov	r3, r1
 8003824:	4613      	mov	r3, r2
 8003826:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003828:	4b0b      	ldr	r3, [pc, #44]	@ (8003858 <HAL_RCC_GetSysClockFreq+0x200>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	0c1b      	lsrs	r3, r3, #16
 800382e:	f003 0303 	and.w	r3, r3, #3
 8003832:	3301      	adds	r3, #1
 8003834:	005b      	lsls	r3, r3, #1
 8003836:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003838:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800383a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800383c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003840:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003842:	e002      	b.n	800384a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003844:	4b05      	ldr	r3, [pc, #20]	@ (800385c <HAL_RCC_GetSysClockFreq+0x204>)
 8003846:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003848:	bf00      	nop
    }
  }
  return sysclockfreq;
 800384a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800384c:	4618      	mov	r0, r3
 800384e:	3750      	adds	r7, #80	@ 0x50
 8003850:	46bd      	mov	sp, r7
 8003852:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003856:	bf00      	nop
 8003858:	40023800 	.word	0x40023800
 800385c:	00f42400 	.word	0x00f42400

08003860 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003864:	4b03      	ldr	r3, [pc, #12]	@ (8003874 <HAL_RCC_GetHCLKFreq+0x14>)
 8003866:	681b      	ldr	r3, [r3, #0]
}
 8003868:	4618      	mov	r0, r3
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	2000000c 	.word	0x2000000c

08003878 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b088      	sub	sp, #32
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003880:	2300      	movs	r3, #0
 8003882:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003884:	2300      	movs	r3, #0
 8003886:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8003888:	2300      	movs	r3, #0
 800388a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800388c:	2300      	movs	r3, #0
 800388e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b00      	cmp	r3, #0
 800389a:	d012      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800389c:	4b65      	ldr	r3, [pc, #404]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	4a64      	ldr	r2, [pc, #400]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038a2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80038a6:	6093      	str	r3, [r2, #8]
 80038a8:	4b62      	ldr	r3, [pc, #392]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038aa:	689a      	ldr	r2, [r3, #8]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b0:	4960      	ldr	r1, [pc, #384]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 80038be:	2301      	movs	r3, #1
 80038c0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d017      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038ce:	4b59      	ldr	r3, [pc, #356]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038d4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038dc:	4955      	ldr	r1, [pc, #340]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038ec:	d101      	bne.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 80038ee:	2301      	movs	r3, #1
 80038f0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d101      	bne.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 80038fa:	2301      	movs	r3, #1
 80038fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d017      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800390a:	4b4a      	ldr	r3, [pc, #296]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800390c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003910:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003918:	4946      	ldr	r1, [pc, #280]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800391a:	4313      	orrs	r3, r2
 800391c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003924:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003928:	d101      	bne.n	800392e <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 800392a:	2301      	movs	r3, #1
 800392c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003932:	2b00      	cmp	r3, #0
 8003934:	d101      	bne.n	800393a <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8003936:	2301      	movs	r3, #1
 8003938:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0320 	and.w	r3, r3, #32
 8003942:	2b00      	cmp	r3, #0
 8003944:	f000 808b 	beq.w	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003948:	4b3a      	ldr	r3, [pc, #232]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800394a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394c:	4a39      	ldr	r2, [pc, #228]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800394e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003952:	6413      	str	r3, [r2, #64]	@ 0x40
 8003954:	4b37      	ldr	r3, [pc, #220]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003958:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800395c:	60fb      	str	r3, [r7, #12]
 800395e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003960:	4b35      	ldr	r3, [pc, #212]	@ (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a34      	ldr	r2, [pc, #208]	@ (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003966:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800396a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800396c:	f7fd fcce 	bl	800130c <HAL_GetTick>
 8003970:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003974:	f7fd fcca 	bl	800130c <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b64      	cmp	r3, #100	@ 0x64
 8003980:	d901      	bls.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e2bc      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003986:	4b2c      	ldr	r3, [pc, #176]	@ (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800398e:	2b00      	cmp	r3, #0
 8003990:	d0f0      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003992:	4b28      	ldr	r3, [pc, #160]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003996:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800399a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d035      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x196>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d02e      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039b0:	4b20      	ldr	r3, [pc, #128]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039b8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039be:	4a1d      	ldr	r2, [pc, #116]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039c4:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ca:	4a1a      	ldr	r2, [pc, #104]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039d0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80039d2:	4a18      	ldr	r2, [pc, #96]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80039d8:	4b16      	ldr	r3, [pc, #88]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039dc:	f003 0301 	and.w	r3, r3, #1
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d114      	bne.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e4:	f7fd fc92 	bl	800130c <HAL_GetTick>
 80039e8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ea:	e00a      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039ec:	f7fd fc8e 	bl	800130c <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d901      	bls.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e27e      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a02:	4b0c      	ldr	r3, [pc, #48]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d0ee      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a1a:	d111      	bne.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8003a1c:	4b05      	ldr	r3, [pc, #20]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003a28:	4b04      	ldr	r3, [pc, #16]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003a2a:	400b      	ands	r3, r1
 8003a2c:	4901      	ldr	r1, [pc, #4]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	608b      	str	r3, [r1, #8]
 8003a32:	e00b      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8003a34:	40023800 	.word	0x40023800
 8003a38:	40007000 	.word	0x40007000
 8003a3c:	0ffffcff 	.word	0x0ffffcff
 8003a40:	4ba4      	ldr	r3, [pc, #656]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	4aa3      	ldr	r2, [pc, #652]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a46:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003a4a:	6093      	str	r3, [r2, #8]
 8003a4c:	4ba1      	ldr	r3, [pc, #644]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a4e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a58:	499e      	ldr	r1, [pc, #632]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0310 	and.w	r3, r3, #16
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d010      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003a6a:	4b9a      	ldr	r3, [pc, #616]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a70:	4a98      	ldr	r2, [pc, #608]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a76:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a7a:	4b96      	ldr	r3, [pc, #600]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a7c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a84:	4993      	ldr	r1, [pc, #588]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00a      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a98:	4b8e      	ldr	r3, [pc, #568]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a9e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa6:	498b      	ldr	r1, [pc, #556]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00a      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003aba:	4b86      	ldr	r3, [pc, #536]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ac0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ac8:	4982      	ldr	r1, [pc, #520]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003aca:	4313      	orrs	r3, r2
 8003acc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00a      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003adc:	4b7d      	ldr	r3, [pc, #500]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003aea:	497a      	ldr	r1, [pc, #488]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00a      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003afe:	4b75      	ldr	r3, [pc, #468]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b04:	f023 0203 	bic.w	r2, r3, #3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b0c:	4971      	ldr	r1, [pc, #452]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00a      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b20:	4b6c      	ldr	r3, [pc, #432]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b26:	f023 020c 	bic.w	r2, r3, #12
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2e:	4969      	ldr	r1, [pc, #420]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00a      	beq.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b42:	4b64      	ldr	r3, [pc, #400]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b48:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b50:	4960      	ldr	r1, [pc, #384]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00a      	beq.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b64:	4b5b      	ldr	r3, [pc, #364]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b6a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b72:	4958      	ldr	r1, [pc, #352]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b74:	4313      	orrs	r3, r2
 8003b76:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00a      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b86:	4b53      	ldr	r3, [pc, #332]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b94:	494f      	ldr	r1, [pc, #316]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d00a      	beq.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003ba8:	4b4a      	ldr	r3, [pc, #296]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bb6:	4947      	ldr	r1, [pc, #284]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d00a      	beq.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003bca:	4b42      	ldr	r3, [pc, #264]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bd0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bd8:	493e      	ldr	r1, [pc, #248]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00a      	beq.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003bec:	4b39      	ldr	r3, [pc, #228]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bfa:	4936      	ldr	r1, [pc, #216]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d011      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003c0e:	4b31      	ldr	r3, [pc, #196]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c14:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c1c:	492d      	ldr	r1, [pc, #180]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c2c:	d101      	bne.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00a      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c3e:	4b25      	ldr	r3, [pc, #148]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c44:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c4c:	4921      	ldr	r1, [pc, #132]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00a      	beq.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c60:	4b1c      	ldr	r3, [pc, #112]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c66:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c6e:	4919      	ldr	r1, [pc, #100]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00a      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003c82:	4b14      	ldr	r3, [pc, #80]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c88:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c90:	4910      	ldr	r1, [pc, #64]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d006      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x434>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	f000 809d 	beq.w	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003cac:	4b09      	ldr	r3, [pc, #36]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a08      	ldr	r2, [pc, #32]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003cb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cb8:	f7fd fb28 	bl	800130c <HAL_GetTick>
 8003cbc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003cbe:	e00b      	b.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003cc0:	f7fd fb24 	bl	800130c <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b64      	cmp	r3, #100	@ 0x64
 8003ccc:	d904      	bls.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e116      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8003cd2:	bf00      	nop
 8003cd4:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003cd8:	4b8b      	ldr	r3, [pc, #556]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d1ed      	bne.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d017      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d113      	bne.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003cf8:	4b83      	ldr	r3, [pc, #524]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003cfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cfe:	0e1b      	lsrs	r3, r3, #24
 8003d00:	f003 030f 	and.w	r3, r3, #15
 8003d04:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	019a      	lsls	r2, r3, #6
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	061b      	lsls	r3, r3, #24
 8003d10:	431a      	orrs	r2, r3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	071b      	lsls	r3, r3, #28
 8003d18:	497b      	ldr	r1, [pc, #492]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d004      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d34:	d00a      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d024      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d4a:	d11f      	bne.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003d4c:	4b6e      	ldr	r3, [pc, #440]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d52:	0f1b      	lsrs	r3, r3, #28
 8003d54:	f003 0307 	and.w	r3, r3, #7
 8003d58:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	019a      	lsls	r2, r3, #6
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	061b      	lsls	r3, r3, #24
 8003d66:	431a      	orrs	r2, r3
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	071b      	lsls	r3, r3, #28
 8003d6c:	4966      	ldr	r1, [pc, #408]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003d74:	4b64      	ldr	r3, [pc, #400]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d7a:	f023 021f 	bic.w	r2, r3, #31
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	69db      	ldr	r3, [r3, #28]
 8003d82:	3b01      	subs	r3, #1
 8003d84:	4960      	ldr	r1, [pc, #384]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d00d      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	019a      	lsls	r2, r3, #6
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	061b      	lsls	r3, r3, #24
 8003da4:	431a      	orrs	r2, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	071b      	lsls	r3, r3, #28
 8003dac:	4956      	ldr	r1, [pc, #344]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003db4:	4b54      	ldr	r3, [pc, #336]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a53      	ldr	r2, [pc, #332]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003dba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003dbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dc0:	f7fd faa4 	bl	800130c <HAL_GetTick>
 8003dc4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003dc8:	f7fd faa0 	bl	800130c <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b64      	cmp	r3, #100	@ 0x64
 8003dd4:	d901      	bls.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e092      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003dda:	4b4b      	ldr	r3, [pc, #300]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d0f0      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	f040 8088 	bne.w	8003efe <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003dee:	4b46      	ldr	r3, [pc, #280]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a45      	ldr	r2, [pc, #276]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003df4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003df8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dfa:	f7fd fa87 	bl	800130c <HAL_GetTick>
 8003dfe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003e00:	e008      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003e02:	f7fd fa83 	bl	800130c <HAL_GetTick>
 8003e06:	4602      	mov	r2, r0
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	2b64      	cmp	r3, #100	@ 0x64
 8003e0e:	d901      	bls.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	e075      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003e14:	4b3c      	ldr	r3, [pc, #240]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e20:	d0ef      	beq.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d003      	beq.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d009      	beq.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d024      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d120      	bne.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003e4a:	4b2f      	ldr	r3, [pc, #188]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e50:	0c1b      	lsrs	r3, r3, #16
 8003e52:	f003 0303 	and.w	r3, r3, #3
 8003e56:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	691b      	ldr	r3, [r3, #16]
 8003e5c:	019a      	lsls	r2, r3, #6
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	041b      	lsls	r3, r3, #16
 8003e62:	431a      	orrs	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	695b      	ldr	r3, [r3, #20]
 8003e68:	061b      	lsls	r3, r3, #24
 8003e6a:	4927      	ldr	r1, [pc, #156]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003e72:	4b25      	ldr	r3, [pc, #148]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e78:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	3b01      	subs	r3, #1
 8003e82:	021b      	lsls	r3, r3, #8
 8003e84:	4920      	ldr	r1, [pc, #128]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e86:	4313      	orrs	r3, r2
 8003e88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d018      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x652>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ea0:	d113      	bne.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003ea2:	4b19      	ldr	r3, [pc, #100]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea8:	0e1b      	lsrs	r3, r3, #24
 8003eaa:	f003 030f 	and.w	r3, r3, #15
 8003eae:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	019a      	lsls	r2, r3, #6
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	041b      	lsls	r3, r3, #16
 8003ebc:	431a      	orrs	r2, r3
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	061b      	lsls	r3, r3, #24
 8003ec2:	4911      	ldr	r1, [pc, #68]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003eca:	4b0f      	ldr	r3, [pc, #60]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a0e      	ldr	r2, [pc, #56]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ed0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ed4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ed6:	f7fd fa19 	bl	800130c <HAL_GetTick>
 8003eda:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003edc:	e008      	b.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003ede:	f7fd fa15 	bl	800130c <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	2b64      	cmp	r3, #100	@ 0x64
 8003eea:	d901      	bls.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003eec:	2303      	movs	r3, #3
 8003eee:	e007      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ef0:	4b05      	ldr	r3, [pc, #20]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ef8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003efc:	d1ef      	bne.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8003efe:	2300      	movs	r3, #0
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3720      	adds	r7, #32
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	40023800 	.word	0x40023800

08003f0c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d101      	bne.n	8003f1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e09d      	b.n	800405a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d108      	bne.n	8003f38 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f2e:	d009      	beq.n	8003f44 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	61da      	str	r2, [r3, #28]
 8003f36:	e005      	b.n	8003f44 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d106      	bne.n	8003f64 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f7fc ffd0 	bl	8000f04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2202      	movs	r2, #2
 8003f68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f7a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f84:	d902      	bls.n	8003f8c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003f86:	2300      	movs	r3, #0
 8003f88:	60fb      	str	r3, [r7, #12]
 8003f8a:	e002      	b.n	8003f92 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003f8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f90:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003f9a:	d007      	beq.n	8003fac <HAL_SPI_Init+0xa0>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fa4:	d002      	beq.n	8003fac <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	691b      	ldr	r3, [r3, #16]
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	431a      	orrs	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	f003 0301 	and.w	r3, r3, #1
 8003fd0:	431a      	orrs	r2, r3
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fda:	431a      	orrs	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	69db      	ldr	r3, [r3, #28]
 8003fe0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fe4:	431a      	orrs	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
 8003fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fee:	ea42 0103 	orr.w	r1, r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ff6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	430a      	orrs	r2, r1
 8004000:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	0c1b      	lsrs	r3, r3, #16
 8004008:	f003 0204 	and.w	r2, r3, #4
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004010:	f003 0310 	and.w	r3, r3, #16
 8004014:	431a      	orrs	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800401a:	f003 0308 	and.w	r3, r3, #8
 800401e:	431a      	orrs	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004028:	ea42 0103 	orr.w	r1, r2, r3
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	430a      	orrs	r2, r1
 8004038:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	69da      	ldr	r2, [r3, #28]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004048:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3710      	adds	r7, #16
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b088      	sub	sp, #32
 8004066:	af00      	add	r7, sp, #0
 8004068:	60f8      	str	r0, [r7, #12]
 800406a:	60b9      	str	r1, [r7, #8]
 800406c:	603b      	str	r3, [r7, #0]
 800406e:	4613      	mov	r3, r2
 8004070:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004072:	f7fd f94b 	bl	800130c <HAL_GetTick>
 8004076:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004078:	88fb      	ldrh	r3, [r7, #6]
 800407a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004082:	b2db      	uxtb	r3, r3
 8004084:	2b01      	cmp	r3, #1
 8004086:	d001      	beq.n	800408c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004088:	2302      	movs	r3, #2
 800408a:	e15c      	b.n	8004346 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d002      	beq.n	8004098 <HAL_SPI_Transmit+0x36>
 8004092:	88fb      	ldrh	r3, [r7, #6]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d101      	bne.n	800409c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e154      	b.n	8004346 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d101      	bne.n	80040aa <HAL_SPI_Transmit+0x48>
 80040a6:	2302      	movs	r3, #2
 80040a8:	e14d      	b.n	8004346 <HAL_SPI_Transmit+0x2e4>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2203      	movs	r2, #3
 80040b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	68ba      	ldr	r2, [r7, #8]
 80040c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	88fa      	ldrh	r2, [r7, #6]
 80040ca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	88fa      	ldrh	r2, [r7, #6]
 80040d0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2200      	movs	r2, #0
 80040d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040fc:	d10f      	bne.n	800411e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800410c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800411c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004128:	2b40      	cmp	r3, #64	@ 0x40
 800412a:	d007      	beq.n	800413c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800413a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004144:	d952      	bls.n	80041ec <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d002      	beq.n	8004154 <HAL_SPI_Transmit+0xf2>
 800414e:	8b7b      	ldrh	r3, [r7, #26]
 8004150:	2b01      	cmp	r3, #1
 8004152:	d145      	bne.n	80041e0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004158:	881a      	ldrh	r2, [r3, #0]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004164:	1c9a      	adds	r2, r3, #2
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800416e:	b29b      	uxth	r3, r3
 8004170:	3b01      	subs	r3, #1
 8004172:	b29a      	uxth	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004178:	e032      	b.n	80041e0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b02      	cmp	r3, #2
 8004186:	d112      	bne.n	80041ae <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800418c:	881a      	ldrh	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004198:	1c9a      	adds	r2, r3, #2
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041ac:	e018      	b.n	80041e0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041ae:	f7fd f8ad 	bl	800130c <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	683a      	ldr	r2, [r7, #0]
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d803      	bhi.n	80041c6 <HAL_SPI_Transmit+0x164>
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041c4:	d102      	bne.n	80041cc <HAL_SPI_Transmit+0x16a>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d109      	bne.n	80041e0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e0b2      	b.n	8004346 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d1c7      	bne.n	800417a <HAL_SPI_Transmit+0x118>
 80041ea:	e083      	b.n	80042f4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d002      	beq.n	80041fa <HAL_SPI_Transmit+0x198>
 80041f4:	8b7b      	ldrh	r3, [r7, #26]
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d177      	bne.n	80042ea <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041fe:	b29b      	uxth	r3, r3
 8004200:	2b01      	cmp	r3, #1
 8004202:	d912      	bls.n	800422a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004208:	881a      	ldrh	r2, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004214:	1c9a      	adds	r2, r3, #2
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800421e:	b29b      	uxth	r3, r3
 8004220:	3b02      	subs	r3, #2
 8004222:	b29a      	uxth	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004228:	e05f      	b.n	80042ea <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	330c      	adds	r3, #12
 8004234:	7812      	ldrb	r2, [r2, #0]
 8004236:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800423c:	1c5a      	adds	r2, r3, #1
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004246:	b29b      	uxth	r3, r3
 8004248:	3b01      	subs	r3, #1
 800424a:	b29a      	uxth	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004250:	e04b      	b.n	80042ea <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f003 0302 	and.w	r3, r3, #2
 800425c:	2b02      	cmp	r3, #2
 800425e:	d12b      	bne.n	80042b8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004264:	b29b      	uxth	r3, r3
 8004266:	2b01      	cmp	r3, #1
 8004268:	d912      	bls.n	8004290 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800426e:	881a      	ldrh	r2, [r3, #0]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800427a:	1c9a      	adds	r2, r3, #2
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004284:	b29b      	uxth	r3, r3
 8004286:	3b02      	subs	r3, #2
 8004288:	b29a      	uxth	r2, r3
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800428e:	e02c      	b.n	80042ea <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	330c      	adds	r3, #12
 800429a:	7812      	ldrb	r2, [r2, #0]
 800429c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a2:	1c5a      	adds	r2, r3, #1
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	3b01      	subs	r3, #1
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042b6:	e018      	b.n	80042ea <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042b8:	f7fd f828 	bl	800130c <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	683a      	ldr	r2, [r7, #0]
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d803      	bhi.n	80042d0 <HAL_SPI_Transmit+0x26e>
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042ce:	d102      	bne.n	80042d6 <HAL_SPI_Transmit+0x274>
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d109      	bne.n	80042ea <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2201      	movs	r2, #1
 80042da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e02d      	b.n	8004346 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d1ae      	bne.n	8004252 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042f4:	69fa      	ldr	r2, [r7, #28]
 80042f6:	6839      	ldr	r1, [r7, #0]
 80042f8:	68f8      	ldr	r0, [r7, #12]
 80042fa:	f000 fd19 	bl	8004d30 <SPI_EndRxTxTransaction>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d002      	beq.n	800430a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2220      	movs	r2, #32
 8004308:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d10a      	bne.n	8004328 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004312:	2300      	movs	r3, #0
 8004314:	617b      	str	r3, [r7, #20]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	617b      	str	r3, [r7, #20]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	617b      	str	r3, [r7, #20]
 8004326:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800433c:	2b00      	cmp	r3, #0
 800433e:	d001      	beq.n	8004344 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e000      	b.n	8004346 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004344:	2300      	movs	r3, #0
  }
}
 8004346:	4618      	mov	r0, r3
 8004348:	3720      	adds	r7, #32
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}

0800434e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800434e:	b580      	push	{r7, lr}
 8004350:	b088      	sub	sp, #32
 8004352:	af02      	add	r7, sp, #8
 8004354:	60f8      	str	r0, [r7, #12]
 8004356:	60b9      	str	r1, [r7, #8]
 8004358:	603b      	str	r3, [r7, #0]
 800435a:	4613      	mov	r3, r2
 800435c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2b01      	cmp	r3, #1
 8004368:	d001      	beq.n	800436e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800436a:	2302      	movs	r3, #2
 800436c:	e123      	b.n	80045b6 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d002      	beq.n	800437a <HAL_SPI_Receive+0x2c>
 8004374:	88fb      	ldrh	r3, [r7, #6]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d101      	bne.n	800437e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e11b      	b.n	80045b6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004386:	d112      	bne.n	80043ae <HAL_SPI_Receive+0x60>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d10e      	bne.n	80043ae <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2204      	movs	r2, #4
 8004394:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004398:	88fa      	ldrh	r2, [r7, #6]
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	9300      	str	r3, [sp, #0]
 800439e:	4613      	mov	r3, r2
 80043a0:	68ba      	ldr	r2, [r7, #8]
 80043a2:	68b9      	ldr	r1, [r7, #8]
 80043a4:	68f8      	ldr	r0, [r7, #12]
 80043a6:	f000 f90a 	bl	80045be <HAL_SPI_TransmitReceive>
 80043aa:	4603      	mov	r3, r0
 80043ac:	e103      	b.n	80045b6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043ae:	f7fc ffad 	bl	800130c <HAL_GetTick>
 80043b2:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d101      	bne.n	80043c2 <HAL_SPI_Receive+0x74>
 80043be:	2302      	movs	r3, #2
 80043c0:	e0f9      	b.n	80045b6 <HAL_SPI_Receive+0x268>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2201      	movs	r2, #1
 80043c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2204      	movs	r2, #4
 80043ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2200      	movs	r2, #0
 80043d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	68ba      	ldr	r2, [r7, #8]
 80043dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	88fa      	ldrh	r2, [r7, #6]
 80043e2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	88fa      	ldrh	r2, [r7, #6]
 80043ea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004414:	d908      	bls.n	8004428 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	685a      	ldr	r2, [r3, #4]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004424:	605a      	str	r2, [r3, #4]
 8004426:	e007      	b.n	8004438 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004436:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004440:	d10f      	bne.n	8004462 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004450:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004460:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800446c:	2b40      	cmp	r3, #64	@ 0x40
 800446e:	d007      	beq.n	8004480 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800447e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004488:	d875      	bhi.n	8004576 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800448a:	e037      	b.n	80044fc <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b01      	cmp	r3, #1
 8004498:	d117      	bne.n	80044ca <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f103 020c 	add.w	r2, r3, #12
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a6:	7812      	ldrb	r2, [r2, #0]
 80044a8:	b2d2      	uxtb	r2, r2
 80044aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b0:	1c5a      	adds	r2, r3, #1
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80044bc:	b29b      	uxth	r3, r3
 80044be:	3b01      	subs	r3, #1
 80044c0:	b29a      	uxth	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80044c8:	e018      	b.n	80044fc <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044ca:	f7fc ff1f 	bl	800130c <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	683a      	ldr	r2, [r7, #0]
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d803      	bhi.n	80044e2 <HAL_SPI_Receive+0x194>
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044e0:	d102      	bne.n	80044e8 <HAL_SPI_Receive+0x19a>
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d109      	bne.n	80044fc <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e05c      	b.n	80045b6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004502:	b29b      	uxth	r3, r3
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1c1      	bne.n	800448c <HAL_SPI_Receive+0x13e>
 8004508:	e03b      	b.n	8004582 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	2b01      	cmp	r3, #1
 8004516:	d115      	bne.n	8004544 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004522:	b292      	uxth	r2, r2
 8004524:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452a:	1c9a      	adds	r2, r3, #2
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004536:	b29b      	uxth	r3, r3
 8004538:	3b01      	subs	r3, #1
 800453a:	b29a      	uxth	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004542:	e018      	b.n	8004576 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004544:	f7fc fee2 	bl	800130c <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	683a      	ldr	r2, [r7, #0]
 8004550:	429a      	cmp	r2, r3
 8004552:	d803      	bhi.n	800455c <HAL_SPI_Receive+0x20e>
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800455a:	d102      	bne.n	8004562 <HAL_SPI_Receive+0x214>
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d109      	bne.n	8004576 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e01f      	b.n	80045b6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800457c:	b29b      	uxth	r3, r3
 800457e:	2b00      	cmp	r3, #0
 8004580:	d1c3      	bne.n	800450a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004582:	697a      	ldr	r2, [r7, #20]
 8004584:	6839      	ldr	r1, [r7, #0]
 8004586:	68f8      	ldr	r0, [r7, #12]
 8004588:	f000 fb56 	bl	8004c38 <SPI_EndRxTransaction>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d002      	beq.n	8004598 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2220      	movs	r2, #32
 8004596:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d001      	beq.n	80045b4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e000      	b.n	80045b6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80045b4:	2300      	movs	r3, #0
  }
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3718      	adds	r7, #24
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}

080045be <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	b08a      	sub	sp, #40	@ 0x28
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	60f8      	str	r0, [r7, #12]
 80045c6:	60b9      	str	r1, [r7, #8]
 80045c8:	607a      	str	r2, [r7, #4]
 80045ca:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80045cc:	2301      	movs	r3, #1
 80045ce:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045d0:	f7fc fe9c 	bl	800130c <HAL_GetTick>
 80045d4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80045dc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80045e4:	887b      	ldrh	r3, [r7, #2]
 80045e6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80045e8:	887b      	ldrh	r3, [r7, #2]
 80045ea:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80045ec:	7ffb      	ldrb	r3, [r7, #31]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d00c      	beq.n	800460c <HAL_SPI_TransmitReceive+0x4e>
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045f8:	d106      	bne.n	8004608 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d102      	bne.n	8004608 <HAL_SPI_TransmitReceive+0x4a>
 8004602:	7ffb      	ldrb	r3, [r7, #31]
 8004604:	2b04      	cmp	r3, #4
 8004606:	d001      	beq.n	800460c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004608:	2302      	movs	r3, #2
 800460a:	e1f3      	b.n	80049f4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d005      	beq.n	800461e <HAL_SPI_TransmitReceive+0x60>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d002      	beq.n	800461e <HAL_SPI_TransmitReceive+0x60>
 8004618:	887b      	ldrh	r3, [r7, #2]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d101      	bne.n	8004622 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e1e8      	b.n	80049f4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004628:	2b01      	cmp	r3, #1
 800462a:	d101      	bne.n	8004630 <HAL_SPI_TransmitReceive+0x72>
 800462c:	2302      	movs	r3, #2
 800462e:	e1e1      	b.n	80049f4 <HAL_SPI_TransmitReceive+0x436>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b04      	cmp	r3, #4
 8004642:	d003      	beq.n	800464c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2205      	movs	r2, #5
 8004648:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	887a      	ldrh	r2, [r7, #2]
 800465c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	887a      	ldrh	r2, [r7, #2]
 8004664:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	68ba      	ldr	r2, [r7, #8]
 800466c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	887a      	ldrh	r2, [r7, #2]
 8004672:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	887a      	ldrh	r2, [r7, #2]
 8004678:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2200      	movs	r2, #0
 8004684:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	68db      	ldr	r3, [r3, #12]
 800468a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800468e:	d802      	bhi.n	8004696 <HAL_SPI_TransmitReceive+0xd8>
 8004690:	8abb      	ldrh	r3, [r7, #20]
 8004692:	2b01      	cmp	r3, #1
 8004694:	d908      	bls.n	80046a8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	685a      	ldr	r2, [r3, #4]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80046a4:	605a      	str	r2, [r3, #4]
 80046a6:	e007      	b.n	80046b8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046b6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046c2:	2b40      	cmp	r3, #64	@ 0x40
 80046c4:	d007      	beq.n	80046d6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80046de:	f240 8083 	bls.w	80047e8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d002      	beq.n	80046f0 <HAL_SPI_TransmitReceive+0x132>
 80046ea:	8afb      	ldrh	r3, [r7, #22]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d16f      	bne.n	80047d0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f4:	881a      	ldrh	r2, [r3, #0]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004700:	1c9a      	adds	r2, r3, #2
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800470a:	b29b      	uxth	r3, r3
 800470c:	3b01      	subs	r3, #1
 800470e:	b29a      	uxth	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004714:	e05c      	b.n	80047d0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	f003 0302 	and.w	r3, r3, #2
 8004720:	2b02      	cmp	r3, #2
 8004722:	d11b      	bne.n	800475c <HAL_SPI_TransmitReceive+0x19e>
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004728:	b29b      	uxth	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d016      	beq.n	800475c <HAL_SPI_TransmitReceive+0x19e>
 800472e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004730:	2b01      	cmp	r3, #1
 8004732:	d113      	bne.n	800475c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004738:	881a      	ldrh	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004744:	1c9a      	adds	r2, r3, #2
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800474e:	b29b      	uxth	r3, r3
 8004750:	3b01      	subs	r3, #1
 8004752:	b29a      	uxth	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004758:	2300      	movs	r3, #0
 800475a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f003 0301 	and.w	r3, r3, #1
 8004766:	2b01      	cmp	r3, #1
 8004768:	d11c      	bne.n	80047a4 <HAL_SPI_TransmitReceive+0x1e6>
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004770:	b29b      	uxth	r3, r3
 8004772:	2b00      	cmp	r3, #0
 8004774:	d016      	beq.n	80047a4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68da      	ldr	r2, [r3, #12]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004780:	b292      	uxth	r2, r2
 8004782:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004788:	1c9a      	adds	r2, r3, #2
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004794:	b29b      	uxth	r3, r3
 8004796:	3b01      	subs	r3, #1
 8004798:	b29a      	uxth	r2, r3
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047a0:	2301      	movs	r3, #1
 80047a2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80047a4:	f7fc fdb2 	bl	800130c <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	6a3b      	ldr	r3, [r7, #32]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d80d      	bhi.n	80047d0 <HAL_SPI_TransmitReceive+0x212>
 80047b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047ba:	d009      	beq.n	80047d0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e111      	b.n	80049f4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d19d      	bne.n	8004716 <HAL_SPI_TransmitReceive+0x158>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d197      	bne.n	8004716 <HAL_SPI_TransmitReceive+0x158>
 80047e6:	e0e5      	b.n	80049b4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d003      	beq.n	80047f8 <HAL_SPI_TransmitReceive+0x23a>
 80047f0:	8afb      	ldrh	r3, [r7, #22]
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	f040 80d1 	bne.w	800499a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d912      	bls.n	8004828 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004806:	881a      	ldrh	r2, [r3, #0]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004812:	1c9a      	adds	r2, r3, #2
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800481c:	b29b      	uxth	r3, r3
 800481e:	3b02      	subs	r3, #2
 8004820:	b29a      	uxth	r2, r3
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004826:	e0b8      	b.n	800499a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	330c      	adds	r3, #12
 8004832:	7812      	ldrb	r2, [r2, #0]
 8004834:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800483a:	1c5a      	adds	r2, r3, #1
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004844:	b29b      	uxth	r3, r3
 8004846:	3b01      	subs	r3, #1
 8004848:	b29a      	uxth	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800484e:	e0a4      	b.n	800499a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b02      	cmp	r3, #2
 800485c:	d134      	bne.n	80048c8 <HAL_SPI_TransmitReceive+0x30a>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004862:	b29b      	uxth	r3, r3
 8004864:	2b00      	cmp	r3, #0
 8004866:	d02f      	beq.n	80048c8 <HAL_SPI_TransmitReceive+0x30a>
 8004868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486a:	2b01      	cmp	r3, #1
 800486c:	d12c      	bne.n	80048c8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004872:	b29b      	uxth	r3, r3
 8004874:	2b01      	cmp	r3, #1
 8004876:	d912      	bls.n	800489e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800487c:	881a      	ldrh	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004888:	1c9a      	adds	r2, r3, #2
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004892:	b29b      	uxth	r3, r3
 8004894:	3b02      	subs	r3, #2
 8004896:	b29a      	uxth	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800489c:	e012      	b.n	80048c4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	330c      	adds	r3, #12
 80048a8:	7812      	ldrb	r2, [r2, #0]
 80048aa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b0:	1c5a      	adds	r2, r3, #1
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	3b01      	subs	r3, #1
 80048be:	b29a      	uxth	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048c4:	2300      	movs	r3, #0
 80048c6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d148      	bne.n	8004968 <HAL_SPI_TransmitReceive+0x3aa>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048dc:	b29b      	uxth	r3, r3
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d042      	beq.n	8004968 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d923      	bls.n	8004936 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	68da      	ldr	r2, [r3, #12]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f8:	b292      	uxth	r2, r2
 80048fa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004900:	1c9a      	adds	r2, r3, #2
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800490c:	b29b      	uxth	r3, r3
 800490e:	3b02      	subs	r3, #2
 8004910:	b29a      	uxth	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800491e:	b29b      	uxth	r3, r3
 8004920:	2b01      	cmp	r3, #1
 8004922:	d81f      	bhi.n	8004964 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	685a      	ldr	r2, [r3, #4]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004932:	605a      	str	r2, [r3, #4]
 8004934:	e016      	b.n	8004964 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f103 020c 	add.w	r2, r3, #12
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004942:	7812      	ldrb	r2, [r2, #0]
 8004944:	b2d2      	uxtb	r2, r2
 8004946:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494c:	1c5a      	adds	r2, r3, #1
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004958:	b29b      	uxth	r3, r3
 800495a:	3b01      	subs	r3, #1
 800495c:	b29a      	uxth	r2, r3
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004964:	2301      	movs	r3, #1
 8004966:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004968:	f7fc fcd0 	bl	800130c <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	6a3b      	ldr	r3, [r7, #32]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004974:	429a      	cmp	r2, r3
 8004976:	d803      	bhi.n	8004980 <HAL_SPI_TransmitReceive+0x3c2>
 8004978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800497e:	d102      	bne.n	8004986 <HAL_SPI_TransmitReceive+0x3c8>
 8004980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004982:	2b00      	cmp	r3, #0
 8004984:	d109      	bne.n	800499a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e02c      	b.n	80049f4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800499e:	b29b      	uxth	r3, r3
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f47f af55 	bne.w	8004850 <HAL_SPI_TransmitReceive+0x292>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f47f af4e 	bne.w	8004850 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049b4:	6a3a      	ldr	r2, [r7, #32]
 80049b6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80049b8:	68f8      	ldr	r0, [r7, #12]
 80049ba:	f000 f9b9 	bl	8004d30 <SPI_EndRxTxTransaction>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d008      	beq.n	80049d6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2220      	movs	r2, #32
 80049c8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e00e      	b.n	80049f4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e000      	b.n	80049f4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80049f2:	2300      	movs	r3, #0
  }
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3728      	adds	r7, #40	@ 0x28
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b088      	sub	sp, #32
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	603b      	str	r3, [r7, #0]
 8004a08:	4613      	mov	r3, r2
 8004a0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a0c:	f7fc fc7e 	bl	800130c <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a14:	1a9b      	subs	r3, r3, r2
 8004a16:	683a      	ldr	r2, [r7, #0]
 8004a18:	4413      	add	r3, r2
 8004a1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a1c:	f7fc fc76 	bl	800130c <HAL_GetTick>
 8004a20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a22:	4b39      	ldr	r3, [pc, #228]	@ (8004b08 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	015b      	lsls	r3, r3, #5
 8004a28:	0d1b      	lsrs	r3, r3, #20
 8004a2a:	69fa      	ldr	r2, [r7, #28]
 8004a2c:	fb02 f303 	mul.w	r3, r2, r3
 8004a30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a32:	e055      	b.n	8004ae0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a3a:	d051      	beq.n	8004ae0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a3c:	f7fc fc66 	bl	800130c <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	69fa      	ldr	r2, [r7, #28]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d902      	bls.n	8004a52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d13d      	bne.n	8004ace <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	685a      	ldr	r2, [r3, #4]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004a60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a6a:	d111      	bne.n	8004a90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a74:	d004      	beq.n	8004a80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a7e:	d107      	bne.n	8004a90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a98:	d10f      	bne.n	8004aba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004aa8:	601a      	str	r2, [r3, #0]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ab8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e018      	b.n	8004b00 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d102      	bne.n	8004ada <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	61fb      	str	r3, [r7, #28]
 8004ad8:	e002      	b.n	8004ae0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	3b01      	subs	r3, #1
 8004ade:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	689a      	ldr	r2, [r3, #8]
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	4013      	ands	r3, r2
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	bf0c      	ite	eq
 8004af0:	2301      	moveq	r3, #1
 8004af2:	2300      	movne	r3, #0
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	461a      	mov	r2, r3
 8004af8:	79fb      	ldrb	r3, [r7, #7]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d19a      	bne.n	8004a34 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3720      	adds	r7, #32
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	2000000c 	.word	0x2000000c

08004b0c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b08a      	sub	sp, #40	@ 0x28
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	607a      	str	r2, [r7, #4]
 8004b18:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004b1e:	f7fc fbf5 	bl	800130c <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b26:	1a9b      	subs	r3, r3, r2
 8004b28:	683a      	ldr	r2, [r7, #0]
 8004b2a:	4413      	add	r3, r2
 8004b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004b2e:	f7fc fbed 	bl	800130c <HAL_GetTick>
 8004b32:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	330c      	adds	r3, #12
 8004b3a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004b3c:	4b3d      	ldr	r3, [pc, #244]	@ (8004c34 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	4613      	mov	r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	4413      	add	r3, r2
 8004b46:	00da      	lsls	r2, r3, #3
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	0d1b      	lsrs	r3, r3, #20
 8004b4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b4e:	fb02 f303 	mul.w	r3, r2, r3
 8004b52:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004b54:	e061      	b.n	8004c1a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004b5c:	d107      	bne.n	8004b6e <SPI_WaitFifoStateUntilTimeout+0x62>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d104      	bne.n	8004b6e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004b6c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b74:	d051      	beq.n	8004c1a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b76:	f7fc fbc9 	bl	800130c <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	6a3b      	ldr	r3, [r7, #32]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d902      	bls.n	8004b8c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d13d      	bne.n	8004c08 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	685a      	ldr	r2, [r3, #4]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b9a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ba4:	d111      	bne.n	8004bca <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bae:	d004      	beq.n	8004bba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bb8:	d107      	bne.n	8004bca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bc8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bd2:	d10f      	bne.n	8004bf4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004be2:	601a      	str	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bf2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	e011      	b.n	8004c2c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d102      	bne.n	8004c14 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c12:	e002      	b.n	8004c1a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	3b01      	subs	r3, #1
 8004c18:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	689a      	ldr	r2, [r3, #8]
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	4013      	ands	r3, r2
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d195      	bne.n	8004b56 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3728      	adds	r7, #40	@ 0x28
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	2000000c 	.word	0x2000000c

08004c38 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b088      	sub	sp, #32
 8004c3c:	af02      	add	r7, sp, #8
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	60b9      	str	r1, [r7, #8]
 8004c42:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c4c:	d111      	bne.n	8004c72 <SPI_EndRxTransaction+0x3a>
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c56:	d004      	beq.n	8004c62 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c60:	d107      	bne.n	8004c72 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c70:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c7a:	d112      	bne.n	8004ca2 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	9300      	str	r3, [sp, #0]
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	2200      	movs	r2, #0
 8004c84:	2180      	movs	r1, #128	@ 0x80
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f7ff feb8 	bl	80049fc <SPI_WaitFlagStateUntilTimeout>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d021      	beq.n	8004cd6 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c96:	f043 0220 	orr.w	r2, r3, #32
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e03d      	b.n	8004d1e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004ca2:	4b21      	ldr	r3, [pc, #132]	@ (8004d28 <SPI_EndRxTransaction+0xf0>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a21      	ldr	r2, [pc, #132]	@ (8004d2c <SPI_EndRxTransaction+0xf4>)
 8004ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cac:	0d5b      	lsrs	r3, r3, #21
 8004cae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004cb2:	fb02 f303 	mul.w	r3, r2, r3
 8004cb6:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d00a      	beq.n	8004cd4 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	3b01      	subs	r3, #1
 8004cc2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cce:	2b80      	cmp	r3, #128	@ 0x80
 8004cd0:	d0f2      	beq.n	8004cb8 <SPI_EndRxTransaction+0x80>
 8004cd2:	e000      	b.n	8004cd6 <SPI_EndRxTransaction+0x9e>
        break;
 8004cd4:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cde:	d11d      	bne.n	8004d1c <SPI_EndRxTransaction+0xe4>
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ce8:	d004      	beq.n	8004cf4 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cf2:	d113      	bne.n	8004d1c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004d00:	68f8      	ldr	r0, [r7, #12]
 8004d02:	f7ff ff03 	bl	8004b0c <SPI_WaitFifoStateUntilTimeout>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d007      	beq.n	8004d1c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d10:	f043 0220 	orr.w	r2, r3, #32
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004d18:	2303      	movs	r3, #3
 8004d1a:	e000      	b.n	8004d1e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	2000000c 	.word	0x2000000c
 8004d2c:	165e9f81 	.word	0x165e9f81

08004d30 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b088      	sub	sp, #32
 8004d34:	af02      	add	r7, sp, #8
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	9300      	str	r3, [sp, #0]
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f7ff fedf 	bl	8004b0c <SPI_WaitFifoStateUntilTimeout>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d007      	beq.n	8004d64 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d58:	f043 0220 	orr.w	r2, r3, #32
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e046      	b.n	8004df2 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d64:	4b25      	ldr	r3, [pc, #148]	@ (8004dfc <SPI_EndRxTxTransaction+0xcc>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a25      	ldr	r2, [pc, #148]	@ (8004e00 <SPI_EndRxTxTransaction+0xd0>)
 8004d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d6e:	0d5b      	lsrs	r3, r3, #21
 8004d70:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004d74:	fb02 f303 	mul.w	r3, r2, r3
 8004d78:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d82:	d112      	bne.n	8004daa <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	9300      	str	r3, [sp, #0]
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	2180      	movs	r1, #128	@ 0x80
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f7ff fe34 	bl	80049fc <SPI_WaitFlagStateUntilTimeout>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d016      	beq.n	8004dc8 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d9e:	f043 0220 	orr.w	r2, r3, #32
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	e023      	b.n	8004df2 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d00a      	beq.n	8004dc6 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	3b01      	subs	r3, #1
 8004db4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dc0:	2b80      	cmp	r3, #128	@ 0x80
 8004dc2:	d0f2      	beq.n	8004daa <SPI_EndRxTxTransaction+0x7a>
 8004dc4:	e000      	b.n	8004dc8 <SPI_EndRxTxTransaction+0x98>
        break;
 8004dc6:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f7ff fe99 	bl	8004b0c <SPI_WaitFifoStateUntilTimeout>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d007      	beq.n	8004df0 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004de4:	f043 0220 	orr.w	r2, r3, #32
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e000      	b.n	8004df2 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3718      	adds	r7, #24
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	2000000c 	.word	0x2000000c
 8004e00:	165e9f81 	.word	0x165e9f81

08004e04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004e04:	b084      	sub	sp, #16
 8004e06:	b580      	push	{r7, lr}
 8004e08:	b084      	sub	sp, #16
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
 8004e0e:	f107 001c 	add.w	r0, r7, #28
 8004e12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004e16:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d127      	bne.n	8004e6e <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e22:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	68da      	ldr	r2, [r3, #12]
 8004e2e:	4b3a      	ldr	r3, [pc, #232]	@ (8004f18 <USB_CoreInit+0x114>)
 8004e30:	4013      	ands	r3, r2
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	f043 0210 	orr.w	r2, r3, #16
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004e4e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d105      	bne.n	8004e62 <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f001 fb20 	bl	80064a8 <USB_CoreReset>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	73fb      	strb	r3, [r7, #15]
 8004e6c:	e03c      	b.n	8004ee8 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8004e6e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004e72:	2b03      	cmp	r3, #3
 8004e74:	d127      	bne.n	8004ec6 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e7a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	68da      	ldr	r2, [r3, #12]
 8004e86:	4b24      	ldr	r3, [pc, #144]	@ (8004f18 <USB_CoreInit+0x114>)
 8004e88:	4013      	ands	r3, r2
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	f023 0210 	bic.w	r2, r3, #16
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 8004ea6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d105      	bne.n	8004eba <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f001 faf4 	bl	80064a8 <USB_CoreReset>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	73fb      	strb	r3, [r7, #15]
 8004ec4:	e010      	b.n	8004ee8 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f001 fae8 	bl	80064a8 <USB_CoreReset>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8004ee8:	7fbb      	ldrb	r3, [r7, #30]
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d10b      	bne.n	8004f06 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f043 0206 	orr.w	r2, r3, #6
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	f043 0220 	orr.w	r2, r3, #32
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3710      	adds	r7, #16
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f12:	b004      	add	sp, #16
 8004f14:	4770      	bx	lr
 8004f16:	bf00      	nop
 8004f18:	ffbdffbf 	.word	0xffbdffbf

08004f1c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b087      	sub	sp, #28
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	4613      	mov	r3, r2
 8004f28:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004f2a:	79fb      	ldrb	r3, [r7, #7]
 8004f2c:	2b02      	cmp	r3, #2
 8004f2e:	d165      	bne.n	8004ffc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	4a41      	ldr	r2, [pc, #260]	@ (8005038 <USB_SetTurnaroundTime+0x11c>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d906      	bls.n	8004f46 <USB_SetTurnaroundTime+0x2a>
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	4a40      	ldr	r2, [pc, #256]	@ (800503c <USB_SetTurnaroundTime+0x120>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d202      	bcs.n	8004f46 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004f40:	230f      	movs	r3, #15
 8004f42:	617b      	str	r3, [r7, #20]
 8004f44:	e062      	b.n	800500c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	4a3c      	ldr	r2, [pc, #240]	@ (800503c <USB_SetTurnaroundTime+0x120>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d306      	bcc.n	8004f5c <USB_SetTurnaroundTime+0x40>
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	4a3b      	ldr	r2, [pc, #236]	@ (8005040 <USB_SetTurnaroundTime+0x124>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d202      	bcs.n	8004f5c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004f56:	230e      	movs	r3, #14
 8004f58:	617b      	str	r3, [r7, #20]
 8004f5a:	e057      	b.n	800500c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	4a38      	ldr	r2, [pc, #224]	@ (8005040 <USB_SetTurnaroundTime+0x124>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d306      	bcc.n	8004f72 <USB_SetTurnaroundTime+0x56>
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	4a37      	ldr	r2, [pc, #220]	@ (8005044 <USB_SetTurnaroundTime+0x128>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d202      	bcs.n	8004f72 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004f6c:	230d      	movs	r3, #13
 8004f6e:	617b      	str	r3, [r7, #20]
 8004f70:	e04c      	b.n	800500c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	4a33      	ldr	r2, [pc, #204]	@ (8005044 <USB_SetTurnaroundTime+0x128>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d306      	bcc.n	8004f88 <USB_SetTurnaroundTime+0x6c>
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	4a32      	ldr	r2, [pc, #200]	@ (8005048 <USB_SetTurnaroundTime+0x12c>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d802      	bhi.n	8004f88 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004f82:	230c      	movs	r3, #12
 8004f84:	617b      	str	r3, [r7, #20]
 8004f86:	e041      	b.n	800500c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	4a2f      	ldr	r2, [pc, #188]	@ (8005048 <USB_SetTurnaroundTime+0x12c>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d906      	bls.n	8004f9e <USB_SetTurnaroundTime+0x82>
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	4a2e      	ldr	r2, [pc, #184]	@ (800504c <USB_SetTurnaroundTime+0x130>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d802      	bhi.n	8004f9e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004f98:	230b      	movs	r3, #11
 8004f9a:	617b      	str	r3, [r7, #20]
 8004f9c:	e036      	b.n	800500c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	4a2a      	ldr	r2, [pc, #168]	@ (800504c <USB_SetTurnaroundTime+0x130>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d906      	bls.n	8004fb4 <USB_SetTurnaroundTime+0x98>
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	4a29      	ldr	r2, [pc, #164]	@ (8005050 <USB_SetTurnaroundTime+0x134>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d802      	bhi.n	8004fb4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004fae:	230a      	movs	r3, #10
 8004fb0:	617b      	str	r3, [r7, #20]
 8004fb2:	e02b      	b.n	800500c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	4a26      	ldr	r2, [pc, #152]	@ (8005050 <USB_SetTurnaroundTime+0x134>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d906      	bls.n	8004fca <USB_SetTurnaroundTime+0xae>
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	4a25      	ldr	r2, [pc, #148]	@ (8005054 <USB_SetTurnaroundTime+0x138>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d202      	bcs.n	8004fca <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004fc4:	2309      	movs	r3, #9
 8004fc6:	617b      	str	r3, [r7, #20]
 8004fc8:	e020      	b.n	800500c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	4a21      	ldr	r2, [pc, #132]	@ (8005054 <USB_SetTurnaroundTime+0x138>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d306      	bcc.n	8004fe0 <USB_SetTurnaroundTime+0xc4>
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	4a20      	ldr	r2, [pc, #128]	@ (8005058 <USB_SetTurnaroundTime+0x13c>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d802      	bhi.n	8004fe0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004fda:	2308      	movs	r3, #8
 8004fdc:	617b      	str	r3, [r7, #20]
 8004fde:	e015      	b.n	800500c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	4a1d      	ldr	r2, [pc, #116]	@ (8005058 <USB_SetTurnaroundTime+0x13c>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d906      	bls.n	8004ff6 <USB_SetTurnaroundTime+0xda>
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	4a1c      	ldr	r2, [pc, #112]	@ (800505c <USB_SetTurnaroundTime+0x140>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d202      	bcs.n	8004ff6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004ff0:	2307      	movs	r3, #7
 8004ff2:	617b      	str	r3, [r7, #20]
 8004ff4:	e00a      	b.n	800500c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004ff6:	2306      	movs	r3, #6
 8004ff8:	617b      	str	r3, [r7, #20]
 8004ffa:	e007      	b.n	800500c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004ffc:	79fb      	ldrb	r3, [r7, #7]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d102      	bne.n	8005008 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005002:	2309      	movs	r3, #9
 8005004:	617b      	str	r3, [r7, #20]
 8005006:	e001      	b.n	800500c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005008:	2309      	movs	r3, #9
 800500a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	68da      	ldr	r2, [r3, #12]
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	029b      	lsls	r3, r3, #10
 8005020:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005024:	431a      	orrs	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800502a:	2300      	movs	r3, #0
}
 800502c:	4618      	mov	r0, r3
 800502e:	371c      	adds	r7, #28
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	00d8acbf 	.word	0x00d8acbf
 800503c:	00e4e1c0 	.word	0x00e4e1c0
 8005040:	00f42400 	.word	0x00f42400
 8005044:	01067380 	.word	0x01067380
 8005048:	011a499f 	.word	0x011a499f
 800504c:	01312cff 	.word	0x01312cff
 8005050:	014ca43f 	.word	0x014ca43f
 8005054:	016e3600 	.word	0x016e3600
 8005058:	01a6ab1f 	.word	0x01a6ab1f
 800505c:	01e84800 	.word	0x01e84800

08005060 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f043 0201 	orr.w	r2, r3, #1
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	370c      	adds	r7, #12
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr

08005082 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005082:	b480      	push	{r7}
 8005084:	b083      	sub	sp, #12
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f023 0201 	bic.w	r2, r3, #1
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005096:	2300      	movs	r3, #0
}
 8005098:	4618      	mov	r0, r3
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	460b      	mov	r3, r1
 80050ae:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80050b0:	2300      	movs	r3, #0
 80050b2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80050c0:	78fb      	ldrb	r3, [r7, #3]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d115      	bne.n	80050f2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80050d2:	200a      	movs	r0, #10
 80050d4:	f7fc f926 	bl	8001324 <HAL_Delay>
      ms += 10U;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	330a      	adds	r3, #10
 80050dc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f001 f951 	bl	8006386 <USB_GetMode>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d01e      	beq.n	8005128 <USB_SetCurrentMode+0x84>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2bc7      	cmp	r3, #199	@ 0xc7
 80050ee:	d9f0      	bls.n	80050d2 <USB_SetCurrentMode+0x2e>
 80050f0:	e01a      	b.n	8005128 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80050f2:	78fb      	ldrb	r3, [r7, #3]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d115      	bne.n	8005124 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005104:	200a      	movs	r0, #10
 8005106:	f7fc f90d 	bl	8001324 <HAL_Delay>
      ms += 10U;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	330a      	adds	r3, #10
 800510e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f001 f938 	bl	8006386 <USB_GetMode>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d005      	beq.n	8005128 <USB_SetCurrentMode+0x84>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005120:	d9f0      	bls.n	8005104 <USB_SetCurrentMode+0x60>
 8005122:	e001      	b.n	8005128 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e005      	b.n	8005134 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2bc8      	cmp	r3, #200	@ 0xc8
 800512c:	d101      	bne.n	8005132 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e000      	b.n	8005134 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005132:	2300      	movs	r3, #0
}
 8005134:	4618      	mov	r0, r3
 8005136:	3710      	adds	r7, #16
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}

0800513c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800513c:	b084      	sub	sp, #16
 800513e:	b580      	push	{r7, lr}
 8005140:	b086      	sub	sp, #24
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
 8005146:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800514a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800514e:	2300      	movs	r3, #0
 8005150:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005156:	2300      	movs	r3, #0
 8005158:	613b      	str	r3, [r7, #16]
 800515a:	e009      	b.n	8005170 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	3340      	adds	r3, #64	@ 0x40
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	4413      	add	r3, r2
 8005166:	2200      	movs	r2, #0
 8005168:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	3301      	adds	r3, #1
 800516e:	613b      	str	r3, [r7, #16]
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	2b0e      	cmp	r3, #14
 8005174:	d9f2      	bls.n	800515c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005176:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800517a:	2b00      	cmp	r3, #0
 800517c:	d11c      	bne.n	80051b8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	68fa      	ldr	r2, [r7, #12]
 8005188:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800518c:	f043 0302 	orr.w	r3, r3, #2
 8005190:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005196:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	601a      	str	r2, [r3, #0]
 80051b6:	e005      	b.n	80051c4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051bc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80051ca:	461a      	mov	r2, r3
 80051cc:	2300      	movs	r3, #0
 80051ce:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80051d0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d10d      	bne.n	80051f4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80051d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d104      	bne.n	80051ea <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80051e0:	2100      	movs	r1, #0
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f000 f97a 	bl	80054dc <USB_SetDevSpeed>
 80051e8:	e01a      	b.n	8005220 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80051ea:	2101      	movs	r1, #1
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f000 f975 	bl	80054dc <USB_SetDevSpeed>
 80051f2:	e015      	b.n	8005220 <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80051f4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80051f8:	2b03      	cmp	r3, #3
 80051fa:	d10d      	bne.n	8005218 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80051fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005200:	2b00      	cmp	r3, #0
 8005202:	d104      	bne.n	800520e <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005204:	2100      	movs	r1, #0
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 f968 	bl	80054dc <USB_SetDevSpeed>
 800520c:	e008      	b.n	8005220 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800520e:	2101      	movs	r1, #1
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f000 f963 	bl	80054dc <USB_SetDevSpeed>
 8005216:	e003      	b.n	8005220 <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005218:	2103      	movs	r1, #3
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 f95e 	bl	80054dc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005220:	2110      	movs	r1, #16
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 f8fa 	bl	800541c <USB_FlushTxFifo>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d001      	beq.n	8005232 <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 f924 	bl	8005480 <USB_FlushRxFifo>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d001      	beq.n	8005242 <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005248:	461a      	mov	r2, r3
 800524a:	2300      	movs	r3, #0
 800524c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005254:	461a      	mov	r2, r3
 8005256:	2300      	movs	r3, #0
 8005258:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005260:	461a      	mov	r2, r3
 8005262:	2300      	movs	r3, #0
 8005264:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005266:	2300      	movs	r3, #0
 8005268:	613b      	str	r3, [r7, #16]
 800526a:	e043      	b.n	80052f4 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	015a      	lsls	r2, r3, #5
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	4413      	add	r3, r2
 8005274:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800527e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005282:	d118      	bne.n	80052b6 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d10a      	bne.n	80052a0 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	015a      	lsls	r2, r3, #5
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	4413      	add	r3, r2
 8005292:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005296:	461a      	mov	r2, r3
 8005298:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800529c:	6013      	str	r3, [r2, #0]
 800529e:	e013      	b.n	80052c8 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	015a      	lsls	r2, r3, #5
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	4413      	add	r3, r2
 80052a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052ac:	461a      	mov	r2, r3
 80052ae:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80052b2:	6013      	str	r3, [r2, #0]
 80052b4:	e008      	b.n	80052c8 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	015a      	lsls	r2, r3, #5
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	4413      	add	r3, r2
 80052be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052c2:	461a      	mov	r2, r3
 80052c4:	2300      	movs	r3, #0
 80052c6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	015a      	lsls	r2, r3, #5
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	4413      	add	r3, r2
 80052d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052d4:	461a      	mov	r2, r3
 80052d6:	2300      	movs	r3, #0
 80052d8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	015a      	lsls	r2, r3, #5
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	4413      	add	r3, r2
 80052e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052e6:	461a      	mov	r2, r3
 80052e8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80052ec:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	3301      	adds	r3, #1
 80052f2:	613b      	str	r3, [r7, #16]
 80052f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80052f8:	461a      	mov	r2, r3
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d3b5      	bcc.n	800526c <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005300:	2300      	movs	r3, #0
 8005302:	613b      	str	r3, [r7, #16]
 8005304:	e043      	b.n	800538e <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	015a      	lsls	r2, r3, #5
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	4413      	add	r3, r2
 800530e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005318:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800531c:	d118      	bne.n	8005350 <USB_DevInit+0x214>
    {
      if (i == 0U)
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d10a      	bne.n	800533a <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	015a      	lsls	r2, r3, #5
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	4413      	add	r3, r2
 800532c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005330:	461a      	mov	r2, r3
 8005332:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005336:	6013      	str	r3, [r2, #0]
 8005338:	e013      	b.n	8005362 <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	015a      	lsls	r2, r3, #5
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	4413      	add	r3, r2
 8005342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005346:	461a      	mov	r2, r3
 8005348:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800534c:	6013      	str	r3, [r2, #0]
 800534e:	e008      	b.n	8005362 <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	015a      	lsls	r2, r3, #5
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	4413      	add	r3, r2
 8005358:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800535c:	461a      	mov	r2, r3
 800535e:	2300      	movs	r3, #0
 8005360:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	015a      	lsls	r2, r3, #5
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	4413      	add	r3, r2
 800536a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800536e:	461a      	mov	r2, r3
 8005370:	2300      	movs	r3, #0
 8005372:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	015a      	lsls	r2, r3, #5
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	4413      	add	r3, r2
 800537c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005380:	461a      	mov	r2, r3
 8005382:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005386:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	3301      	adds	r3, #1
 800538c:	613b      	str	r3, [r7, #16]
 800538e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005392:	461a      	mov	r2, r3
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	4293      	cmp	r3, r2
 8005398:	d3b5      	bcc.n	8005306 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053ac:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80053ba:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80053bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d105      	bne.n	80053d0 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	f043 0210 	orr.w	r2, r3, #16
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	699a      	ldr	r2, [r3, #24]
 80053d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005414 <USB_DevInit+0x2d8>)
 80053d6:	4313      	orrs	r3, r2
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80053dc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d005      	beq.n	80053f0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	699b      	ldr	r3, [r3, #24]
 80053e8:	f043 0208 	orr.w	r2, r3, #8
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80053f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d105      	bne.n	8005404 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	699a      	ldr	r2, [r3, #24]
 80053fc:	4b06      	ldr	r3, [pc, #24]	@ (8005418 <USB_DevInit+0x2dc>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005404:	7dfb      	ldrb	r3, [r7, #23]
}
 8005406:	4618      	mov	r0, r3
 8005408:	3718      	adds	r7, #24
 800540a:	46bd      	mov	sp, r7
 800540c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005410:	b004      	add	sp, #16
 8005412:	4770      	bx	lr
 8005414:	803c3800 	.word	0x803c3800
 8005418:	40000004 	.word	0x40000004

0800541c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800541c:	b480      	push	{r7}
 800541e:	b085      	sub	sp, #20
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005426:	2300      	movs	r3, #0
 8005428:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	3301      	adds	r3, #1
 800542e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005436:	d901      	bls.n	800543c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005438:	2303      	movs	r3, #3
 800543a:	e01b      	b.n	8005474 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	691b      	ldr	r3, [r3, #16]
 8005440:	2b00      	cmp	r3, #0
 8005442:	daf2      	bge.n	800542a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005444:	2300      	movs	r3, #0
 8005446:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	019b      	lsls	r3, r3, #6
 800544c:	f043 0220 	orr.w	r2, r3, #32
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	3301      	adds	r3, #1
 8005458:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005460:	d901      	bls.n	8005466 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e006      	b.n	8005474 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	691b      	ldr	r3, [r3, #16]
 800546a:	f003 0320 	and.w	r3, r3, #32
 800546e:	2b20      	cmp	r3, #32
 8005470:	d0f0      	beq.n	8005454 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	3714      	adds	r7, #20
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005480:	b480      	push	{r7}
 8005482:	b085      	sub	sp, #20
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005488:	2300      	movs	r3, #0
 800548a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	3301      	adds	r3, #1
 8005490:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005498:	d901      	bls.n	800549e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e018      	b.n	80054d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	daf2      	bge.n	800548c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80054a6:	2300      	movs	r3, #0
 80054a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2210      	movs	r2, #16
 80054ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	3301      	adds	r3, #1
 80054b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80054bc:	d901      	bls.n	80054c2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80054be:	2303      	movs	r3, #3
 80054c0:	e006      	b.n	80054d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	f003 0310 	and.w	r3, r3, #16
 80054ca:	2b10      	cmp	r3, #16
 80054cc:	d0f0      	beq.n	80054b0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80054ce:	2300      	movs	r3, #0
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3714      	adds	r7, #20
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80054dc:	b480      	push	{r7}
 80054de:	b085      	sub	sp, #20
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	460b      	mov	r3, r1
 80054e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	78fb      	ldrb	r3, [r7, #3]
 80054f6:	68f9      	ldr	r1, [r7, #12]
 80054f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80054fc:	4313      	orrs	r3, r2
 80054fe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005500:	2300      	movs	r3, #0
}
 8005502:	4618      	mov	r0, r3
 8005504:	3714      	adds	r7, #20
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr

0800550e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800550e:	b480      	push	{r7}
 8005510:	b087      	sub	sp, #28
 8005512:	af00      	add	r7, sp, #0
 8005514:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	f003 0306 	and.w	r3, r3, #6
 8005526:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d102      	bne.n	8005534 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800552e:	2300      	movs	r3, #0
 8005530:	75fb      	strb	r3, [r7, #23]
 8005532:	e00a      	b.n	800554a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2b02      	cmp	r3, #2
 8005538:	d002      	beq.n	8005540 <USB_GetDevSpeed+0x32>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2b06      	cmp	r3, #6
 800553e:	d102      	bne.n	8005546 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005540:	2302      	movs	r3, #2
 8005542:	75fb      	strb	r3, [r7, #23]
 8005544:	e001      	b.n	800554a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005546:	230f      	movs	r3, #15
 8005548:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800554a:	7dfb      	ldrb	r3, [r7, #23]
}
 800554c:	4618      	mov	r0, r3
 800554e:	371c      	adds	r7, #28
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr

08005558 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	785b      	ldrb	r3, [r3, #1]
 8005570:	2b01      	cmp	r3, #1
 8005572:	d139      	bne.n	80055e8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800557a:	69da      	ldr	r2, [r3, #28]
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	781b      	ldrb	r3, [r3, #0]
 8005580:	f003 030f 	and.w	r3, r3, #15
 8005584:	2101      	movs	r1, #1
 8005586:	fa01 f303 	lsl.w	r3, r1, r3
 800558a:	b29b      	uxth	r3, r3
 800558c:	68f9      	ldr	r1, [r7, #12]
 800558e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005592:	4313      	orrs	r3, r2
 8005594:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	015a      	lsls	r2, r3, #5
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	4413      	add	r3, r2
 800559e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d153      	bne.n	8005654 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	015a      	lsls	r2, r3, #5
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	4413      	add	r3, r2
 80055b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	791b      	ldrb	r3, [r3, #4]
 80055c6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80055c8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	059b      	lsls	r3, r3, #22
 80055ce:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80055d0:	431a      	orrs	r2, r3
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	0159      	lsls	r1, r3, #5
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	440b      	add	r3, r1
 80055da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055de:	4619      	mov	r1, r3
 80055e0:	4b20      	ldr	r3, [pc, #128]	@ (8005664 <USB_ActivateEndpoint+0x10c>)
 80055e2:	4313      	orrs	r3, r2
 80055e4:	600b      	str	r3, [r1, #0]
 80055e6:	e035      	b.n	8005654 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055ee:	69da      	ldr	r2, [r3, #28]
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	781b      	ldrb	r3, [r3, #0]
 80055f4:	f003 030f 	and.w	r3, r3, #15
 80055f8:	2101      	movs	r1, #1
 80055fa:	fa01 f303 	lsl.w	r3, r1, r3
 80055fe:	041b      	lsls	r3, r3, #16
 8005600:	68f9      	ldr	r1, [r7, #12]
 8005602:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005606:	4313      	orrs	r3, r2
 8005608:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	015a      	lsls	r2, r3, #5
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	4413      	add	r3, r2
 8005612:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d119      	bne.n	8005654 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	015a      	lsls	r2, r3, #5
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	4413      	add	r3, r2
 8005628:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	791b      	ldrb	r3, [r3, #4]
 800563a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800563c:	430b      	orrs	r3, r1
 800563e:	431a      	orrs	r2, r3
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	0159      	lsls	r1, r3, #5
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	440b      	add	r3, r1
 8005648:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800564c:	4619      	mov	r1, r3
 800564e:	4b05      	ldr	r3, [pc, #20]	@ (8005664 <USB_ActivateEndpoint+0x10c>)
 8005650:	4313      	orrs	r3, r2
 8005652:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005654:	2300      	movs	r3, #0
}
 8005656:	4618      	mov	r0, r3
 8005658:	3714      	adds	r7, #20
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr
 8005662:	bf00      	nop
 8005664:	10008000 	.word	0x10008000

08005668 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005668:	b480      	push	{r7}
 800566a:	b085      	sub	sp, #20
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	781b      	ldrb	r3, [r3, #0]
 800567a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	785b      	ldrb	r3, [r3, #1]
 8005680:	2b01      	cmp	r3, #1
 8005682:	d161      	bne.n	8005748 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	015a      	lsls	r2, r3, #5
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	4413      	add	r3, r2
 800568c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005696:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800569a:	d11f      	bne.n	80056dc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	015a      	lsls	r2, r3, #5
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	4413      	add	r3, r2
 80056a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	0151      	lsls	r1, r2, #5
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	440a      	add	r2, r1
 80056b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80056b6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80056ba:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	015a      	lsls	r2, r3, #5
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	4413      	add	r3, r2
 80056c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	68ba      	ldr	r2, [r7, #8]
 80056cc:	0151      	lsls	r1, r2, #5
 80056ce:	68fa      	ldr	r2, [r7, #12]
 80056d0:	440a      	add	r2, r1
 80056d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80056d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80056da:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	781b      	ldrb	r3, [r3, #0]
 80056e8:	f003 030f 	and.w	r3, r3, #15
 80056ec:	2101      	movs	r1, #1
 80056ee:	fa01 f303 	lsl.w	r3, r1, r3
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	43db      	mvns	r3, r3
 80056f6:	68f9      	ldr	r1, [r7, #12]
 80056f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056fc:	4013      	ands	r3, r2
 80056fe:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005706:	69da      	ldr	r2, [r3, #28]
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	781b      	ldrb	r3, [r3, #0]
 800570c:	f003 030f 	and.w	r3, r3, #15
 8005710:	2101      	movs	r1, #1
 8005712:	fa01 f303 	lsl.w	r3, r1, r3
 8005716:	b29b      	uxth	r3, r3
 8005718:	43db      	mvns	r3, r3
 800571a:	68f9      	ldr	r1, [r7, #12]
 800571c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005720:	4013      	ands	r3, r2
 8005722:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	015a      	lsls	r2, r3, #5
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	4413      	add	r3, r2
 800572c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	0159      	lsls	r1, r3, #5
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	440b      	add	r3, r1
 800573a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800573e:	4619      	mov	r1, r3
 8005740:	4b35      	ldr	r3, [pc, #212]	@ (8005818 <USB_DeactivateEndpoint+0x1b0>)
 8005742:	4013      	ands	r3, r2
 8005744:	600b      	str	r3, [r1, #0]
 8005746:	e060      	b.n	800580a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	015a      	lsls	r2, r3, #5
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	4413      	add	r3, r2
 8005750:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800575a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800575e:	d11f      	bne.n	80057a0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	015a      	lsls	r2, r3, #5
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	4413      	add	r3, r2
 8005768:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68ba      	ldr	r2, [r7, #8]
 8005770:	0151      	lsls	r1, r2, #5
 8005772:	68fa      	ldr	r2, [r7, #12]
 8005774:	440a      	add	r2, r1
 8005776:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800577a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800577e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	015a      	lsls	r2, r3, #5
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	4413      	add	r3, r2
 8005788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68ba      	ldr	r2, [r7, #8]
 8005790:	0151      	lsls	r1, r2, #5
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	440a      	add	r2, r1
 8005796:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800579a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800579e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	f003 030f 	and.w	r3, r3, #15
 80057b0:	2101      	movs	r1, #1
 80057b2:	fa01 f303 	lsl.w	r3, r1, r3
 80057b6:	041b      	lsls	r3, r3, #16
 80057b8:	43db      	mvns	r3, r3
 80057ba:	68f9      	ldr	r1, [r7, #12]
 80057bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80057c0:	4013      	ands	r3, r2
 80057c2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057ca:	69da      	ldr	r2, [r3, #28]
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	781b      	ldrb	r3, [r3, #0]
 80057d0:	f003 030f 	and.w	r3, r3, #15
 80057d4:	2101      	movs	r1, #1
 80057d6:	fa01 f303 	lsl.w	r3, r1, r3
 80057da:	041b      	lsls	r3, r3, #16
 80057dc:	43db      	mvns	r3, r3
 80057de:	68f9      	ldr	r1, [r7, #12]
 80057e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80057e4:	4013      	ands	r3, r2
 80057e6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	015a      	lsls	r2, r3, #5
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	4413      	add	r3, r2
 80057f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	0159      	lsls	r1, r3, #5
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	440b      	add	r3, r1
 80057fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005802:	4619      	mov	r1, r3
 8005804:	4b05      	ldr	r3, [pc, #20]	@ (800581c <USB_DeactivateEndpoint+0x1b4>)
 8005806:	4013      	ands	r3, r2
 8005808:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800580a:	2300      	movs	r3, #0
}
 800580c:	4618      	mov	r0, r3
 800580e:	3714      	adds	r7, #20
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr
 8005818:	ec337800 	.word	0xec337800
 800581c:	eff37800 	.word	0xeff37800

08005820 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b08a      	sub	sp, #40	@ 0x28
 8005824:	af02      	add	r7, sp, #8
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	4613      	mov	r3, r2
 800582c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	785b      	ldrb	r3, [r3, #1]
 800583c:	2b01      	cmp	r3, #1
 800583e:	f040 8185 	bne.w	8005b4c <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d132      	bne.n	80058b0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	015a      	lsls	r2, r3, #5
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	4413      	add	r3, r2
 8005852:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005856:	691a      	ldr	r2, [r3, #16]
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	0159      	lsls	r1, r3, #5
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	440b      	add	r3, r1
 8005860:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005864:	4619      	mov	r1, r3
 8005866:	4ba7      	ldr	r3, [pc, #668]	@ (8005b04 <USB_EPStartXfer+0x2e4>)
 8005868:	4013      	ands	r3, r2
 800586a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800586c:	69bb      	ldr	r3, [r7, #24]
 800586e:	015a      	lsls	r2, r3, #5
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	4413      	add	r3, r2
 8005874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	69ba      	ldr	r2, [r7, #24]
 800587c:	0151      	lsls	r1, r2, #5
 800587e:	69fa      	ldr	r2, [r7, #28]
 8005880:	440a      	add	r2, r1
 8005882:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005886:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800588a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800588c:	69bb      	ldr	r3, [r7, #24]
 800588e:	015a      	lsls	r2, r3, #5
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	4413      	add	r3, r2
 8005894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005898:	691a      	ldr	r2, [r3, #16]
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	0159      	lsls	r1, r3, #5
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	440b      	add	r3, r1
 80058a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058a6:	4619      	mov	r1, r3
 80058a8:	4b97      	ldr	r3, [pc, #604]	@ (8005b08 <USB_EPStartXfer+0x2e8>)
 80058aa:	4013      	ands	r3, r2
 80058ac:	610b      	str	r3, [r1, #16]
 80058ae:	e097      	b.n	80059e0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	015a      	lsls	r2, r3, #5
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	4413      	add	r3, r2
 80058b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058bc:	691a      	ldr	r2, [r3, #16]
 80058be:	69bb      	ldr	r3, [r7, #24]
 80058c0:	0159      	lsls	r1, r3, #5
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	440b      	add	r3, r1
 80058c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058ca:	4619      	mov	r1, r3
 80058cc:	4b8e      	ldr	r3, [pc, #568]	@ (8005b08 <USB_EPStartXfer+0x2e8>)
 80058ce:	4013      	ands	r3, r2
 80058d0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80058d2:	69bb      	ldr	r3, [r7, #24]
 80058d4:	015a      	lsls	r2, r3, #5
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	4413      	add	r3, r2
 80058da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058de:	691a      	ldr	r2, [r3, #16]
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	0159      	lsls	r1, r3, #5
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	440b      	add	r3, r1
 80058e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058ec:	4619      	mov	r1, r3
 80058ee:	4b85      	ldr	r3, [pc, #532]	@ (8005b04 <USB_EPStartXfer+0x2e4>)
 80058f0:	4013      	ands	r3, r2
 80058f2:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d11a      	bne.n	8005930 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	691a      	ldr	r2, [r3, #16]
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	429a      	cmp	r2, r3
 8005904:	d903      	bls.n	800590e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	689a      	ldr	r2, [r3, #8]
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	015a      	lsls	r2, r3, #5
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	4413      	add	r3, r2
 8005916:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	69ba      	ldr	r2, [r7, #24]
 800591e:	0151      	lsls	r1, r2, #5
 8005920:	69fa      	ldr	r2, [r7, #28]
 8005922:	440a      	add	r2, r1
 8005924:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005928:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800592c:	6113      	str	r3, [r2, #16]
 800592e:	e044      	b.n	80059ba <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	691a      	ldr	r2, [r3, #16]
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	4413      	add	r3, r2
 800593a:	1e5a      	subs	r2, r3, #1
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	fbb2 f3f3 	udiv	r3, r2, r3
 8005944:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	015a      	lsls	r2, r3, #5
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	4413      	add	r3, r2
 800594e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005952:	691a      	ldr	r2, [r3, #16]
 8005954:	8afb      	ldrh	r3, [r7, #22]
 8005956:	04d9      	lsls	r1, r3, #19
 8005958:	4b6c      	ldr	r3, [pc, #432]	@ (8005b0c <USB_EPStartXfer+0x2ec>)
 800595a:	400b      	ands	r3, r1
 800595c:	69b9      	ldr	r1, [r7, #24]
 800595e:	0148      	lsls	r0, r1, #5
 8005960:	69f9      	ldr	r1, [r7, #28]
 8005962:	4401      	add	r1, r0
 8005964:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005968:	4313      	orrs	r3, r2
 800596a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	791b      	ldrb	r3, [r3, #4]
 8005970:	2b01      	cmp	r3, #1
 8005972:	d122      	bne.n	80059ba <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005974:	69bb      	ldr	r3, [r7, #24]
 8005976:	015a      	lsls	r2, r3, #5
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	4413      	add	r3, r2
 800597c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	69ba      	ldr	r2, [r7, #24]
 8005984:	0151      	lsls	r1, r2, #5
 8005986:	69fa      	ldr	r2, [r7, #28]
 8005988:	440a      	add	r2, r1
 800598a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800598e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005992:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005994:	69bb      	ldr	r3, [r7, #24]
 8005996:	015a      	lsls	r2, r3, #5
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	4413      	add	r3, r2
 800599c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059a0:	691a      	ldr	r2, [r3, #16]
 80059a2:	8afb      	ldrh	r3, [r7, #22]
 80059a4:	075b      	lsls	r3, r3, #29
 80059a6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80059aa:	69b9      	ldr	r1, [r7, #24]
 80059ac:	0148      	lsls	r0, r1, #5
 80059ae:	69f9      	ldr	r1, [r7, #28]
 80059b0:	4401      	add	r1, r0
 80059b2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80059b6:	4313      	orrs	r3, r2
 80059b8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	015a      	lsls	r2, r3, #5
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	4413      	add	r3, r2
 80059c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059c6:	691a      	ldr	r2, [r3, #16]
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059d0:	69b9      	ldr	r1, [r7, #24]
 80059d2:	0148      	lsls	r0, r1, #5
 80059d4:	69f9      	ldr	r1, [r7, #28]
 80059d6:	4401      	add	r1, r0
 80059d8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80059dc:	4313      	orrs	r3, r2
 80059de:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80059e0:	79fb      	ldrb	r3, [r7, #7]
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d14b      	bne.n	8005a7e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	69db      	ldr	r3, [r3, #28]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d009      	beq.n	8005a02 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	015a      	lsls	r2, r3, #5
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	4413      	add	r3, r2
 80059f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059fa:	461a      	mov	r2, r3
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	69db      	ldr	r3, [r3, #28]
 8005a00:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	791b      	ldrb	r3, [r3, #4]
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d128      	bne.n	8005a5c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005a0a:	69fb      	ldr	r3, [r7, #28]
 8005a0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d110      	bne.n	8005a3c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005a1a:	69bb      	ldr	r3, [r7, #24]
 8005a1c:	015a      	lsls	r2, r3, #5
 8005a1e:	69fb      	ldr	r3, [r7, #28]
 8005a20:	4413      	add	r3, r2
 8005a22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	0151      	lsls	r1, r2, #5
 8005a2c:	69fa      	ldr	r2, [r7, #28]
 8005a2e:	440a      	add	r2, r1
 8005a30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a34:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005a38:	6013      	str	r3, [r2, #0]
 8005a3a:	e00f      	b.n	8005a5c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005a3c:	69bb      	ldr	r3, [r7, #24]
 8005a3e:	015a      	lsls	r2, r3, #5
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	4413      	add	r3, r2
 8005a44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	69ba      	ldr	r2, [r7, #24]
 8005a4c:	0151      	lsls	r1, r2, #5
 8005a4e:	69fa      	ldr	r2, [r7, #28]
 8005a50:	440a      	add	r2, r1
 8005a52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a5a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	015a      	lsls	r2, r3, #5
 8005a60:	69fb      	ldr	r3, [r7, #28]
 8005a62:	4413      	add	r3, r2
 8005a64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	69ba      	ldr	r2, [r7, #24]
 8005a6c:	0151      	lsls	r1, r2, #5
 8005a6e:	69fa      	ldr	r2, [r7, #28]
 8005a70:	440a      	add	r2, r1
 8005a72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a76:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005a7a:	6013      	str	r3, [r2, #0]
 8005a7c:	e169      	b.n	8005d52 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	015a      	lsls	r2, r3, #5
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	4413      	add	r3, r2
 8005a86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	0151      	lsls	r1, r2, #5
 8005a90:	69fa      	ldr	r2, [r7, #28]
 8005a92:	440a      	add	r2, r1
 8005a94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a98:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005a9c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	791b      	ldrb	r3, [r3, #4]
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d015      	beq.n	8005ad2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	691b      	ldr	r3, [r3, #16]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	f000 8151 	beq.w	8005d52 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ab6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	f003 030f 	and.w	r3, r3, #15
 8005ac0:	2101      	movs	r1, #1
 8005ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac6:	69f9      	ldr	r1, [r7, #28]
 8005ac8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005acc:	4313      	orrs	r3, r2
 8005ace:	634b      	str	r3, [r1, #52]	@ 0x34
 8005ad0:	e13f      	b.n	8005d52 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d116      	bne.n	8005b10 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	015a      	lsls	r2, r3, #5
 8005ae6:	69fb      	ldr	r3, [r7, #28]
 8005ae8:	4413      	add	r3, r2
 8005aea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	69ba      	ldr	r2, [r7, #24]
 8005af2:	0151      	lsls	r1, r2, #5
 8005af4:	69fa      	ldr	r2, [r7, #28]
 8005af6:	440a      	add	r2, r1
 8005af8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005afc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005b00:	6013      	str	r3, [r2, #0]
 8005b02:	e015      	b.n	8005b30 <USB_EPStartXfer+0x310>
 8005b04:	e007ffff 	.word	0xe007ffff
 8005b08:	fff80000 	.word	0xfff80000
 8005b0c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	015a      	lsls	r2, r3, #5
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	4413      	add	r3, r2
 8005b18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	69ba      	ldr	r2, [r7, #24]
 8005b20:	0151      	lsls	r1, r2, #5
 8005b22:	69fa      	ldr	r2, [r7, #28]
 8005b24:	440a      	add	r2, r1
 8005b26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b2e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	68d9      	ldr	r1, [r3, #12]
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	781a      	ldrb	r2, [r3, #0]
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	691b      	ldr	r3, [r3, #16]
 8005b3c:	b298      	uxth	r0, r3
 8005b3e:	79fb      	ldrb	r3, [r7, #7]
 8005b40:	9300      	str	r3, [sp, #0]
 8005b42:	4603      	mov	r3, r0
 8005b44:	68f8      	ldr	r0, [r7, #12]
 8005b46:	f000 f9b9 	bl	8005ebc <USB_WritePacket>
 8005b4a:	e102      	b.n	8005d52 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	015a      	lsls	r2, r3, #5
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	4413      	add	r3, r2
 8005b54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b58:	691a      	ldr	r2, [r3, #16]
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	0159      	lsls	r1, r3, #5
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	440b      	add	r3, r1
 8005b62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b66:	4619      	mov	r1, r3
 8005b68:	4b7c      	ldr	r3, [pc, #496]	@ (8005d5c <USB_EPStartXfer+0x53c>)
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	015a      	lsls	r2, r3, #5
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	4413      	add	r3, r2
 8005b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b7a:	691a      	ldr	r2, [r3, #16]
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	0159      	lsls	r1, r3, #5
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	440b      	add	r3, r1
 8005b84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b88:	4619      	mov	r1, r3
 8005b8a:	4b75      	ldr	r3, [pc, #468]	@ (8005d60 <USB_EPStartXfer+0x540>)
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d12f      	bne.n	8005bf6 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d003      	beq.n	8005ba6 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	689a      	ldr	r2, [r3, #8]
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	689a      	ldr	r2, [r3, #8]
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	015a      	lsls	r2, r3, #5
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	4413      	add	r3, r2
 8005bb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bba:	691a      	ldr	r2, [r3, #16]
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	6a1b      	ldr	r3, [r3, #32]
 8005bc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bc4:	69b9      	ldr	r1, [r7, #24]
 8005bc6:	0148      	lsls	r0, r1, #5
 8005bc8:	69f9      	ldr	r1, [r7, #28]
 8005bca:	4401      	add	r1, r0
 8005bcc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	015a      	lsls	r2, r3, #5
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	4413      	add	r3, r2
 8005bdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	0151      	lsls	r1, r2, #5
 8005be6:	69fa      	ldr	r2, [r7, #28]
 8005be8:	440a      	add	r2, r1
 8005bea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005bf2:	6113      	str	r3, [r2, #16]
 8005bf4:	e05f      	b.n	8005cb6 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d123      	bne.n	8005c46 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	015a      	lsls	r2, r3, #5
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	4413      	add	r3, r2
 8005c06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c0a:	691a      	ldr	r2, [r3, #16]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c14:	69b9      	ldr	r1, [r7, #24]
 8005c16:	0148      	lsls	r0, r1, #5
 8005c18:	69f9      	ldr	r1, [r7, #28]
 8005c1a:	4401      	add	r1, r0
 8005c1c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005c20:	4313      	orrs	r3, r2
 8005c22:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	015a      	lsls	r2, r3, #5
 8005c28:	69fb      	ldr	r3, [r7, #28]
 8005c2a:	4413      	add	r3, r2
 8005c2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	69ba      	ldr	r2, [r7, #24]
 8005c34:	0151      	lsls	r1, r2, #5
 8005c36:	69fa      	ldr	r2, [r7, #28]
 8005c38:	440a      	add	r2, r1
 8005c3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c3e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c42:	6113      	str	r3, [r2, #16]
 8005c44:	e037      	b.n	8005cb6 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	691a      	ldr	r2, [r3, #16]
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	4413      	add	r3, r2
 8005c50:	1e5a      	subs	r2, r3, #1
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c5a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	8afa      	ldrh	r2, [r7, #22]
 8005c62:	fb03 f202 	mul.w	r2, r3, r2
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c76:	691a      	ldr	r2, [r3, #16]
 8005c78:	8afb      	ldrh	r3, [r7, #22]
 8005c7a:	04d9      	lsls	r1, r3, #19
 8005c7c:	4b39      	ldr	r3, [pc, #228]	@ (8005d64 <USB_EPStartXfer+0x544>)
 8005c7e:	400b      	ands	r3, r1
 8005c80:	69b9      	ldr	r1, [r7, #24]
 8005c82:	0148      	lsls	r0, r1, #5
 8005c84:	69f9      	ldr	r1, [r7, #28]
 8005c86:	4401      	add	r1, r0
 8005c88:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	015a      	lsls	r2, r3, #5
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	4413      	add	r3, r2
 8005c98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c9c:	691a      	ldr	r2, [r3, #16]
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ca6:	69b9      	ldr	r1, [r7, #24]
 8005ca8:	0148      	lsls	r0, r1, #5
 8005caa:	69f9      	ldr	r1, [r7, #28]
 8005cac:	4401      	add	r1, r0
 8005cae:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005cb6:	79fb      	ldrb	r3, [r7, #7]
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d10d      	bne.n	8005cd8 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d009      	beq.n	8005cd8 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	68d9      	ldr	r1, [r3, #12]
 8005cc8:	69bb      	ldr	r3, [r7, #24]
 8005cca:	015a      	lsls	r2, r3, #5
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	4413      	add	r3, r2
 8005cd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cd4:	460a      	mov	r2, r1
 8005cd6:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	791b      	ldrb	r3, [r3, #4]
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d128      	bne.n	8005d32 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d110      	bne.n	8005d12 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	015a      	lsls	r2, r3, #5
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	4413      	add	r3, r2
 8005cf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	69ba      	ldr	r2, [r7, #24]
 8005d00:	0151      	lsls	r1, r2, #5
 8005d02:	69fa      	ldr	r2, [r7, #28]
 8005d04:	440a      	add	r2, r1
 8005d06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d0a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005d0e:	6013      	str	r3, [r2, #0]
 8005d10:	e00f      	b.n	8005d32 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	015a      	lsls	r2, r3, #5
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	4413      	add	r3, r2
 8005d1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	69ba      	ldr	r2, [r7, #24]
 8005d22:	0151      	lsls	r1, r2, #5
 8005d24:	69fa      	ldr	r2, [r7, #28]
 8005d26:	440a      	add	r2, r1
 8005d28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d30:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	015a      	lsls	r2, r3, #5
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	4413      	add	r3, r2
 8005d3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	69ba      	ldr	r2, [r7, #24]
 8005d42:	0151      	lsls	r1, r2, #5
 8005d44:	69fa      	ldr	r2, [r7, #28]
 8005d46:	440a      	add	r2, r1
 8005d48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d4c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005d50:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3720      	adds	r7, #32
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}
 8005d5c:	fff80000 	.word	0xfff80000
 8005d60:	e007ffff 	.word	0xe007ffff
 8005d64:	1ff80000 	.word	0x1ff80000

08005d68 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b087      	sub	sp, #28
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005d72:	2300      	movs	r3, #0
 8005d74:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005d76:	2300      	movs	r3, #0
 8005d78:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	785b      	ldrb	r3, [r3, #1]
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d14a      	bne.n	8005e1c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	781b      	ldrb	r3, [r3, #0]
 8005d8a:	015a      	lsls	r2, r3, #5
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	4413      	add	r3, r2
 8005d90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d9e:	f040 8086 	bne.w	8005eae <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	781b      	ldrb	r3, [r3, #0]
 8005da6:	015a      	lsls	r2, r3, #5
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	4413      	add	r3, r2
 8005dac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	683a      	ldr	r2, [r7, #0]
 8005db4:	7812      	ldrb	r2, [r2, #0]
 8005db6:	0151      	lsls	r1, r2, #5
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	440a      	add	r2, r1
 8005dbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005dc0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005dc4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	015a      	lsls	r2, r3, #5
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	4413      	add	r3, r2
 8005dd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	683a      	ldr	r2, [r7, #0]
 8005dd8:	7812      	ldrb	r2, [r2, #0]
 8005dda:	0151      	lsls	r1, r2, #5
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	440a      	add	r2, r1
 8005de0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005de4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005de8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	3301      	adds	r3, #1
 8005dee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d902      	bls.n	8005e00 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	75fb      	strb	r3, [r7, #23]
          break;
 8005dfe:	e056      	b.n	8005eae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	781b      	ldrb	r3, [r3, #0]
 8005e04:	015a      	lsls	r2, r3, #5
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	4413      	add	r3, r2
 8005e0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e18:	d0e7      	beq.n	8005dea <USB_EPStopXfer+0x82>
 8005e1a:	e048      	b.n	8005eae <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	781b      	ldrb	r3, [r3, #0]
 8005e20:	015a      	lsls	r2, r3, #5
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	4413      	add	r3, r2
 8005e26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e34:	d13b      	bne.n	8005eae <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	015a      	lsls	r2, r3, #5
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	4413      	add	r3, r2
 8005e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	683a      	ldr	r2, [r7, #0]
 8005e48:	7812      	ldrb	r2, [r2, #0]
 8005e4a:	0151      	lsls	r1, r2, #5
 8005e4c:	693a      	ldr	r2, [r7, #16]
 8005e4e:	440a      	add	r2, r1
 8005e50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e54:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005e58:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	781b      	ldrb	r3, [r3, #0]
 8005e5e:	015a      	lsls	r2, r3, #5
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	4413      	add	r3, r2
 8005e64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	683a      	ldr	r2, [r7, #0]
 8005e6c:	7812      	ldrb	r2, [r2, #0]
 8005e6e:	0151      	lsls	r1, r2, #5
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	440a      	add	r2, r1
 8005e74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e7c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	3301      	adds	r3, #1
 8005e82:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d902      	bls.n	8005e94 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	75fb      	strb	r3, [r7, #23]
          break;
 8005e92:	e00c      	b.n	8005eae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	015a      	lsls	r2, r3, #5
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	4413      	add	r3, r2
 8005e9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ea8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005eac:	d0e7      	beq.n	8005e7e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005eae:	7dfb      	ldrb	r3, [r7, #23]
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	371c      	adds	r7, #28
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b089      	sub	sp, #36	@ 0x24
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	4611      	mov	r1, r2
 8005ec8:	461a      	mov	r2, r3
 8005eca:	460b      	mov	r3, r1
 8005ecc:	71fb      	strb	r3, [r7, #7]
 8005ece:	4613      	mov	r3, r2
 8005ed0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005eda:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d123      	bne.n	8005f2a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005ee2:	88bb      	ldrh	r3, [r7, #4]
 8005ee4:	3303      	adds	r3, #3
 8005ee6:	089b      	lsrs	r3, r3, #2
 8005ee8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005eea:	2300      	movs	r3, #0
 8005eec:	61bb      	str	r3, [r7, #24]
 8005eee:	e018      	b.n	8005f22 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005ef0:	79fb      	ldrb	r3, [r7, #7]
 8005ef2:	031a      	lsls	r2, r3, #12
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	4413      	add	r3, r2
 8005ef8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005efc:	461a      	mov	r2, r3
 8005efe:	69fb      	ldr	r3, [r7, #28]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005f04:	69fb      	ldr	r3, [r7, #28]
 8005f06:	3301      	adds	r3, #1
 8005f08:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	3301      	adds	r3, #1
 8005f0e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	3301      	adds	r3, #1
 8005f14:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	3301      	adds	r3, #1
 8005f1a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	3301      	adds	r3, #1
 8005f20:	61bb      	str	r3, [r7, #24]
 8005f22:	69ba      	ldr	r2, [r7, #24]
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d3e2      	bcc.n	8005ef0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005f2a:	2300      	movs	r3, #0
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3724      	adds	r7, #36	@ 0x24
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr

08005f38 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b08b      	sub	sp, #44	@ 0x2c
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	4613      	mov	r3, r2
 8005f44:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005f4e:	88fb      	ldrh	r3, [r7, #6]
 8005f50:	089b      	lsrs	r3, r3, #2
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005f56:	88fb      	ldrh	r3, [r7, #6]
 8005f58:	f003 0303 	and.w	r3, r3, #3
 8005f5c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005f5e:	2300      	movs	r3, #0
 8005f60:	623b      	str	r3, [r7, #32]
 8005f62:	e014      	b.n	8005f8e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005f64:	69bb      	ldr	r3, [r7, #24]
 8005f66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6e:	601a      	str	r2, [r3, #0]
    pDest++;
 8005f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f72:	3301      	adds	r3, #1
 8005f74:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f78:	3301      	adds	r3, #1
 8005f7a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7e:	3301      	adds	r3, #1
 8005f80:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f84:	3301      	adds	r3, #1
 8005f86:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005f88:	6a3b      	ldr	r3, [r7, #32]
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	623b      	str	r3, [r7, #32]
 8005f8e:	6a3a      	ldr	r2, [r7, #32]
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d3e6      	bcc.n	8005f64 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005f96:	8bfb      	ldrh	r3, [r7, #30]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d01e      	beq.n	8005fda <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005fa0:	69bb      	ldr	r3, [r7, #24]
 8005fa2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	f107 0310 	add.w	r3, r7, #16
 8005fac:	6812      	ldr	r2, [r2, #0]
 8005fae:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005fb0:	693a      	ldr	r2, [r7, #16]
 8005fb2:	6a3b      	ldr	r3, [r7, #32]
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	00db      	lsls	r3, r3, #3
 8005fb8:	fa22 f303 	lsr.w	r3, r2, r3
 8005fbc:	b2da      	uxtb	r2, r3
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc0:	701a      	strb	r2, [r3, #0]
      i++;
 8005fc2:	6a3b      	ldr	r3, [r7, #32]
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	623b      	str	r3, [r7, #32]
      pDest++;
 8005fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fca:	3301      	adds	r3, #1
 8005fcc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005fce:	8bfb      	ldrh	r3, [r7, #30]
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005fd4:	8bfb      	ldrh	r3, [r7, #30]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d1ea      	bne.n	8005fb0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	372c      	adds	r7, #44	@ 0x2c
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b085      	sub	sp, #20
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	781b      	ldrb	r3, [r3, #0]
 8005ffa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	785b      	ldrb	r3, [r3, #1]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d12c      	bne.n	800605e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	015a      	lsls	r2, r3, #5
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	4413      	add	r3, r2
 800600c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2b00      	cmp	r3, #0
 8006014:	db12      	blt.n	800603c <USB_EPSetStall+0x54>
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d00f      	beq.n	800603c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	015a      	lsls	r2, r3, #5
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	4413      	add	r3, r2
 8006024:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	68ba      	ldr	r2, [r7, #8]
 800602c:	0151      	lsls	r1, r2, #5
 800602e:	68fa      	ldr	r2, [r7, #12]
 8006030:	440a      	add	r2, r1
 8006032:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006036:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800603a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	015a      	lsls	r2, r3, #5
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	4413      	add	r3, r2
 8006044:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	68ba      	ldr	r2, [r7, #8]
 800604c:	0151      	lsls	r1, r2, #5
 800604e:	68fa      	ldr	r2, [r7, #12]
 8006050:	440a      	add	r2, r1
 8006052:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006056:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800605a:	6013      	str	r3, [r2, #0]
 800605c:	e02b      	b.n	80060b6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	015a      	lsls	r2, r3, #5
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	4413      	add	r3, r2
 8006066:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2b00      	cmp	r3, #0
 800606e:	db12      	blt.n	8006096 <USB_EPSetStall+0xae>
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00f      	beq.n	8006096 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	015a      	lsls	r2, r3, #5
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	4413      	add	r3, r2
 800607e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	68ba      	ldr	r2, [r7, #8]
 8006086:	0151      	lsls	r1, r2, #5
 8006088:	68fa      	ldr	r2, [r7, #12]
 800608a:	440a      	add	r2, r1
 800608c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006090:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006094:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	015a      	lsls	r2, r3, #5
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	4413      	add	r3, r2
 800609e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68ba      	ldr	r2, [r7, #8]
 80060a6:	0151      	lsls	r1, r2, #5
 80060a8:	68fa      	ldr	r2, [r7, #12]
 80060aa:	440a      	add	r2, r1
 80060ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80060b4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80060b6:	2300      	movs	r3, #0
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3714      	adds	r7, #20
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr

080060c4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b085      	sub	sp, #20
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	785b      	ldrb	r3, [r3, #1]
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d128      	bne.n	8006132 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	015a      	lsls	r2, r3, #5
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	4413      	add	r3, r2
 80060e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68ba      	ldr	r2, [r7, #8]
 80060f0:	0151      	lsls	r1, r2, #5
 80060f2:	68fa      	ldr	r2, [r7, #12]
 80060f4:	440a      	add	r2, r1
 80060f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060fe:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	791b      	ldrb	r3, [r3, #4]
 8006104:	2b03      	cmp	r3, #3
 8006106:	d003      	beq.n	8006110 <USB_EPClearStall+0x4c>
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	791b      	ldrb	r3, [r3, #4]
 800610c:	2b02      	cmp	r3, #2
 800610e:	d138      	bne.n	8006182 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	015a      	lsls	r2, r3, #5
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	4413      	add	r3, r2
 8006118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	68ba      	ldr	r2, [r7, #8]
 8006120:	0151      	lsls	r1, r2, #5
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	440a      	add	r2, r1
 8006126:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800612a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800612e:	6013      	str	r3, [r2, #0]
 8006130:	e027      	b.n	8006182 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	015a      	lsls	r2, r3, #5
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	4413      	add	r3, r2
 800613a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68ba      	ldr	r2, [r7, #8]
 8006142:	0151      	lsls	r1, r2, #5
 8006144:	68fa      	ldr	r2, [r7, #12]
 8006146:	440a      	add	r2, r1
 8006148:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800614c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006150:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	791b      	ldrb	r3, [r3, #4]
 8006156:	2b03      	cmp	r3, #3
 8006158:	d003      	beq.n	8006162 <USB_EPClearStall+0x9e>
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	791b      	ldrb	r3, [r3, #4]
 800615e:	2b02      	cmp	r3, #2
 8006160:	d10f      	bne.n	8006182 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	015a      	lsls	r2, r3, #5
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	4413      	add	r3, r2
 800616a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68ba      	ldr	r2, [r7, #8]
 8006172:	0151      	lsls	r1, r2, #5
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	440a      	add	r2, r1
 8006178:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800617c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006180:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006182:	2300      	movs	r3, #0
}
 8006184:	4618      	mov	r0, r3
 8006186:	3714      	adds	r7, #20
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr

08006190 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	460b      	mov	r3, r1
 800619a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68fa      	ldr	r2, [r7, #12]
 80061aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061ae:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80061b2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	78fb      	ldrb	r3, [r7, #3]
 80061be:	011b      	lsls	r3, r3, #4
 80061c0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80061c4:	68f9      	ldr	r1, [r7, #12]
 80061c6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80061ca:	4313      	orrs	r3, r2
 80061cc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80061ce:	2300      	movs	r3, #0
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3714      	adds	r7, #20
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80061dc:	b480      	push	{r7}
 80061de:	b085      	sub	sp, #20
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80061f6:	f023 0303 	bic.w	r3, r3, #3
 80061fa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	68fa      	ldr	r2, [r7, #12]
 8006206:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800620a:	f023 0302 	bic.w	r3, r3, #2
 800620e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3714      	adds	r7, #20
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr

0800621e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800621e:	b480      	push	{r7}
 8006220:	b085      	sub	sp, #20
 8006222:	af00      	add	r7, sp, #0
 8006224:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68fa      	ldr	r2, [r7, #12]
 8006234:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006238:	f023 0303 	bic.w	r3, r3, #3
 800623c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	68fa      	ldr	r2, [r7, #12]
 8006248:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800624c:	f043 0302 	orr.w	r3, r3, #2
 8006250:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006252:	2300      	movs	r3, #0
}
 8006254:	4618      	mov	r0, r3
 8006256:	3714      	adds	r7, #20
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr

08006260 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006260:	b480      	push	{r7}
 8006262:	b085      	sub	sp, #20
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	695b      	ldr	r3, [r3, #20]
 800626c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	699b      	ldr	r3, [r3, #24]
 8006272:	68fa      	ldr	r2, [r7, #12]
 8006274:	4013      	ands	r3, r2
 8006276:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006278:	68fb      	ldr	r3, [r7, #12]
}
 800627a:	4618      	mov	r0, r3
 800627c:	3714      	adds	r7, #20
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr

08006286 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006286:	b480      	push	{r7}
 8006288:	b085      	sub	sp, #20
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006298:	699b      	ldr	r3, [r3, #24]
 800629a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062a2:	69db      	ldr	r3, [r3, #28]
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	4013      	ands	r3, r2
 80062a8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	0c1b      	lsrs	r3, r3, #16
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3714      	adds	r7, #20
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr

080062ba <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80062ba:	b480      	push	{r7}
 80062bc:	b085      	sub	sp, #20
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062d6:	69db      	ldr	r3, [r3, #28]
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	4013      	ands	r3, r2
 80062dc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	b29b      	uxth	r3, r3
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3714      	adds	r7, #20
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr

080062ee <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80062ee:	b480      	push	{r7}
 80062f0:	b085      	sub	sp, #20
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
 80062f6:	460b      	mov	r3, r1
 80062f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80062fe:	78fb      	ldrb	r3, [r7, #3]
 8006300:	015a      	lsls	r2, r3, #5
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	4413      	add	r3, r2
 8006306:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006314:	695b      	ldr	r3, [r3, #20]
 8006316:	68ba      	ldr	r2, [r7, #8]
 8006318:	4013      	ands	r3, r2
 800631a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800631c:	68bb      	ldr	r3, [r7, #8]
}
 800631e:	4618      	mov	r0, r3
 8006320:	3714      	adds	r7, #20
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr

0800632a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800632a:	b480      	push	{r7}
 800632c:	b087      	sub	sp, #28
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
 8006332:	460b      	mov	r3, r1
 8006334:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006340:	691b      	ldr	r3, [r3, #16]
 8006342:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800634a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800634c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800634e:	78fb      	ldrb	r3, [r7, #3]
 8006350:	f003 030f 	and.w	r3, r3, #15
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	fa22 f303 	lsr.w	r3, r2, r3
 800635a:	01db      	lsls	r3, r3, #7
 800635c:	b2db      	uxtb	r3, r3
 800635e:	693a      	ldr	r2, [r7, #16]
 8006360:	4313      	orrs	r3, r2
 8006362:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006364:	78fb      	ldrb	r3, [r7, #3]
 8006366:	015a      	lsls	r2, r3, #5
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	4413      	add	r3, r2
 800636c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	693a      	ldr	r2, [r7, #16]
 8006374:	4013      	ands	r3, r2
 8006376:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006378:	68bb      	ldr	r3, [r7, #8]
}
 800637a:	4618      	mov	r0, r3
 800637c:	371c      	adds	r7, #28
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr

08006386 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006386:	b480      	push	{r7}
 8006388:	b083      	sub	sp, #12
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	695b      	ldr	r3, [r3, #20]
 8006392:	f003 0301 	and.w	r3, r3, #1
}
 8006396:	4618      	mov	r0, r3
 8006398:	370c      	adds	r7, #12
 800639a:	46bd      	mov	sp, r7
 800639c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a0:	4770      	bx	lr
	...

080063a4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b085      	sub	sp, #20
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063be:	4619      	mov	r1, r3
 80063c0:	4b09      	ldr	r3, [pc, #36]	@ (80063e8 <USB_ActivateSetup+0x44>)
 80063c2:	4013      	ands	r3, r2
 80063c4:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	68fa      	ldr	r2, [r7, #12]
 80063d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80063da:	2300      	movs	r3, #0
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3714      	adds	r7, #20
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr
 80063e8:	fffff800 	.word	0xfffff800

080063ec <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b087      	sub	sp, #28
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	460b      	mov	r3, r1
 80063f6:	607a      	str	r2, [r7, #4]
 80063f8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	333c      	adds	r3, #60	@ 0x3c
 8006402:	3304      	adds	r3, #4
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	4a26      	ldr	r2, [pc, #152]	@ (80064a4 <USB_EP0_OutStart+0xb8>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d90a      	bls.n	8006426 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800641c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006420:	d101      	bne.n	8006426 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006422:	2300      	movs	r3, #0
 8006424:	e037      	b.n	8006496 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800642c:	461a      	mov	r2, r3
 800642e:	2300      	movs	r3, #0
 8006430:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006438:	691b      	ldr	r3, [r3, #16]
 800643a:	697a      	ldr	r2, [r7, #20]
 800643c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006440:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006444:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	697a      	ldr	r2, [r7, #20]
 8006450:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006454:	f043 0318 	orr.w	r3, r3, #24
 8006458:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	697a      	ldr	r2, [r7, #20]
 8006464:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006468:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800646c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800646e:	7afb      	ldrb	r3, [r7, #11]
 8006470:	2b01      	cmp	r3, #1
 8006472:	d10f      	bne.n	8006494 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800647a:	461a      	mov	r2, r3
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	697a      	ldr	r2, [r7, #20]
 800648a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800648e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006492:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006494:	2300      	movs	r3, #0
}
 8006496:	4618      	mov	r0, r3
 8006498:	371c      	adds	r7, #28
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr
 80064a2:	bf00      	nop
 80064a4:	4f54300a 	.word	0x4f54300a

080064a8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b085      	sub	sp, #20
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80064b0:	2300      	movs	r3, #0
 80064b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	3301      	adds	r3, #1
 80064b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064c0:	d901      	bls.n	80064c6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80064c2:	2303      	movs	r3, #3
 80064c4:	e022      	b.n	800650c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	691b      	ldr	r3, [r3, #16]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	daf2      	bge.n	80064b4 <USB_CoreReset+0xc>

  count = 10U;
 80064ce:	230a      	movs	r3, #10
 80064d0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80064d2:	e002      	b.n	80064da <USB_CoreReset+0x32>
  {
    count--;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	3b01      	subs	r3, #1
 80064d8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1f9      	bne.n	80064d4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	691b      	ldr	r3, [r3, #16]
 80064e4:	f043 0201 	orr.w	r2, r3, #1
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	3301      	adds	r3, #1
 80064f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064f8:	d901      	bls.n	80064fe <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e006      	b.n	800650c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	f003 0301 	and.w	r3, r3, #1
 8006506:	2b01      	cmp	r3, #1
 8006508:	d0f0      	beq.n	80064ec <USB_CoreReset+0x44>

  return HAL_OK;
 800650a:	2300      	movs	r3, #0
}
 800650c:	4618      	mov	r0, r3
 800650e:	3714      	adds	r7, #20
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr

08006518 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800651c:	4904      	ldr	r1, [pc, #16]	@ (8006530 <MX_FATFS_Init+0x18>)
 800651e:	4805      	ldr	r0, [pc, #20]	@ (8006534 <MX_FATFS_Init+0x1c>)
 8006520:	f000 f8b0 	bl	8006684 <FATFS_LinkDriver>
 8006524:	4603      	mov	r3, r0
 8006526:	461a      	mov	r2, r3
 8006528:	4b03      	ldr	r3, [pc, #12]	@ (8006538 <MX_FATFS_Init+0x20>)
 800652a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800652c:	bf00      	nop
 800652e:	bd80      	pop	{r7, pc}
 8006530:	2000027c 	.word	0x2000027c
 8006534:	20000018 	.word	0x20000018
 8006538:	20000278 	.word	0x20000278

0800653c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800653c:	b480      	push	{r7}
 800653e:	b083      	sub	sp, #12
 8006540:	af00      	add	r7, sp, #0
 8006542:	4603      	mov	r3, r0
 8006544:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8006546:	4b06      	ldr	r3, [pc, #24]	@ (8006560 <USER_initialize+0x24>)
 8006548:	2201      	movs	r2, #1
 800654a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800654c:	4b04      	ldr	r3, [pc, #16]	@ (8006560 <USER_initialize+0x24>)
 800654e:	781b      	ldrb	r3, [r3, #0]
 8006550:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8006552:	4618      	mov	r0, r3
 8006554:	370c      	adds	r7, #12
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	20000015 	.word	0x20000015

08006564 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006564:	b480      	push	{r7}
 8006566:	b083      	sub	sp, #12
 8006568:	af00      	add	r7, sp, #0
 800656a:	4603      	mov	r3, r0
 800656c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800656e:	4b06      	ldr	r3, [pc, #24]	@ (8006588 <USER_status+0x24>)
 8006570:	2201      	movs	r2, #1
 8006572:	701a      	strb	r2, [r3, #0]
    return Stat;
 8006574:	4b04      	ldr	r3, [pc, #16]	@ (8006588 <USER_status+0x24>)
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800657a:	4618      	mov	r0, r3
 800657c:	370c      	adds	r7, #12
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr
 8006586:	bf00      	nop
 8006588:	20000015 	.word	0x20000015

0800658c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800658c:	b480      	push	{r7}
 800658e:	b085      	sub	sp, #20
 8006590:	af00      	add	r7, sp, #0
 8006592:	60b9      	str	r1, [r7, #8]
 8006594:	607a      	str	r2, [r7, #4]
 8006596:	603b      	str	r3, [r7, #0]
 8006598:	4603      	mov	r3, r0
 800659a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800659c:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3714      	adds	r7, #20
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr

080065aa <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80065aa:	b480      	push	{r7}
 80065ac:	b085      	sub	sp, #20
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	60b9      	str	r1, [r7, #8]
 80065b2:	607a      	str	r2, [r7, #4]
 80065b4:	603b      	str	r3, [r7, #0]
 80065b6:	4603      	mov	r3, r0
 80065b8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 80065ba:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3714      	adds	r7, #20
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b085      	sub	sp, #20
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	4603      	mov	r3, r0
 80065d0:	603a      	str	r2, [r7, #0]
 80065d2:	71fb      	strb	r3, [r7, #7]
 80065d4:	460b      	mov	r3, r1
 80065d6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	73fb      	strb	r3, [r7, #15]
    return res;
 80065dc:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3714      	adds	r7, #20
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr
	...

080065ec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b087      	sub	sp, #28
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	60b9      	str	r1, [r7, #8]
 80065f6:	4613      	mov	r3, r2
 80065f8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80065fa:	2301      	movs	r3, #1
 80065fc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80065fe:	2300      	movs	r3, #0
 8006600:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8006602:	4b1f      	ldr	r3, [pc, #124]	@ (8006680 <FATFS_LinkDriverEx+0x94>)
 8006604:	7a5b      	ldrb	r3, [r3, #9]
 8006606:	b2db      	uxtb	r3, r3
 8006608:	2b00      	cmp	r3, #0
 800660a:	d131      	bne.n	8006670 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800660c:	4b1c      	ldr	r3, [pc, #112]	@ (8006680 <FATFS_LinkDriverEx+0x94>)
 800660e:	7a5b      	ldrb	r3, [r3, #9]
 8006610:	b2db      	uxtb	r3, r3
 8006612:	461a      	mov	r2, r3
 8006614:	4b1a      	ldr	r3, [pc, #104]	@ (8006680 <FATFS_LinkDriverEx+0x94>)
 8006616:	2100      	movs	r1, #0
 8006618:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800661a:	4b19      	ldr	r3, [pc, #100]	@ (8006680 <FATFS_LinkDriverEx+0x94>)
 800661c:	7a5b      	ldrb	r3, [r3, #9]
 800661e:	b2db      	uxtb	r3, r3
 8006620:	4a17      	ldr	r2, [pc, #92]	@ (8006680 <FATFS_LinkDriverEx+0x94>)
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	4413      	add	r3, r2
 8006626:	68fa      	ldr	r2, [r7, #12]
 8006628:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800662a:	4b15      	ldr	r3, [pc, #84]	@ (8006680 <FATFS_LinkDriverEx+0x94>)
 800662c:	7a5b      	ldrb	r3, [r3, #9]
 800662e:	b2db      	uxtb	r3, r3
 8006630:	461a      	mov	r2, r3
 8006632:	4b13      	ldr	r3, [pc, #76]	@ (8006680 <FATFS_LinkDriverEx+0x94>)
 8006634:	4413      	add	r3, r2
 8006636:	79fa      	ldrb	r2, [r7, #7]
 8006638:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800663a:	4b11      	ldr	r3, [pc, #68]	@ (8006680 <FATFS_LinkDriverEx+0x94>)
 800663c:	7a5b      	ldrb	r3, [r3, #9]
 800663e:	b2db      	uxtb	r3, r3
 8006640:	1c5a      	adds	r2, r3, #1
 8006642:	b2d1      	uxtb	r1, r2
 8006644:	4a0e      	ldr	r2, [pc, #56]	@ (8006680 <FATFS_LinkDriverEx+0x94>)
 8006646:	7251      	strb	r1, [r2, #9]
 8006648:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800664a:	7dbb      	ldrb	r3, [r7, #22]
 800664c:	3330      	adds	r3, #48	@ 0x30
 800664e:	b2da      	uxtb	r2, r3
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	3301      	adds	r3, #1
 8006658:	223a      	movs	r2, #58	@ 0x3a
 800665a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	3302      	adds	r3, #2
 8006660:	222f      	movs	r2, #47	@ 0x2f
 8006662:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	3303      	adds	r3, #3
 8006668:	2200      	movs	r2, #0
 800666a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800666c:	2300      	movs	r3, #0
 800666e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8006670:	7dfb      	ldrb	r3, [r7, #23]
}
 8006672:	4618      	mov	r0, r3
 8006674:	371c      	adds	r7, #28
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr
 800667e:	bf00      	nop
 8006680:	20000280 	.word	0x20000280

08006684 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800668e:	2200      	movs	r2, #0
 8006690:	6839      	ldr	r1, [r7, #0]
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f7ff ffaa 	bl	80065ec <FATFS_LinkDriverEx>
 8006698:	4603      	mov	r3, r0
}
 800669a:	4618      	mov	r0, r3
 800669c:	3708      	adds	r7, #8
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
	...

080066a4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	460b      	mov	r3, r1
 80066ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80066b0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80066b4:	f002 fdb2 	bl	800921c <malloc>
 80066b8:	4603      	mov	r3, r0
 80066ba:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d109      	bne.n	80066d6 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	32b0      	adds	r2, #176	@ 0xb0
 80066cc:	2100      	movs	r1, #0
 80066ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80066d2:	2302      	movs	r3, #2
 80066d4:	e0d4      	b.n	8006880 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80066d6:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80066da:	2100      	movs	r1, #0
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f002 ff7b 	bl	80095d8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	32b0      	adds	r2, #176	@ 0xb0
 80066ec:	68f9      	ldr	r1, [r7, #12]
 80066ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	32b0      	adds	r2, #176	@ 0xb0
 80066fc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	7c1b      	ldrb	r3, [r3, #16]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d138      	bne.n	8006780 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800670e:	4b5e      	ldr	r3, [pc, #376]	@ (8006888 <USBD_CDC_Init+0x1e4>)
 8006710:	7819      	ldrb	r1, [r3, #0]
 8006712:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006716:	2202      	movs	r2, #2
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f002 fbdc 	bl	8008ed6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800671e:	4b5a      	ldr	r3, [pc, #360]	@ (8006888 <USBD_CDC_Init+0x1e4>)
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	f003 020f 	and.w	r2, r3, #15
 8006726:	6879      	ldr	r1, [r7, #4]
 8006728:	4613      	mov	r3, r2
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	4413      	add	r3, r2
 800672e:	009b      	lsls	r3, r3, #2
 8006730:	440b      	add	r3, r1
 8006732:	3323      	adds	r3, #35	@ 0x23
 8006734:	2201      	movs	r2, #1
 8006736:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006738:	4b54      	ldr	r3, [pc, #336]	@ (800688c <USBD_CDC_Init+0x1e8>)
 800673a:	7819      	ldrb	r1, [r3, #0]
 800673c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006740:	2202      	movs	r2, #2
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f002 fbc7 	bl	8008ed6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006748:	4b50      	ldr	r3, [pc, #320]	@ (800688c <USBD_CDC_Init+0x1e8>)
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	f003 020f 	and.w	r2, r3, #15
 8006750:	6879      	ldr	r1, [r7, #4]
 8006752:	4613      	mov	r3, r2
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	4413      	add	r3, r2
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	440b      	add	r3, r1
 800675c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006760:	2201      	movs	r2, #1
 8006762:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006764:	4b4a      	ldr	r3, [pc, #296]	@ (8006890 <USBD_CDC_Init+0x1ec>)
 8006766:	781b      	ldrb	r3, [r3, #0]
 8006768:	f003 020f 	and.w	r2, r3, #15
 800676c:	6879      	ldr	r1, [r7, #4]
 800676e:	4613      	mov	r3, r2
 8006770:	009b      	lsls	r3, r3, #2
 8006772:	4413      	add	r3, r2
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	440b      	add	r3, r1
 8006778:	331c      	adds	r3, #28
 800677a:	2210      	movs	r2, #16
 800677c:	601a      	str	r2, [r3, #0]
 800677e:	e035      	b.n	80067ec <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006780:	4b41      	ldr	r3, [pc, #260]	@ (8006888 <USBD_CDC_Init+0x1e4>)
 8006782:	7819      	ldrb	r1, [r3, #0]
 8006784:	2340      	movs	r3, #64	@ 0x40
 8006786:	2202      	movs	r2, #2
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f002 fba4 	bl	8008ed6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800678e:	4b3e      	ldr	r3, [pc, #248]	@ (8006888 <USBD_CDC_Init+0x1e4>)
 8006790:	781b      	ldrb	r3, [r3, #0]
 8006792:	f003 020f 	and.w	r2, r3, #15
 8006796:	6879      	ldr	r1, [r7, #4]
 8006798:	4613      	mov	r3, r2
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	4413      	add	r3, r2
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	440b      	add	r3, r1
 80067a2:	3323      	adds	r3, #35	@ 0x23
 80067a4:	2201      	movs	r2, #1
 80067a6:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80067a8:	4b38      	ldr	r3, [pc, #224]	@ (800688c <USBD_CDC_Init+0x1e8>)
 80067aa:	7819      	ldrb	r1, [r3, #0]
 80067ac:	2340      	movs	r3, #64	@ 0x40
 80067ae:	2202      	movs	r2, #2
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f002 fb90 	bl	8008ed6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80067b6:	4b35      	ldr	r3, [pc, #212]	@ (800688c <USBD_CDC_Init+0x1e8>)
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	f003 020f 	and.w	r2, r3, #15
 80067be:	6879      	ldr	r1, [r7, #4]
 80067c0:	4613      	mov	r3, r2
 80067c2:	009b      	lsls	r3, r3, #2
 80067c4:	4413      	add	r3, r2
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	440b      	add	r3, r1
 80067ca:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80067ce:	2201      	movs	r2, #1
 80067d0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80067d2:	4b2f      	ldr	r3, [pc, #188]	@ (8006890 <USBD_CDC_Init+0x1ec>)
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	f003 020f 	and.w	r2, r3, #15
 80067da:	6879      	ldr	r1, [r7, #4]
 80067dc:	4613      	mov	r3, r2
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	4413      	add	r3, r2
 80067e2:	009b      	lsls	r3, r3, #2
 80067e4:	440b      	add	r3, r1
 80067e6:	331c      	adds	r3, #28
 80067e8:	2210      	movs	r2, #16
 80067ea:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80067ec:	4b28      	ldr	r3, [pc, #160]	@ (8006890 <USBD_CDC_Init+0x1ec>)
 80067ee:	7819      	ldrb	r1, [r3, #0]
 80067f0:	2308      	movs	r3, #8
 80067f2:	2203      	movs	r2, #3
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f002 fb6e 	bl	8008ed6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80067fa:	4b25      	ldr	r3, [pc, #148]	@ (8006890 <USBD_CDC_Init+0x1ec>)
 80067fc:	781b      	ldrb	r3, [r3, #0]
 80067fe:	f003 020f 	and.w	r2, r3, #15
 8006802:	6879      	ldr	r1, [r7, #4]
 8006804:	4613      	mov	r3, r2
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	4413      	add	r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	440b      	add	r3, r1
 800680e:	3323      	adds	r3, #35	@ 0x23
 8006810:	2201      	movs	r2, #1
 8006812:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006822:	687a      	ldr	r2, [r7, #4]
 8006824:	33b0      	adds	r3, #176	@ 0xb0
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	4413      	add	r3, r2
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2200      	movs	r2, #0
 800683c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006846:	2b00      	cmp	r3, #0
 8006848:	d101      	bne.n	800684e <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800684a:	2302      	movs	r3, #2
 800684c:	e018      	b.n	8006880 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	7c1b      	ldrb	r3, [r3, #16]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d10a      	bne.n	800686c <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006856:	4b0d      	ldr	r3, [pc, #52]	@ (800688c <USBD_CDC_Init+0x1e8>)
 8006858:	7819      	ldrb	r1, [r3, #0]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006860:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f002 fc25 	bl	80090b4 <USBD_LL_PrepareReceive>
 800686a:	e008      	b.n	800687e <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800686c:	4b07      	ldr	r3, [pc, #28]	@ (800688c <USBD_CDC_Init+0x1e8>)
 800686e:	7819      	ldrb	r1, [r3, #0]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006876:	2340      	movs	r3, #64	@ 0x40
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f002 fc1b 	bl	80090b4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800687e:	2300      	movs	r3, #0
}
 8006880:	4618      	mov	r0, r3
 8006882:	3710      	adds	r7, #16
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}
 8006888:	200000b3 	.word	0x200000b3
 800688c:	200000b4 	.word	0x200000b4
 8006890:	200000b5 	.word	0x200000b5

08006894 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b082      	sub	sp, #8
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	460b      	mov	r3, r1
 800689e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80068a0:	4b3a      	ldr	r3, [pc, #232]	@ (800698c <USBD_CDC_DeInit+0xf8>)
 80068a2:	781b      	ldrb	r3, [r3, #0]
 80068a4:	4619      	mov	r1, r3
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f002 fb3b 	bl	8008f22 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80068ac:	4b37      	ldr	r3, [pc, #220]	@ (800698c <USBD_CDC_DeInit+0xf8>)
 80068ae:	781b      	ldrb	r3, [r3, #0]
 80068b0:	f003 020f 	and.w	r2, r3, #15
 80068b4:	6879      	ldr	r1, [r7, #4]
 80068b6:	4613      	mov	r3, r2
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	4413      	add	r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	440b      	add	r3, r1
 80068c0:	3323      	adds	r3, #35	@ 0x23
 80068c2:	2200      	movs	r2, #0
 80068c4:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80068c6:	4b32      	ldr	r3, [pc, #200]	@ (8006990 <USBD_CDC_DeInit+0xfc>)
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	4619      	mov	r1, r3
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f002 fb28 	bl	8008f22 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80068d2:	4b2f      	ldr	r3, [pc, #188]	@ (8006990 <USBD_CDC_DeInit+0xfc>)
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	f003 020f 	and.w	r2, r3, #15
 80068da:	6879      	ldr	r1, [r7, #4]
 80068dc:	4613      	mov	r3, r2
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	4413      	add	r3, r2
 80068e2:	009b      	lsls	r3, r3, #2
 80068e4:	440b      	add	r3, r1
 80068e6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80068ea:	2200      	movs	r2, #0
 80068ec:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80068ee:	4b29      	ldr	r3, [pc, #164]	@ (8006994 <USBD_CDC_DeInit+0x100>)
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	4619      	mov	r1, r3
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f002 fb14 	bl	8008f22 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80068fa:	4b26      	ldr	r3, [pc, #152]	@ (8006994 <USBD_CDC_DeInit+0x100>)
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	f003 020f 	and.w	r2, r3, #15
 8006902:	6879      	ldr	r1, [r7, #4]
 8006904:	4613      	mov	r3, r2
 8006906:	009b      	lsls	r3, r3, #2
 8006908:	4413      	add	r3, r2
 800690a:	009b      	lsls	r3, r3, #2
 800690c:	440b      	add	r3, r1
 800690e:	3323      	adds	r3, #35	@ 0x23
 8006910:	2200      	movs	r2, #0
 8006912:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006914:	4b1f      	ldr	r3, [pc, #124]	@ (8006994 <USBD_CDC_DeInit+0x100>)
 8006916:	781b      	ldrb	r3, [r3, #0]
 8006918:	f003 020f 	and.w	r2, r3, #15
 800691c:	6879      	ldr	r1, [r7, #4]
 800691e:	4613      	mov	r3, r2
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	4413      	add	r3, r2
 8006924:	009b      	lsls	r3, r3, #2
 8006926:	440b      	add	r3, r1
 8006928:	331c      	adds	r3, #28
 800692a:	2200      	movs	r2, #0
 800692c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	32b0      	adds	r2, #176	@ 0xb0
 8006938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d01f      	beq.n	8006980 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	33b0      	adds	r3, #176	@ 0xb0
 800694a:	009b      	lsls	r3, r3, #2
 800694c:	4413      	add	r3, r2
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	32b0      	adds	r2, #176	@ 0xb0
 800695e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006962:	4618      	mov	r0, r3
 8006964:	f002 fc62 	bl	800922c <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	32b0      	adds	r2, #176	@ 0xb0
 8006972:	2100      	movs	r1, #0
 8006974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	3708      	adds	r7, #8
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop
 800698c:	200000b3 	.word	0x200000b3
 8006990:	200000b4 	.word	0x200000b4
 8006994:	200000b5 	.word	0x200000b5

08006998 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b086      	sub	sp, #24
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	32b0      	adds	r2, #176	@ 0xb0
 80069ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069b0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80069b2:	2300      	movs	r3, #0
 80069b4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80069b6:	2300      	movs	r3, #0
 80069b8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80069ba:	2300      	movs	r3, #0
 80069bc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d101      	bne.n	80069c8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80069c4:	2303      	movs	r3, #3
 80069c6:	e0bf      	b.n	8006b48 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d050      	beq.n	8006a76 <USBD_CDC_Setup+0xde>
 80069d4:	2b20      	cmp	r3, #32
 80069d6:	f040 80af 	bne.w	8006b38 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	88db      	ldrh	r3, [r3, #6]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d03a      	beq.n	8006a58 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	b25b      	sxtb	r3, r3
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	da1b      	bge.n	8006a24 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	33b0      	adds	r3, #176	@ 0xb0
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	4413      	add	r3, r2
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006a02:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006a04:	683a      	ldr	r2, [r7, #0]
 8006a06:	88d2      	ldrh	r2, [r2, #6]
 8006a08:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	88db      	ldrh	r3, [r3, #6]
 8006a0e:	2b07      	cmp	r3, #7
 8006a10:	bf28      	it	cs
 8006a12:	2307      	movcs	r3, #7
 8006a14:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	89fa      	ldrh	r2, [r7, #14]
 8006a1a:	4619      	mov	r1, r3
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f001 fdd3 	bl	80085c8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006a22:	e090      	b.n	8006b46 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	785a      	ldrb	r2, [r3, #1]
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	88db      	ldrh	r3, [r3, #6]
 8006a32:	2b3f      	cmp	r3, #63	@ 0x3f
 8006a34:	d803      	bhi.n	8006a3e <USBD_CDC_Setup+0xa6>
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	88db      	ldrh	r3, [r3, #6]
 8006a3a:	b2da      	uxtb	r2, r3
 8006a3c:	e000      	b.n	8006a40 <USBD_CDC_Setup+0xa8>
 8006a3e:	2240      	movs	r2, #64	@ 0x40
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006a46:	6939      	ldr	r1, [r7, #16]
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006a4e:	461a      	mov	r2, r3
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f001 fde8 	bl	8008626 <USBD_CtlPrepareRx>
      break;
 8006a56:	e076      	b.n	8006b46 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006a5e:	687a      	ldr	r2, [r7, #4]
 8006a60:	33b0      	adds	r3, #176	@ 0xb0
 8006a62:	009b      	lsls	r3, r3, #2
 8006a64:	4413      	add	r3, r2
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	683a      	ldr	r2, [r7, #0]
 8006a6c:	7850      	ldrb	r0, [r2, #1]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	6839      	ldr	r1, [r7, #0]
 8006a72:	4798      	blx	r3
      break;
 8006a74:	e067      	b.n	8006b46 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	785b      	ldrb	r3, [r3, #1]
 8006a7a:	2b0b      	cmp	r3, #11
 8006a7c:	d851      	bhi.n	8006b22 <USBD_CDC_Setup+0x18a>
 8006a7e:	a201      	add	r2, pc, #4	@ (adr r2, 8006a84 <USBD_CDC_Setup+0xec>)
 8006a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a84:	08006ab5 	.word	0x08006ab5
 8006a88:	08006b31 	.word	0x08006b31
 8006a8c:	08006b23 	.word	0x08006b23
 8006a90:	08006b23 	.word	0x08006b23
 8006a94:	08006b23 	.word	0x08006b23
 8006a98:	08006b23 	.word	0x08006b23
 8006a9c:	08006b23 	.word	0x08006b23
 8006aa0:	08006b23 	.word	0x08006b23
 8006aa4:	08006b23 	.word	0x08006b23
 8006aa8:	08006b23 	.word	0x08006b23
 8006aac:	08006adf 	.word	0x08006adf
 8006ab0:	08006b09 	.word	0x08006b09
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	2b03      	cmp	r3, #3
 8006abe:	d107      	bne.n	8006ad0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006ac0:	f107 030a 	add.w	r3, r7, #10
 8006ac4:	2202      	movs	r2, #2
 8006ac6:	4619      	mov	r1, r3
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f001 fd7d 	bl	80085c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006ace:	e032      	b.n	8006b36 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006ad0:	6839      	ldr	r1, [r7, #0]
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f001 fcfb 	bl	80084ce <USBD_CtlError>
            ret = USBD_FAIL;
 8006ad8:	2303      	movs	r3, #3
 8006ada:	75fb      	strb	r3, [r7, #23]
          break;
 8006adc:	e02b      	b.n	8006b36 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	2b03      	cmp	r3, #3
 8006ae8:	d107      	bne.n	8006afa <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006aea:	f107 030d 	add.w	r3, r7, #13
 8006aee:	2201      	movs	r2, #1
 8006af0:	4619      	mov	r1, r3
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f001 fd68 	bl	80085c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006af8:	e01d      	b.n	8006b36 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006afa:	6839      	ldr	r1, [r7, #0]
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f001 fce6 	bl	80084ce <USBD_CtlError>
            ret = USBD_FAIL;
 8006b02:	2303      	movs	r3, #3
 8006b04:	75fb      	strb	r3, [r7, #23]
          break;
 8006b06:	e016      	b.n	8006b36 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b0e:	b2db      	uxtb	r3, r3
 8006b10:	2b03      	cmp	r3, #3
 8006b12:	d00f      	beq.n	8006b34 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006b14:	6839      	ldr	r1, [r7, #0]
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f001 fcd9 	bl	80084ce <USBD_CtlError>
            ret = USBD_FAIL;
 8006b1c:	2303      	movs	r3, #3
 8006b1e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006b20:	e008      	b.n	8006b34 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006b22:	6839      	ldr	r1, [r7, #0]
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f001 fcd2 	bl	80084ce <USBD_CtlError>
          ret = USBD_FAIL;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	75fb      	strb	r3, [r7, #23]
          break;
 8006b2e:	e002      	b.n	8006b36 <USBD_CDC_Setup+0x19e>
          break;
 8006b30:	bf00      	nop
 8006b32:	e008      	b.n	8006b46 <USBD_CDC_Setup+0x1ae>
          break;
 8006b34:	bf00      	nop
      }
      break;
 8006b36:	e006      	b.n	8006b46 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006b38:	6839      	ldr	r1, [r7, #0]
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f001 fcc7 	bl	80084ce <USBD_CtlError>
      ret = USBD_FAIL;
 8006b40:	2303      	movs	r3, #3
 8006b42:	75fb      	strb	r3, [r7, #23]
      break;
 8006b44:	bf00      	nop
  }

  return (uint8_t)ret;
 8006b46:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3718      	adds	r7, #24
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}

08006b50 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b084      	sub	sp, #16
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	460b      	mov	r3, r1
 8006b5a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006b62:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	32b0      	adds	r2, #176	@ 0xb0
 8006b6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d101      	bne.n	8006b7a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006b76:	2303      	movs	r3, #3
 8006b78:	e065      	b.n	8006c46 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	32b0      	adds	r2, #176	@ 0xb0
 8006b84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b88:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006b8a:	78fb      	ldrb	r3, [r7, #3]
 8006b8c:	f003 020f 	and.w	r2, r3, #15
 8006b90:	6879      	ldr	r1, [r7, #4]
 8006b92:	4613      	mov	r3, r2
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	4413      	add	r3, r2
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	440b      	add	r3, r1
 8006b9c:	3314      	adds	r3, #20
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d02f      	beq.n	8006c04 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006ba4:	78fb      	ldrb	r3, [r7, #3]
 8006ba6:	f003 020f 	and.w	r2, r3, #15
 8006baa:	6879      	ldr	r1, [r7, #4]
 8006bac:	4613      	mov	r3, r2
 8006bae:	009b      	lsls	r3, r3, #2
 8006bb0:	4413      	add	r3, r2
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	440b      	add	r3, r1
 8006bb6:	3314      	adds	r3, #20
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	78fb      	ldrb	r3, [r7, #3]
 8006bbc:	f003 010f 	and.w	r1, r3, #15
 8006bc0:	68f8      	ldr	r0, [r7, #12]
 8006bc2:	460b      	mov	r3, r1
 8006bc4:	00db      	lsls	r3, r3, #3
 8006bc6:	440b      	add	r3, r1
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	4403      	add	r3, r0
 8006bcc:	331c      	adds	r3, #28
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	fbb2 f1f3 	udiv	r1, r2, r3
 8006bd4:	fb01 f303 	mul.w	r3, r1, r3
 8006bd8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d112      	bne.n	8006c04 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006bde:	78fb      	ldrb	r3, [r7, #3]
 8006be0:	f003 020f 	and.w	r2, r3, #15
 8006be4:	6879      	ldr	r1, [r7, #4]
 8006be6:	4613      	mov	r3, r2
 8006be8:	009b      	lsls	r3, r3, #2
 8006bea:	4413      	add	r3, r2
 8006bec:	009b      	lsls	r3, r3, #2
 8006bee:	440b      	add	r3, r1
 8006bf0:	3314      	adds	r3, #20
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006bf6:	78f9      	ldrb	r1, [r7, #3]
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f002 fa38 	bl	8009072 <USBD_LL_Transmit>
 8006c02:	e01f      	b.n	8006c44 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	33b0      	adds	r3, #176	@ 0xb0
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	4413      	add	r3, r2
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d010      	beq.n	8006c44 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	33b0      	adds	r3, #176	@ 0xb0
 8006c2c:	009b      	lsls	r3, r3, #2
 8006c2e:	4413      	add	r3, r2
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	691b      	ldr	r3, [r3, #16]
 8006c34:	68ba      	ldr	r2, [r7, #8]
 8006c36:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006c3a:	68ba      	ldr	r2, [r7, #8]
 8006c3c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006c40:	78fa      	ldrb	r2, [r7, #3]
 8006c42:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006c44:	2300      	movs	r3, #0
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3710      	adds	r7, #16
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}

08006c4e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006c4e:	b580      	push	{r7, lr}
 8006c50:	b084      	sub	sp, #16
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	6078      	str	r0, [r7, #4]
 8006c56:	460b      	mov	r3, r1
 8006c58:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	32b0      	adds	r2, #176	@ 0xb0
 8006c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c68:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	32b0      	adds	r2, #176	@ 0xb0
 8006c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d101      	bne.n	8006c80 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e01a      	b.n	8006cb6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006c80:	78fb      	ldrb	r3, [r7, #3]
 8006c82:	4619      	mov	r1, r3
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f002 fa36 	bl	80090f6 <USBD_LL_GetRxDataSize>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	33b0      	adds	r3, #176	@ 0xb0
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	4413      	add	r3, r2
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	68db      	ldr	r3, [r3, #12]
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006cb0:	4611      	mov	r1, r2
 8006cb2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006cbe:	b580      	push	{r7, lr}
 8006cc0:	b084      	sub	sp, #16
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	32b0      	adds	r2, #176	@ 0xb0
 8006cd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cd4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d101      	bne.n	8006ce0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006cdc:	2303      	movs	r3, #3
 8006cde:	e024      	b.n	8006d2a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ce6:	687a      	ldr	r2, [r7, #4]
 8006ce8:	33b0      	adds	r3, #176	@ 0xb0
 8006cea:	009b      	lsls	r3, r3, #2
 8006cec:	4413      	add	r3, r2
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d019      	beq.n	8006d28 <USBD_CDC_EP0_RxReady+0x6a>
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006cfa:	2bff      	cmp	r3, #255	@ 0xff
 8006cfc:	d014      	beq.n	8006d28 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006d04:	687a      	ldr	r2, [r7, #4]
 8006d06:	33b0      	adds	r3, #176	@ 0xb0
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	4413      	add	r3, r2
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	68fa      	ldr	r2, [r7, #12]
 8006d12:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006d16:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006d18:	68fa      	ldr	r2, [r7, #12]
 8006d1a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006d1e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	22ff      	movs	r2, #255	@ 0xff
 8006d24:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3710      	adds	r7, #16
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
	...

08006d34 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006d3c:	2182      	movs	r1, #130	@ 0x82
 8006d3e:	4818      	ldr	r0, [pc, #96]	@ (8006da0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006d40:	f000 fd62 	bl	8007808 <USBD_GetEpDesc>
 8006d44:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006d46:	2101      	movs	r1, #1
 8006d48:	4815      	ldr	r0, [pc, #84]	@ (8006da0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006d4a:	f000 fd5d 	bl	8007808 <USBD_GetEpDesc>
 8006d4e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006d50:	2181      	movs	r1, #129	@ 0x81
 8006d52:	4813      	ldr	r0, [pc, #76]	@ (8006da0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006d54:	f000 fd58 	bl	8007808 <USBD_GetEpDesc>
 8006d58:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d002      	beq.n	8006d66 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	2210      	movs	r2, #16
 8006d64:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d006      	beq.n	8006d7a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d74:	711a      	strb	r2, [r3, #4]
 8006d76:	2200      	movs	r2, #0
 8006d78:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d006      	beq.n	8006d8e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d88:	711a      	strb	r2, [r3, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2243      	movs	r2, #67	@ 0x43
 8006d92:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d94:	4b02      	ldr	r3, [pc, #8]	@ (8006da0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	3718      	adds	r7, #24
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}
 8006d9e:	bf00      	nop
 8006da0:	20000070 	.word	0x20000070

08006da4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b086      	sub	sp, #24
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006dac:	2182      	movs	r1, #130	@ 0x82
 8006dae:	4818      	ldr	r0, [pc, #96]	@ (8006e10 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006db0:	f000 fd2a 	bl	8007808 <USBD_GetEpDesc>
 8006db4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006db6:	2101      	movs	r1, #1
 8006db8:	4815      	ldr	r0, [pc, #84]	@ (8006e10 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006dba:	f000 fd25 	bl	8007808 <USBD_GetEpDesc>
 8006dbe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006dc0:	2181      	movs	r1, #129	@ 0x81
 8006dc2:	4813      	ldr	r0, [pc, #76]	@ (8006e10 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006dc4:	f000 fd20 	bl	8007808 <USBD_GetEpDesc>
 8006dc8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d002      	beq.n	8006dd6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	2210      	movs	r2, #16
 8006dd4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d006      	beq.n	8006dea <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	2200      	movs	r2, #0
 8006de0:	711a      	strb	r2, [r3, #4]
 8006de2:	2200      	movs	r2, #0
 8006de4:	f042 0202 	orr.w	r2, r2, #2
 8006de8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d006      	beq.n	8006dfe <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2200      	movs	r2, #0
 8006df4:	711a      	strb	r2, [r3, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f042 0202 	orr.w	r2, r2, #2
 8006dfc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2243      	movs	r2, #67	@ 0x43
 8006e02:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006e04:	4b02      	ldr	r3, [pc, #8]	@ (8006e10 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3718      	adds	r7, #24
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	20000070 	.word	0x20000070

08006e14 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b086      	sub	sp, #24
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006e1c:	2182      	movs	r1, #130	@ 0x82
 8006e1e:	4818      	ldr	r0, [pc, #96]	@ (8006e80 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006e20:	f000 fcf2 	bl	8007808 <USBD_GetEpDesc>
 8006e24:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006e26:	2101      	movs	r1, #1
 8006e28:	4815      	ldr	r0, [pc, #84]	@ (8006e80 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006e2a:	f000 fced 	bl	8007808 <USBD_GetEpDesc>
 8006e2e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006e30:	2181      	movs	r1, #129	@ 0x81
 8006e32:	4813      	ldr	r0, [pc, #76]	@ (8006e80 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006e34:	f000 fce8 	bl	8007808 <USBD_GetEpDesc>
 8006e38:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d002      	beq.n	8006e46 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	2210      	movs	r2, #16
 8006e44:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d006      	beq.n	8006e5a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e54:	711a      	strb	r2, [r3, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d006      	beq.n	8006e6e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e68:	711a      	strb	r2, [r3, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2243      	movs	r2, #67	@ 0x43
 8006e72:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006e74:	4b02      	ldr	r3, [pc, #8]	@ (8006e80 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3718      	adds	r7, #24
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	bf00      	nop
 8006e80:	20000070 	.word	0x20000070

08006e84 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	220a      	movs	r2, #10
 8006e90:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006e92:	4b03      	ldr	r3, [pc, #12]	@ (8006ea0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr
 8006ea0:	2000002c 	.word	0x2000002c

08006ea4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b083      	sub	sp, #12
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d101      	bne.n	8006eb8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006eb4:	2303      	movs	r3, #3
 8006eb6:	e009      	b.n	8006ecc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	33b0      	adds	r3, #176	@ 0xb0
 8006ec2:	009b      	lsls	r3, r3, #2
 8006ec4:	4413      	add	r3, r2
 8006ec6:	683a      	ldr	r2, [r7, #0]
 8006ec8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006eca:	2300      	movs	r3, #0
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	370c      	adds	r7, #12
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed6:	4770      	bx	lr

08006ed8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b087      	sub	sp, #28
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	60f8      	str	r0, [r7, #12]
 8006ee0:	60b9      	str	r1, [r7, #8]
 8006ee2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	32b0      	adds	r2, #176	@ 0xb0
 8006eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ef2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d101      	bne.n	8006efe <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006efa:	2303      	movs	r3, #3
 8006efc:	e008      	b.n	8006f10 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	371c      	adds	r7, #28
 8006f14:	46bd      	mov	sp, r7
 8006f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1a:	4770      	bx	lr

08006f1c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b085      	sub	sp, #20
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	32b0      	adds	r2, #176	@ 0xb0
 8006f30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f34:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d101      	bne.n	8006f40 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006f3c:	2303      	movs	r3, #3
 8006f3e:	e004      	b.n	8006f4a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	683a      	ldr	r2, [r7, #0]
 8006f44:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006f48:	2300      	movs	r3, #0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3714      	adds	r7, #20
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr
	...

08006f58 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b084      	sub	sp, #16
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	32b0      	adds	r2, #176	@ 0xb0
 8006f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f6e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8006f70:	2301      	movs	r3, #1
 8006f72:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d101      	bne.n	8006f7e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e025      	b.n	8006fca <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d11f      	bne.n	8006fc8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006f90:	4b10      	ldr	r3, [pc, #64]	@ (8006fd4 <USBD_CDC_TransmitPacket+0x7c>)
 8006f92:	781b      	ldrb	r3, [r3, #0]
 8006f94:	f003 020f 	and.w	r2, r3, #15
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	4613      	mov	r3, r2
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	4413      	add	r3, r2
 8006fa6:	009b      	lsls	r3, r3, #2
 8006fa8:	4403      	add	r3, r0
 8006faa:	3314      	adds	r3, #20
 8006fac:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006fae:	4b09      	ldr	r3, [pc, #36]	@ (8006fd4 <USBD_CDC_TransmitPacket+0x7c>)
 8006fb0:	7819      	ldrb	r1, [r3, #0]
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f002 f857 	bl	8009072 <USBD_LL_Transmit>

    ret = USBD_OK;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	200000b3 	.word	0x200000b3

08006fd8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	32b0      	adds	r2, #176	@ 0xb0
 8006fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fee:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	32b0      	adds	r2, #176	@ 0xb0
 8006ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d101      	bne.n	8007006 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007002:	2303      	movs	r3, #3
 8007004:	e018      	b.n	8007038 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	7c1b      	ldrb	r3, [r3, #16]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d10a      	bne.n	8007024 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800700e:	4b0c      	ldr	r3, [pc, #48]	@ (8007040 <USBD_CDC_ReceivePacket+0x68>)
 8007010:	7819      	ldrb	r1, [r3, #0]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007018:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f002 f849 	bl	80090b4 <USBD_LL_PrepareReceive>
 8007022:	e008      	b.n	8007036 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007024:	4b06      	ldr	r3, [pc, #24]	@ (8007040 <USBD_CDC_ReceivePacket+0x68>)
 8007026:	7819      	ldrb	r1, [r3, #0]
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800702e:	2340      	movs	r3, #64	@ 0x40
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f002 f83f 	bl	80090b4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007036:	2300      	movs	r3, #0
}
 8007038:	4618      	mov	r0, r3
 800703a:	3710      	adds	r7, #16
 800703c:	46bd      	mov	sp, r7
 800703e:	bd80      	pop	{r7, pc}
 8007040:	200000b4 	.word	0x200000b4

08007044 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b086      	sub	sp, #24
 8007048:	af00      	add	r7, sp, #0
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	4613      	mov	r3, r2
 8007050:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d101      	bne.n	800705c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007058:	2303      	movs	r3, #3
 800705a:	e01f      	b.n	800709c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2200      	movs	r2, #0
 8007060:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2200      	movs	r2, #0
 8007068:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2200      	movs	r2, #0
 8007070:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d003      	beq.n	8007082 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	68ba      	ldr	r2, [r7, #8]
 800707e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2201      	movs	r2, #1
 8007086:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	79fa      	ldrb	r2, [r7, #7]
 800708e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007090:	68f8      	ldr	r0, [r7, #12]
 8007092:	f001 feb5 	bl	8008e00 <USBD_LL_Init>
 8007096:	4603      	mov	r3, r0
 8007098:	75fb      	strb	r3, [r7, #23]

  return ret;
 800709a:	7dfb      	ldrb	r3, [r7, #23]
}
 800709c:	4618      	mov	r0, r3
 800709e:	3718      	adds	r7, #24
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}

080070a4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b084      	sub	sp, #16
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80070ae:	2300      	movs	r3, #0
 80070b0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d101      	bne.n	80070bc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80070b8:	2303      	movs	r3, #3
 80070ba:	e025      	b.n	8007108 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	683a      	ldr	r2, [r7, #0]
 80070c0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	32ae      	adds	r2, #174	@ 0xae
 80070ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d00f      	beq.n	80070f8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	32ae      	adds	r2, #174	@ 0xae
 80070e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070e8:	f107 020e 	add.w	r2, r7, #14
 80070ec:	4610      	mov	r0, r2
 80070ee:	4798      	blx	r3
 80070f0:	4602      	mov	r2, r0
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80070fe:	1c5a      	adds	r2, r3, #1
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007106:	2300      	movs	r3, #0
}
 8007108:	4618      	mov	r0, r3
 800710a:	3710      	adds	r7, #16
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}

08007110 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b082      	sub	sp, #8
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f001 fec1 	bl	8008ea0 <USBD_LL_Start>
 800711e:	4603      	mov	r3, r0
}
 8007120:	4618      	mov	r0, r3
 8007122:	3708      	adds	r7, #8
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007128:	b480      	push	{r7}
 800712a:	b083      	sub	sp, #12
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007130:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007132:	4618      	mov	r0, r3
 8007134:	370c      	adds	r7, #12
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr

0800713e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800713e:	b580      	push	{r7, lr}
 8007140:	b084      	sub	sp, #16
 8007142:	af00      	add	r7, sp, #0
 8007144:	6078      	str	r0, [r7, #4]
 8007146:	460b      	mov	r3, r1
 8007148:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800714a:	2300      	movs	r3, #0
 800714c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007154:	2b00      	cmp	r3, #0
 8007156:	d009      	beq.n	800716c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	78fa      	ldrb	r2, [r7, #3]
 8007162:	4611      	mov	r1, r2
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	4798      	blx	r3
 8007168:	4603      	mov	r3, r0
 800716a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800716c:	7bfb      	ldrb	r3, [r7, #15]
}
 800716e:	4618      	mov	r0, r3
 8007170:	3710      	adds	r7, #16
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}

08007176 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007176:	b580      	push	{r7, lr}
 8007178:	b084      	sub	sp, #16
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
 800717e:	460b      	mov	r3, r1
 8007180:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007182:	2300      	movs	r3, #0
 8007184:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	78fa      	ldrb	r2, [r7, #3]
 8007190:	4611      	mov	r1, r2
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	4798      	blx	r3
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d001      	beq.n	80071a0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800719c:	2303      	movs	r3, #3
 800719e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80071a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3710      	adds	r7, #16
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}

080071aa <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80071aa:	b580      	push	{r7, lr}
 80071ac:	b084      	sub	sp, #16
 80071ae:	af00      	add	r7, sp, #0
 80071b0:	6078      	str	r0, [r7, #4]
 80071b2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80071ba:	6839      	ldr	r1, [r7, #0]
 80071bc:	4618      	mov	r0, r3
 80071be:	f001 f94c 	bl	800845a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2201      	movs	r2, #1
 80071c6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80071d0:	461a      	mov	r2, r3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80071de:	f003 031f 	and.w	r3, r3, #31
 80071e2:	2b02      	cmp	r3, #2
 80071e4:	d01a      	beq.n	800721c <USBD_LL_SetupStage+0x72>
 80071e6:	2b02      	cmp	r3, #2
 80071e8:	d822      	bhi.n	8007230 <USBD_LL_SetupStage+0x86>
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d002      	beq.n	80071f4 <USBD_LL_SetupStage+0x4a>
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d00a      	beq.n	8007208 <USBD_LL_SetupStage+0x5e>
 80071f2:	e01d      	b.n	8007230 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80071fa:	4619      	mov	r1, r3
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 fb77 	bl	80078f0 <USBD_StdDevReq>
 8007202:	4603      	mov	r3, r0
 8007204:	73fb      	strb	r3, [r7, #15]
      break;
 8007206:	e020      	b.n	800724a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800720e:	4619      	mov	r1, r3
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f000 fbdf 	bl	80079d4 <USBD_StdItfReq>
 8007216:	4603      	mov	r3, r0
 8007218:	73fb      	strb	r3, [r7, #15]
      break;
 800721a:	e016      	b.n	800724a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007222:	4619      	mov	r1, r3
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f000 fc41 	bl	8007aac <USBD_StdEPReq>
 800722a:	4603      	mov	r3, r0
 800722c:	73fb      	strb	r3, [r7, #15]
      break;
 800722e:	e00c      	b.n	800724a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007236:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800723a:	b2db      	uxtb	r3, r3
 800723c:	4619      	mov	r1, r3
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f001 fe8e 	bl	8008f60 <USBD_LL_StallEP>
 8007244:	4603      	mov	r3, r0
 8007246:	73fb      	strb	r3, [r7, #15]
      break;
 8007248:	bf00      	nop
  }

  return ret;
 800724a:	7bfb      	ldrb	r3, [r7, #15]
}
 800724c:	4618      	mov	r0, r3
 800724e:	3710      	adds	r7, #16
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b086      	sub	sp, #24
 8007258:	af00      	add	r7, sp, #0
 800725a:	60f8      	str	r0, [r7, #12]
 800725c:	460b      	mov	r3, r1
 800725e:	607a      	str	r2, [r7, #4]
 8007260:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007262:	2300      	movs	r3, #0
 8007264:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007266:	7afb      	ldrb	r3, [r7, #11]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d177      	bne.n	800735c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007272:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800727a:	2b03      	cmp	r3, #3
 800727c:	f040 80a1 	bne.w	80073c2 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	693a      	ldr	r2, [r7, #16]
 8007286:	8992      	ldrh	r2, [r2, #12]
 8007288:	4293      	cmp	r3, r2
 800728a:	d91c      	bls.n	80072c6 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	693a      	ldr	r2, [r7, #16]
 8007292:	8992      	ldrh	r2, [r2, #12]
 8007294:	1a9a      	subs	r2, r3, r2
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	693a      	ldr	r2, [r7, #16]
 80072a0:	8992      	ldrh	r2, [r2, #12]
 80072a2:	441a      	add	r2, r3
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	6919      	ldr	r1, [r3, #16]
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	899b      	ldrh	r3, [r3, #12]
 80072b0:	461a      	mov	r2, r3
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	4293      	cmp	r3, r2
 80072b8:	bf38      	it	cc
 80072ba:	4613      	movcc	r3, r2
 80072bc:	461a      	mov	r2, r3
 80072be:	68f8      	ldr	r0, [r7, #12]
 80072c0:	f001 f9d2 	bl	8008668 <USBD_CtlContinueRx>
 80072c4:	e07d      	b.n	80073c2 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80072cc:	f003 031f 	and.w	r3, r3, #31
 80072d0:	2b02      	cmp	r3, #2
 80072d2:	d014      	beq.n	80072fe <USBD_LL_DataOutStage+0xaa>
 80072d4:	2b02      	cmp	r3, #2
 80072d6:	d81d      	bhi.n	8007314 <USBD_LL_DataOutStage+0xc0>
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d002      	beq.n	80072e2 <USBD_LL_DataOutStage+0x8e>
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d003      	beq.n	80072e8 <USBD_LL_DataOutStage+0x94>
 80072e0:	e018      	b.n	8007314 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80072e2:	2300      	movs	r3, #0
 80072e4:	75bb      	strb	r3, [r7, #22]
            break;
 80072e6:	e018      	b.n	800731a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	4619      	mov	r1, r3
 80072f2:	68f8      	ldr	r0, [r7, #12]
 80072f4:	f000 fa6e 	bl	80077d4 <USBD_CoreFindIF>
 80072f8:	4603      	mov	r3, r0
 80072fa:	75bb      	strb	r3, [r7, #22]
            break;
 80072fc:	e00d      	b.n	800731a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007304:	b2db      	uxtb	r3, r3
 8007306:	4619      	mov	r1, r3
 8007308:	68f8      	ldr	r0, [r7, #12]
 800730a:	f000 fa70 	bl	80077ee <USBD_CoreFindEP>
 800730e:	4603      	mov	r3, r0
 8007310:	75bb      	strb	r3, [r7, #22]
            break;
 8007312:	e002      	b.n	800731a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007314:	2300      	movs	r3, #0
 8007316:	75bb      	strb	r3, [r7, #22]
            break;
 8007318:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800731a:	7dbb      	ldrb	r3, [r7, #22]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d119      	bne.n	8007354 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007326:	b2db      	uxtb	r3, r3
 8007328:	2b03      	cmp	r3, #3
 800732a:	d113      	bne.n	8007354 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800732c:	7dba      	ldrb	r2, [r7, #22]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	32ae      	adds	r2, #174	@ 0xae
 8007332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007336:	691b      	ldr	r3, [r3, #16]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d00b      	beq.n	8007354 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800733c:	7dba      	ldrb	r2, [r7, #22]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007344:	7dba      	ldrb	r2, [r7, #22]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	32ae      	adds	r2, #174	@ 0xae
 800734a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800734e:	691b      	ldr	r3, [r3, #16]
 8007350:	68f8      	ldr	r0, [r7, #12]
 8007352:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f001 f998 	bl	800868a <USBD_CtlSendStatus>
 800735a:	e032      	b.n	80073c2 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800735c:	7afb      	ldrb	r3, [r7, #11]
 800735e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007362:	b2db      	uxtb	r3, r3
 8007364:	4619      	mov	r1, r3
 8007366:	68f8      	ldr	r0, [r7, #12]
 8007368:	f000 fa41 	bl	80077ee <USBD_CoreFindEP>
 800736c:	4603      	mov	r3, r0
 800736e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007370:	7dbb      	ldrb	r3, [r7, #22]
 8007372:	2bff      	cmp	r3, #255	@ 0xff
 8007374:	d025      	beq.n	80073c2 <USBD_LL_DataOutStage+0x16e>
 8007376:	7dbb      	ldrb	r3, [r7, #22]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d122      	bne.n	80073c2 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007382:	b2db      	uxtb	r3, r3
 8007384:	2b03      	cmp	r3, #3
 8007386:	d117      	bne.n	80073b8 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007388:	7dba      	ldrb	r2, [r7, #22]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	32ae      	adds	r2, #174	@ 0xae
 800738e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007392:	699b      	ldr	r3, [r3, #24]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d00f      	beq.n	80073b8 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007398:	7dba      	ldrb	r2, [r7, #22]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80073a0:	7dba      	ldrb	r2, [r7, #22]
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	32ae      	adds	r2, #174	@ 0xae
 80073a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073aa:	699b      	ldr	r3, [r3, #24]
 80073ac:	7afa      	ldrb	r2, [r7, #11]
 80073ae:	4611      	mov	r1, r2
 80073b0:	68f8      	ldr	r0, [r7, #12]
 80073b2:	4798      	blx	r3
 80073b4:	4603      	mov	r3, r0
 80073b6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80073b8:	7dfb      	ldrb	r3, [r7, #23]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d001      	beq.n	80073c2 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80073be:	7dfb      	ldrb	r3, [r7, #23]
 80073c0:	e000      	b.n	80073c4 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80073c2:	2300      	movs	r3, #0
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3718      	adds	r7, #24
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}

080073cc <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b086      	sub	sp, #24
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	60f8      	str	r0, [r7, #12]
 80073d4:	460b      	mov	r3, r1
 80073d6:	607a      	str	r2, [r7, #4]
 80073d8:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80073da:	7afb      	ldrb	r3, [r7, #11]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d178      	bne.n	80074d2 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	3314      	adds	r3, #20
 80073e4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	d163      	bne.n	80074b8 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	693a      	ldr	r2, [r7, #16]
 80073f6:	8992      	ldrh	r2, [r2, #12]
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d91c      	bls.n	8007436 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	693a      	ldr	r2, [r7, #16]
 8007402:	8992      	ldrh	r2, [r2, #12]
 8007404:	1a9a      	subs	r2, r3, r2
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	691b      	ldr	r3, [r3, #16]
 800740e:	693a      	ldr	r2, [r7, #16]
 8007410:	8992      	ldrh	r2, [r2, #12]
 8007412:	441a      	add	r2, r3
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	6919      	ldr	r1, [r3, #16]
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	461a      	mov	r2, r3
 8007422:	68f8      	ldr	r0, [r7, #12]
 8007424:	f001 f8ee 	bl	8008604 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007428:	2300      	movs	r3, #0
 800742a:	2200      	movs	r2, #0
 800742c:	2100      	movs	r1, #0
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f001 fe40 	bl	80090b4 <USBD_LL_PrepareReceive>
 8007434:	e040      	b.n	80074b8 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	899b      	ldrh	r3, [r3, #12]
 800743a:	461a      	mov	r2, r3
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	685b      	ldr	r3, [r3, #4]
 8007440:	429a      	cmp	r2, r3
 8007442:	d11c      	bne.n	800747e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	693a      	ldr	r2, [r7, #16]
 800744a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800744c:	4293      	cmp	r3, r2
 800744e:	d316      	bcc.n	800747e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800745a:	429a      	cmp	r2, r3
 800745c:	d20f      	bcs.n	800747e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800745e:	2200      	movs	r2, #0
 8007460:	2100      	movs	r1, #0
 8007462:	68f8      	ldr	r0, [r7, #12]
 8007464:	f001 f8ce 	bl	8008604 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2200      	movs	r2, #0
 800746c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007470:	2300      	movs	r3, #0
 8007472:	2200      	movs	r2, #0
 8007474:	2100      	movs	r1, #0
 8007476:	68f8      	ldr	r0, [r7, #12]
 8007478:	f001 fe1c 	bl	80090b4 <USBD_LL_PrepareReceive>
 800747c:	e01c      	b.n	80074b8 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007484:	b2db      	uxtb	r3, r3
 8007486:	2b03      	cmp	r3, #3
 8007488:	d10f      	bne.n	80074aa <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007490:	68db      	ldr	r3, [r3, #12]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d009      	beq.n	80074aa <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2200      	movs	r2, #0
 800749a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	68f8      	ldr	r0, [r7, #12]
 80074a8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80074aa:	2180      	movs	r1, #128	@ 0x80
 80074ac:	68f8      	ldr	r0, [r7, #12]
 80074ae:	f001 fd57 	bl	8008f60 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80074b2:	68f8      	ldr	r0, [r7, #12]
 80074b4:	f001 f8fc 	bl	80086b0 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d03a      	beq.n	8007538 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f7ff fe30 	bl	8007128 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2200      	movs	r2, #0
 80074cc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80074d0:	e032      	b.n	8007538 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80074d2:	7afb      	ldrb	r3, [r7, #11]
 80074d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	4619      	mov	r1, r3
 80074dc:	68f8      	ldr	r0, [r7, #12]
 80074de:	f000 f986 	bl	80077ee <USBD_CoreFindEP>
 80074e2:	4603      	mov	r3, r0
 80074e4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80074e6:	7dfb      	ldrb	r3, [r7, #23]
 80074e8:	2bff      	cmp	r3, #255	@ 0xff
 80074ea:	d025      	beq.n	8007538 <USBD_LL_DataInStage+0x16c>
 80074ec:	7dfb      	ldrb	r3, [r7, #23]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d122      	bne.n	8007538 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	2b03      	cmp	r3, #3
 80074fc:	d11c      	bne.n	8007538 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80074fe:	7dfa      	ldrb	r2, [r7, #23]
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	32ae      	adds	r2, #174	@ 0xae
 8007504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007508:	695b      	ldr	r3, [r3, #20]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d014      	beq.n	8007538 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800750e:	7dfa      	ldrb	r2, [r7, #23]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007516:	7dfa      	ldrb	r2, [r7, #23]
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	32ae      	adds	r2, #174	@ 0xae
 800751c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007520:	695b      	ldr	r3, [r3, #20]
 8007522:	7afa      	ldrb	r2, [r7, #11]
 8007524:	4611      	mov	r1, r2
 8007526:	68f8      	ldr	r0, [r7, #12]
 8007528:	4798      	blx	r3
 800752a:	4603      	mov	r3, r0
 800752c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800752e:	7dbb      	ldrb	r3, [r7, #22]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d001      	beq.n	8007538 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007534:	7dbb      	ldrb	r3, [r7, #22]
 8007536:	e000      	b.n	800753a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007538:	2300      	movs	r3, #0
}
 800753a:	4618      	mov	r0, r3
 800753c:	3718      	adds	r7, #24
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}

08007542 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007542:	b580      	push	{r7, lr}
 8007544:	b084      	sub	sp, #16
 8007546:	af00      	add	r7, sp, #0
 8007548:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800754a:	2300      	movs	r3, #0
 800754c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2201      	movs	r2, #1
 8007552:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2200      	movs	r2, #0
 800755a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2200      	movs	r2, #0
 8007568:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800757a:	2b00      	cmp	r3, #0
 800757c:	d014      	beq.n	80075a8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d00e      	beq.n	80075a8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	687a      	ldr	r2, [r7, #4]
 8007594:	6852      	ldr	r2, [r2, #4]
 8007596:	b2d2      	uxtb	r2, r2
 8007598:	4611      	mov	r1, r2
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	4798      	blx	r3
 800759e:	4603      	mov	r3, r0
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d001      	beq.n	80075a8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80075a4:	2303      	movs	r3, #3
 80075a6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80075a8:	2340      	movs	r3, #64	@ 0x40
 80075aa:	2200      	movs	r2, #0
 80075ac:	2100      	movs	r1, #0
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f001 fc91 	bl	8008ed6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2201      	movs	r2, #1
 80075b8:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2240      	movs	r2, #64	@ 0x40
 80075c0:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80075c4:	2340      	movs	r3, #64	@ 0x40
 80075c6:	2200      	movs	r2, #0
 80075c8:	2180      	movs	r1, #128	@ 0x80
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f001 fc83 	bl	8008ed6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2240      	movs	r2, #64	@ 0x40
 80075dc:	841a      	strh	r2, [r3, #32]

  return ret;
 80075de:	7bfb      	ldrb	r3, [r7, #15]
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3710      	adds	r7, #16
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}

080075e8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80075e8:	b480      	push	{r7}
 80075ea:	b083      	sub	sp, #12
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
 80075f0:	460b      	mov	r3, r1
 80075f2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	78fa      	ldrb	r2, [r7, #3]
 80075f8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80075fa:	2300      	movs	r3, #0
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	370c      	adds	r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr

08007608 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007616:	b2db      	uxtb	r3, r3
 8007618:	2b04      	cmp	r3, #4
 800761a:	d006      	beq.n	800762a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007622:	b2da      	uxtb	r2, r3
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2204      	movs	r2, #4
 800762e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007632:	2300      	movs	r3, #0
}
 8007634:	4618      	mov	r0, r3
 8007636:	370c      	adds	r7, #12
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr

08007640 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007640:	b480      	push	{r7}
 8007642:	b083      	sub	sp, #12
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800764e:	b2db      	uxtb	r3, r3
 8007650:	2b04      	cmp	r3, #4
 8007652:	d106      	bne.n	8007662 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800765a:	b2da      	uxtb	r2, r3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007662:	2300      	movs	r3, #0
}
 8007664:	4618      	mov	r0, r3
 8007666:	370c      	adds	r7, #12
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr

08007670 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b082      	sub	sp, #8
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800767e:	b2db      	uxtb	r3, r3
 8007680:	2b03      	cmp	r3, #3
 8007682:	d110      	bne.n	80076a6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00b      	beq.n	80076a6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007694:	69db      	ldr	r3, [r3, #28]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d005      	beq.n	80076a6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076a0:	69db      	ldr	r3, [r3, #28]
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80076a6:	2300      	movs	r3, #0
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3708      	adds	r7, #8
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}

080076b0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b082      	sub	sp, #8
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	460b      	mov	r3, r1
 80076ba:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	32ae      	adds	r2, #174	@ 0xae
 80076c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d101      	bne.n	80076d2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80076ce:	2303      	movs	r3, #3
 80076d0:	e01c      	b.n	800770c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076d8:	b2db      	uxtb	r3, r3
 80076da:	2b03      	cmp	r3, #3
 80076dc:	d115      	bne.n	800770a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	32ae      	adds	r2, #174	@ 0xae
 80076e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076ec:	6a1b      	ldr	r3, [r3, #32]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d00b      	beq.n	800770a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	32ae      	adds	r2, #174	@ 0xae
 80076fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007700:	6a1b      	ldr	r3, [r3, #32]
 8007702:	78fa      	ldrb	r2, [r7, #3]
 8007704:	4611      	mov	r1, r2
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800770a:	2300      	movs	r3, #0
}
 800770c:	4618      	mov	r0, r3
 800770e:	3708      	adds	r7, #8
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b082      	sub	sp, #8
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	460b      	mov	r3, r1
 800771e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	32ae      	adds	r2, #174	@ 0xae
 800772a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d101      	bne.n	8007736 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007732:	2303      	movs	r3, #3
 8007734:	e01c      	b.n	8007770 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800773c:	b2db      	uxtb	r3, r3
 800773e:	2b03      	cmp	r3, #3
 8007740:	d115      	bne.n	800776e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	32ae      	adds	r2, #174	@ 0xae
 800774c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007752:	2b00      	cmp	r3, #0
 8007754:	d00b      	beq.n	800776e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	32ae      	adds	r2, #174	@ 0xae
 8007760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007766:	78fa      	ldrb	r2, [r7, #3]
 8007768:	4611      	mov	r1, r2
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800776e:	2300      	movs	r3, #0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3708      	adds	r7, #8
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007778:	b480      	push	{r7}
 800777a:	b083      	sub	sp, #12
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007780:	2300      	movs	r3, #0
}
 8007782:	4618      	mov	r0, r3
 8007784:	370c      	adds	r7, #12
 8007786:	46bd      	mov	sp, r7
 8007788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778c:	4770      	bx	lr

0800778e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800778e:	b580      	push	{r7, lr}
 8007790:	b084      	sub	sp, #16
 8007792:	af00      	add	r7, sp, #0
 8007794:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007796:	2300      	movs	r3, #0
 8007798:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2201      	movs	r2, #1
 800779e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d00e      	beq.n	80077ca <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	687a      	ldr	r2, [r7, #4]
 80077b6:	6852      	ldr	r2, [r2, #4]
 80077b8:	b2d2      	uxtb	r2, r2
 80077ba:	4611      	mov	r1, r2
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	4798      	blx	r3
 80077c0:	4603      	mov	r3, r0
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d001      	beq.n	80077ca <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80077c6:	2303      	movs	r3, #3
 80077c8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80077ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3710      	adds	r7, #16
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	460b      	mov	r3, r1
 80077de:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80077e0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	370c      	adds	r7, #12
 80077e6:	46bd      	mov	sp, r7
 80077e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ec:	4770      	bx	lr

080077ee <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80077ee:	b480      	push	{r7}
 80077f0:	b083      	sub	sp, #12
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	6078      	str	r0, [r7, #4]
 80077f6:	460b      	mov	r3, r1
 80077f8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80077fa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	370c      	adds	r7, #12
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr

08007808 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b086      	sub	sp, #24
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	460b      	mov	r3, r1
 8007812:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800781c:	2300      	movs	r3, #0
 800781e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	885b      	ldrh	r3, [r3, #2]
 8007824:	b29b      	uxth	r3, r3
 8007826:	68fa      	ldr	r2, [r7, #12]
 8007828:	7812      	ldrb	r2, [r2, #0]
 800782a:	4293      	cmp	r3, r2
 800782c:	d91f      	bls.n	800786e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007834:	e013      	b.n	800785e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007836:	f107 030a 	add.w	r3, r7, #10
 800783a:	4619      	mov	r1, r3
 800783c:	6978      	ldr	r0, [r7, #20]
 800783e:	f000 f81b 	bl	8007878 <USBD_GetNextDesc>
 8007842:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	785b      	ldrb	r3, [r3, #1]
 8007848:	2b05      	cmp	r3, #5
 800784a:	d108      	bne.n	800785e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	789b      	ldrb	r3, [r3, #2]
 8007854:	78fa      	ldrb	r2, [r7, #3]
 8007856:	429a      	cmp	r2, r3
 8007858:	d008      	beq.n	800786c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800785a:	2300      	movs	r3, #0
 800785c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	885b      	ldrh	r3, [r3, #2]
 8007862:	b29a      	uxth	r2, r3
 8007864:	897b      	ldrh	r3, [r7, #10]
 8007866:	429a      	cmp	r2, r3
 8007868:	d8e5      	bhi.n	8007836 <USBD_GetEpDesc+0x2e>
 800786a:	e000      	b.n	800786e <USBD_GetEpDesc+0x66>
          break;
 800786c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800786e:	693b      	ldr	r3, [r7, #16]
}
 8007870:	4618      	mov	r0, r3
 8007872:	3718      	adds	r7, #24
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007878:	b480      	push	{r7}
 800787a:	b085      	sub	sp, #20
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	881b      	ldrh	r3, [r3, #0]
 800788a:	68fa      	ldr	r2, [r7, #12]
 800788c:	7812      	ldrb	r2, [r2, #0]
 800788e:	4413      	add	r3, r2
 8007890:	b29a      	uxth	r2, r3
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	461a      	mov	r2, r3
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	4413      	add	r3, r2
 80078a0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80078a2:	68fb      	ldr	r3, [r7, #12]
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3714      	adds	r7, #20
 80078a8:	46bd      	mov	sp, r7
 80078aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ae:	4770      	bx	lr

080078b0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b087      	sub	sp, #28
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	781b      	ldrb	r3, [r3, #0]
 80078c0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	3301      	adds	r3, #1
 80078c6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	781b      	ldrb	r3, [r3, #0]
 80078cc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80078ce:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80078d2:	021b      	lsls	r3, r3, #8
 80078d4:	b21a      	sxth	r2, r3
 80078d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80078da:	4313      	orrs	r3, r2
 80078dc:	b21b      	sxth	r3, r3
 80078de:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80078e0:	89fb      	ldrh	r3, [r7, #14]
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	371c      	adds	r7, #28
 80078e6:	46bd      	mov	sp, r7
 80078e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ec:	4770      	bx	lr
	...

080078f0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b084      	sub	sp, #16
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
 80078f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80078fa:	2300      	movs	r3, #0
 80078fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	781b      	ldrb	r3, [r3, #0]
 8007902:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007906:	2b40      	cmp	r3, #64	@ 0x40
 8007908:	d005      	beq.n	8007916 <USBD_StdDevReq+0x26>
 800790a:	2b40      	cmp	r3, #64	@ 0x40
 800790c:	d857      	bhi.n	80079be <USBD_StdDevReq+0xce>
 800790e:	2b00      	cmp	r3, #0
 8007910:	d00f      	beq.n	8007932 <USBD_StdDevReq+0x42>
 8007912:	2b20      	cmp	r3, #32
 8007914:	d153      	bne.n	80079be <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	32ae      	adds	r2, #174	@ 0xae
 8007920:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	6839      	ldr	r1, [r7, #0]
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	4798      	blx	r3
 800792c:	4603      	mov	r3, r0
 800792e:	73fb      	strb	r3, [r7, #15]
      break;
 8007930:	e04a      	b.n	80079c8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	785b      	ldrb	r3, [r3, #1]
 8007936:	2b09      	cmp	r3, #9
 8007938:	d83b      	bhi.n	80079b2 <USBD_StdDevReq+0xc2>
 800793a:	a201      	add	r2, pc, #4	@ (adr r2, 8007940 <USBD_StdDevReq+0x50>)
 800793c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007940:	08007995 	.word	0x08007995
 8007944:	080079a9 	.word	0x080079a9
 8007948:	080079b3 	.word	0x080079b3
 800794c:	0800799f 	.word	0x0800799f
 8007950:	080079b3 	.word	0x080079b3
 8007954:	08007973 	.word	0x08007973
 8007958:	08007969 	.word	0x08007969
 800795c:	080079b3 	.word	0x080079b3
 8007960:	0800798b 	.word	0x0800798b
 8007964:	0800797d 	.word	0x0800797d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007968:	6839      	ldr	r1, [r7, #0]
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 fa3e 	bl	8007dec <USBD_GetDescriptor>
          break;
 8007970:	e024      	b.n	80079bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007972:	6839      	ldr	r1, [r7, #0]
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 fbcd 	bl	8008114 <USBD_SetAddress>
          break;
 800797a:	e01f      	b.n	80079bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800797c:	6839      	ldr	r1, [r7, #0]
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 fc0c 	bl	800819c <USBD_SetConfig>
 8007984:	4603      	mov	r3, r0
 8007986:	73fb      	strb	r3, [r7, #15]
          break;
 8007988:	e018      	b.n	80079bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800798a:	6839      	ldr	r1, [r7, #0]
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f000 fcaf 	bl	80082f0 <USBD_GetConfig>
          break;
 8007992:	e013      	b.n	80079bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007994:	6839      	ldr	r1, [r7, #0]
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 fce0 	bl	800835c <USBD_GetStatus>
          break;
 800799c:	e00e      	b.n	80079bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800799e:	6839      	ldr	r1, [r7, #0]
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f000 fd0f 	bl	80083c4 <USBD_SetFeature>
          break;
 80079a6:	e009      	b.n	80079bc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80079a8:	6839      	ldr	r1, [r7, #0]
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 fd33 	bl	8008416 <USBD_ClrFeature>
          break;
 80079b0:	e004      	b.n	80079bc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80079b2:	6839      	ldr	r1, [r7, #0]
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f000 fd8a 	bl	80084ce <USBD_CtlError>
          break;
 80079ba:	bf00      	nop
      }
      break;
 80079bc:	e004      	b.n	80079c8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80079be:	6839      	ldr	r1, [r7, #0]
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 fd84 	bl	80084ce <USBD_CtlError>
      break;
 80079c6:	bf00      	nop
  }

  return ret;
 80079c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3710      	adds	r7, #16
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
 80079d2:	bf00      	nop

080079d4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b084      	sub	sp, #16
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80079de:	2300      	movs	r3, #0
 80079e0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	781b      	ldrb	r3, [r3, #0]
 80079e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80079ea:	2b40      	cmp	r3, #64	@ 0x40
 80079ec:	d005      	beq.n	80079fa <USBD_StdItfReq+0x26>
 80079ee:	2b40      	cmp	r3, #64	@ 0x40
 80079f0:	d852      	bhi.n	8007a98 <USBD_StdItfReq+0xc4>
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d001      	beq.n	80079fa <USBD_StdItfReq+0x26>
 80079f6:	2b20      	cmp	r3, #32
 80079f8:	d14e      	bne.n	8007a98 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	3b01      	subs	r3, #1
 8007a04:	2b02      	cmp	r3, #2
 8007a06:	d840      	bhi.n	8007a8a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	889b      	ldrh	r3, [r3, #4]
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d836      	bhi.n	8007a80 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	889b      	ldrh	r3, [r3, #4]
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	4619      	mov	r1, r3
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f7ff feda 	bl	80077d4 <USBD_CoreFindIF>
 8007a20:	4603      	mov	r3, r0
 8007a22:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007a24:	7bbb      	ldrb	r3, [r7, #14]
 8007a26:	2bff      	cmp	r3, #255	@ 0xff
 8007a28:	d01d      	beq.n	8007a66 <USBD_StdItfReq+0x92>
 8007a2a:	7bbb      	ldrb	r3, [r7, #14]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d11a      	bne.n	8007a66 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007a30:	7bba      	ldrb	r2, [r7, #14]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	32ae      	adds	r2, #174	@ 0xae
 8007a36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d00f      	beq.n	8007a60 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007a40:	7bba      	ldrb	r2, [r7, #14]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007a48:	7bba      	ldrb	r2, [r7, #14]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	32ae      	adds	r2, #174	@ 0xae
 8007a4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a52:	689b      	ldr	r3, [r3, #8]
 8007a54:	6839      	ldr	r1, [r7, #0]
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	4798      	blx	r3
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007a5e:	e004      	b.n	8007a6a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007a60:	2303      	movs	r3, #3
 8007a62:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007a64:	e001      	b.n	8007a6a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007a66:	2303      	movs	r3, #3
 8007a68:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	88db      	ldrh	r3, [r3, #6]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d110      	bne.n	8007a94 <USBD_StdItfReq+0xc0>
 8007a72:	7bfb      	ldrb	r3, [r7, #15]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d10d      	bne.n	8007a94 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f000 fe06 	bl	800868a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007a7e:	e009      	b.n	8007a94 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007a80:	6839      	ldr	r1, [r7, #0]
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f000 fd23 	bl	80084ce <USBD_CtlError>
          break;
 8007a88:	e004      	b.n	8007a94 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007a8a:	6839      	ldr	r1, [r7, #0]
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f000 fd1e 	bl	80084ce <USBD_CtlError>
          break;
 8007a92:	e000      	b.n	8007a96 <USBD_StdItfReq+0xc2>
          break;
 8007a94:	bf00      	nop
      }
      break;
 8007a96:	e004      	b.n	8007aa2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007a98:	6839      	ldr	r1, [r7, #0]
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 fd17 	bl	80084ce <USBD_CtlError>
      break;
 8007aa0:	bf00      	nop
  }

  return ret;
 8007aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3710      	adds	r7, #16
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}

08007aac <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	889b      	ldrh	r3, [r3, #4]
 8007abe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	781b      	ldrb	r3, [r3, #0]
 8007ac4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ac8:	2b40      	cmp	r3, #64	@ 0x40
 8007aca:	d007      	beq.n	8007adc <USBD_StdEPReq+0x30>
 8007acc:	2b40      	cmp	r3, #64	@ 0x40
 8007ace:	f200 8181 	bhi.w	8007dd4 <USBD_StdEPReq+0x328>
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d02a      	beq.n	8007b2c <USBD_StdEPReq+0x80>
 8007ad6:	2b20      	cmp	r3, #32
 8007ad8:	f040 817c 	bne.w	8007dd4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007adc:	7bbb      	ldrb	r3, [r7, #14]
 8007ade:	4619      	mov	r1, r3
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f7ff fe84 	bl	80077ee <USBD_CoreFindEP>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007aea:	7b7b      	ldrb	r3, [r7, #13]
 8007aec:	2bff      	cmp	r3, #255	@ 0xff
 8007aee:	f000 8176 	beq.w	8007dde <USBD_StdEPReq+0x332>
 8007af2:	7b7b      	ldrb	r3, [r7, #13]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	f040 8172 	bne.w	8007dde <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007afa:	7b7a      	ldrb	r2, [r7, #13]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007b02:	7b7a      	ldrb	r2, [r7, #13]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	32ae      	adds	r2, #174	@ 0xae
 8007b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	f000 8165 	beq.w	8007dde <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007b14:	7b7a      	ldrb	r2, [r7, #13]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	32ae      	adds	r2, #174	@ 0xae
 8007b1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	6839      	ldr	r1, [r7, #0]
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	4798      	blx	r3
 8007b26:	4603      	mov	r3, r0
 8007b28:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007b2a:	e158      	b.n	8007dde <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	785b      	ldrb	r3, [r3, #1]
 8007b30:	2b03      	cmp	r3, #3
 8007b32:	d008      	beq.n	8007b46 <USBD_StdEPReq+0x9a>
 8007b34:	2b03      	cmp	r3, #3
 8007b36:	f300 8147 	bgt.w	8007dc8 <USBD_StdEPReq+0x31c>
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	f000 809b 	beq.w	8007c76 <USBD_StdEPReq+0x1ca>
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d03c      	beq.n	8007bbe <USBD_StdEPReq+0x112>
 8007b44:	e140      	b.n	8007dc8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b4c:	b2db      	uxtb	r3, r3
 8007b4e:	2b02      	cmp	r3, #2
 8007b50:	d002      	beq.n	8007b58 <USBD_StdEPReq+0xac>
 8007b52:	2b03      	cmp	r3, #3
 8007b54:	d016      	beq.n	8007b84 <USBD_StdEPReq+0xd8>
 8007b56:	e02c      	b.n	8007bb2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007b58:	7bbb      	ldrb	r3, [r7, #14]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d00d      	beq.n	8007b7a <USBD_StdEPReq+0xce>
 8007b5e:	7bbb      	ldrb	r3, [r7, #14]
 8007b60:	2b80      	cmp	r3, #128	@ 0x80
 8007b62:	d00a      	beq.n	8007b7a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b64:	7bbb      	ldrb	r3, [r7, #14]
 8007b66:	4619      	mov	r1, r3
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f001 f9f9 	bl	8008f60 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007b6e:	2180      	movs	r1, #128	@ 0x80
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f001 f9f5 	bl	8008f60 <USBD_LL_StallEP>
 8007b76:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007b78:	e020      	b.n	8007bbc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007b7a:	6839      	ldr	r1, [r7, #0]
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f000 fca6 	bl	80084ce <USBD_CtlError>
              break;
 8007b82:	e01b      	b.n	8007bbc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	885b      	ldrh	r3, [r3, #2]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d10e      	bne.n	8007baa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007b8c:	7bbb      	ldrb	r3, [r7, #14]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d00b      	beq.n	8007baa <USBD_StdEPReq+0xfe>
 8007b92:	7bbb      	ldrb	r3, [r7, #14]
 8007b94:	2b80      	cmp	r3, #128	@ 0x80
 8007b96:	d008      	beq.n	8007baa <USBD_StdEPReq+0xfe>
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	88db      	ldrh	r3, [r3, #6]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d104      	bne.n	8007baa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ba0:	7bbb      	ldrb	r3, [r7, #14]
 8007ba2:	4619      	mov	r1, r3
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f001 f9db 	bl	8008f60 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f000 fd6d 	bl	800868a <USBD_CtlSendStatus>

              break;
 8007bb0:	e004      	b.n	8007bbc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007bb2:	6839      	ldr	r1, [r7, #0]
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f000 fc8a 	bl	80084ce <USBD_CtlError>
              break;
 8007bba:	bf00      	nop
          }
          break;
 8007bbc:	e109      	b.n	8007dd2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	2b02      	cmp	r3, #2
 8007bc8:	d002      	beq.n	8007bd0 <USBD_StdEPReq+0x124>
 8007bca:	2b03      	cmp	r3, #3
 8007bcc:	d016      	beq.n	8007bfc <USBD_StdEPReq+0x150>
 8007bce:	e04b      	b.n	8007c68 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007bd0:	7bbb      	ldrb	r3, [r7, #14]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d00d      	beq.n	8007bf2 <USBD_StdEPReq+0x146>
 8007bd6:	7bbb      	ldrb	r3, [r7, #14]
 8007bd8:	2b80      	cmp	r3, #128	@ 0x80
 8007bda:	d00a      	beq.n	8007bf2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007bdc:	7bbb      	ldrb	r3, [r7, #14]
 8007bde:	4619      	mov	r1, r3
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f001 f9bd 	bl	8008f60 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007be6:	2180      	movs	r1, #128	@ 0x80
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f001 f9b9 	bl	8008f60 <USBD_LL_StallEP>
 8007bee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007bf0:	e040      	b.n	8007c74 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007bf2:	6839      	ldr	r1, [r7, #0]
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f000 fc6a 	bl	80084ce <USBD_CtlError>
              break;
 8007bfa:	e03b      	b.n	8007c74 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	885b      	ldrh	r3, [r3, #2]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d136      	bne.n	8007c72 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007c04:	7bbb      	ldrb	r3, [r7, #14]
 8007c06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d004      	beq.n	8007c18 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007c0e:	7bbb      	ldrb	r3, [r7, #14]
 8007c10:	4619      	mov	r1, r3
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f001 f9c3 	bl	8008f9e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 fd36 	bl	800868a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007c1e:	7bbb      	ldrb	r3, [r7, #14]
 8007c20:	4619      	mov	r1, r3
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f7ff fde3 	bl	80077ee <USBD_CoreFindEP>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007c2c:	7b7b      	ldrb	r3, [r7, #13]
 8007c2e:	2bff      	cmp	r3, #255	@ 0xff
 8007c30:	d01f      	beq.n	8007c72 <USBD_StdEPReq+0x1c6>
 8007c32:	7b7b      	ldrb	r3, [r7, #13]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d11c      	bne.n	8007c72 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007c38:	7b7a      	ldrb	r2, [r7, #13]
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007c40:	7b7a      	ldrb	r2, [r7, #13]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	32ae      	adds	r2, #174	@ 0xae
 8007c46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d010      	beq.n	8007c72 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007c50:	7b7a      	ldrb	r2, [r7, #13]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	32ae      	adds	r2, #174	@ 0xae
 8007c56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	6839      	ldr	r1, [r7, #0]
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	4798      	blx	r3
 8007c62:	4603      	mov	r3, r0
 8007c64:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007c66:	e004      	b.n	8007c72 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007c68:	6839      	ldr	r1, [r7, #0]
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 fc2f 	bl	80084ce <USBD_CtlError>
              break;
 8007c70:	e000      	b.n	8007c74 <USBD_StdEPReq+0x1c8>
              break;
 8007c72:	bf00      	nop
          }
          break;
 8007c74:	e0ad      	b.n	8007dd2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c7c:	b2db      	uxtb	r3, r3
 8007c7e:	2b02      	cmp	r3, #2
 8007c80:	d002      	beq.n	8007c88 <USBD_StdEPReq+0x1dc>
 8007c82:	2b03      	cmp	r3, #3
 8007c84:	d033      	beq.n	8007cee <USBD_StdEPReq+0x242>
 8007c86:	e099      	b.n	8007dbc <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c88:	7bbb      	ldrb	r3, [r7, #14]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d007      	beq.n	8007c9e <USBD_StdEPReq+0x1f2>
 8007c8e:	7bbb      	ldrb	r3, [r7, #14]
 8007c90:	2b80      	cmp	r3, #128	@ 0x80
 8007c92:	d004      	beq.n	8007c9e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007c94:	6839      	ldr	r1, [r7, #0]
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f000 fc19 	bl	80084ce <USBD_CtlError>
                break;
 8007c9c:	e093      	b.n	8007dc6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c9e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	da0b      	bge.n	8007cbe <USBD_StdEPReq+0x212>
 8007ca6:	7bbb      	ldrb	r3, [r7, #14]
 8007ca8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007cac:	4613      	mov	r3, r2
 8007cae:	009b      	lsls	r3, r3, #2
 8007cb0:	4413      	add	r3, r2
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	3310      	adds	r3, #16
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	4413      	add	r3, r2
 8007cba:	3304      	adds	r3, #4
 8007cbc:	e00b      	b.n	8007cd6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007cbe:	7bbb      	ldrb	r3, [r7, #14]
 8007cc0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007cc4:	4613      	mov	r3, r2
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	4413      	add	r3, r2
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	4413      	add	r3, r2
 8007cd4:	3304      	adds	r3, #4
 8007cd6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	330e      	adds	r3, #14
 8007ce2:	2202      	movs	r2, #2
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 fc6e 	bl	80085c8 <USBD_CtlSendData>
              break;
 8007cec:	e06b      	b.n	8007dc6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007cee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	da11      	bge.n	8007d1a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007cf6:	7bbb      	ldrb	r3, [r7, #14]
 8007cf8:	f003 020f 	and.w	r2, r3, #15
 8007cfc:	6879      	ldr	r1, [r7, #4]
 8007cfe:	4613      	mov	r3, r2
 8007d00:	009b      	lsls	r3, r3, #2
 8007d02:	4413      	add	r3, r2
 8007d04:	009b      	lsls	r3, r3, #2
 8007d06:	440b      	add	r3, r1
 8007d08:	3323      	adds	r3, #35	@ 0x23
 8007d0a:	781b      	ldrb	r3, [r3, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d117      	bne.n	8007d40 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007d10:	6839      	ldr	r1, [r7, #0]
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f000 fbdb 	bl	80084ce <USBD_CtlError>
                  break;
 8007d18:	e055      	b.n	8007dc6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007d1a:	7bbb      	ldrb	r3, [r7, #14]
 8007d1c:	f003 020f 	and.w	r2, r3, #15
 8007d20:	6879      	ldr	r1, [r7, #4]
 8007d22:	4613      	mov	r3, r2
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	4413      	add	r3, r2
 8007d28:	009b      	lsls	r3, r3, #2
 8007d2a:	440b      	add	r3, r1
 8007d2c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007d30:	781b      	ldrb	r3, [r3, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d104      	bne.n	8007d40 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007d36:	6839      	ldr	r1, [r7, #0]
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 fbc8 	bl	80084ce <USBD_CtlError>
                  break;
 8007d3e:	e042      	b.n	8007dc6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	da0b      	bge.n	8007d60 <USBD_StdEPReq+0x2b4>
 8007d48:	7bbb      	ldrb	r3, [r7, #14]
 8007d4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007d4e:	4613      	mov	r3, r2
 8007d50:	009b      	lsls	r3, r3, #2
 8007d52:	4413      	add	r3, r2
 8007d54:	009b      	lsls	r3, r3, #2
 8007d56:	3310      	adds	r3, #16
 8007d58:	687a      	ldr	r2, [r7, #4]
 8007d5a:	4413      	add	r3, r2
 8007d5c:	3304      	adds	r3, #4
 8007d5e:	e00b      	b.n	8007d78 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007d60:	7bbb      	ldrb	r3, [r7, #14]
 8007d62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d66:	4613      	mov	r3, r2
 8007d68:	009b      	lsls	r3, r3, #2
 8007d6a:	4413      	add	r3, r2
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007d72:	687a      	ldr	r2, [r7, #4]
 8007d74:	4413      	add	r3, r2
 8007d76:	3304      	adds	r3, #4
 8007d78:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007d7a:	7bbb      	ldrb	r3, [r7, #14]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d002      	beq.n	8007d86 <USBD_StdEPReq+0x2da>
 8007d80:	7bbb      	ldrb	r3, [r7, #14]
 8007d82:	2b80      	cmp	r3, #128	@ 0x80
 8007d84:	d103      	bne.n	8007d8e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	739a      	strb	r2, [r3, #14]
 8007d8c:	e00e      	b.n	8007dac <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007d8e:	7bbb      	ldrb	r3, [r7, #14]
 8007d90:	4619      	mov	r1, r3
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f001 f922 	bl	8008fdc <USBD_LL_IsStallEP>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d003      	beq.n	8007da6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	2201      	movs	r2, #1
 8007da2:	739a      	strb	r2, [r3, #14]
 8007da4:	e002      	b.n	8007dac <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	2200      	movs	r2, #0
 8007daa:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	330e      	adds	r3, #14
 8007db0:	2202      	movs	r2, #2
 8007db2:	4619      	mov	r1, r3
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f000 fc07 	bl	80085c8 <USBD_CtlSendData>
              break;
 8007dba:	e004      	b.n	8007dc6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8007dbc:	6839      	ldr	r1, [r7, #0]
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f000 fb85 	bl	80084ce <USBD_CtlError>
              break;
 8007dc4:	bf00      	nop
          }
          break;
 8007dc6:	e004      	b.n	8007dd2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8007dc8:	6839      	ldr	r1, [r7, #0]
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f000 fb7f 	bl	80084ce <USBD_CtlError>
          break;
 8007dd0:	bf00      	nop
      }
      break;
 8007dd2:	e005      	b.n	8007de0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8007dd4:	6839      	ldr	r1, [r7, #0]
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 fb79 	bl	80084ce <USBD_CtlError>
      break;
 8007ddc:	e000      	b.n	8007de0 <USBD_StdEPReq+0x334>
      break;
 8007dde:	bf00      	nop
  }

  return ret;
 8007de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3710      	adds	r7, #16
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
	...

08007dec <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b084      	sub	sp, #16
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
 8007df4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007df6:	2300      	movs	r3, #0
 8007df8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	885b      	ldrh	r3, [r3, #2]
 8007e06:	0a1b      	lsrs	r3, r3, #8
 8007e08:	b29b      	uxth	r3, r3
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	2b0e      	cmp	r3, #14
 8007e0e:	f200 8152 	bhi.w	80080b6 <USBD_GetDescriptor+0x2ca>
 8007e12:	a201      	add	r2, pc, #4	@ (adr r2, 8007e18 <USBD_GetDescriptor+0x2c>)
 8007e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e18:	08007e89 	.word	0x08007e89
 8007e1c:	08007ea1 	.word	0x08007ea1
 8007e20:	08007ee1 	.word	0x08007ee1
 8007e24:	080080b7 	.word	0x080080b7
 8007e28:	080080b7 	.word	0x080080b7
 8007e2c:	08008057 	.word	0x08008057
 8007e30:	08008083 	.word	0x08008083
 8007e34:	080080b7 	.word	0x080080b7
 8007e38:	080080b7 	.word	0x080080b7
 8007e3c:	080080b7 	.word	0x080080b7
 8007e40:	080080b7 	.word	0x080080b7
 8007e44:	080080b7 	.word	0x080080b7
 8007e48:	080080b7 	.word	0x080080b7
 8007e4c:	080080b7 	.word	0x080080b7
 8007e50:	08007e55 	.word	0x08007e55
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e5a:	69db      	ldr	r3, [r3, #28]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00b      	beq.n	8007e78 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e66:	69db      	ldr	r3, [r3, #28]
 8007e68:	687a      	ldr	r2, [r7, #4]
 8007e6a:	7c12      	ldrb	r2, [r2, #16]
 8007e6c:	f107 0108 	add.w	r1, r7, #8
 8007e70:	4610      	mov	r0, r2
 8007e72:	4798      	blx	r3
 8007e74:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007e76:	e126      	b.n	80080c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007e78:	6839      	ldr	r1, [r7, #0]
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 fb27 	bl	80084ce <USBD_CtlError>
        err++;
 8007e80:	7afb      	ldrb	r3, [r7, #11]
 8007e82:	3301      	adds	r3, #1
 8007e84:	72fb      	strb	r3, [r7, #11]
      break;
 8007e86:	e11e      	b.n	80080c6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	7c12      	ldrb	r2, [r2, #16]
 8007e94:	f107 0108 	add.w	r1, r7, #8
 8007e98:	4610      	mov	r0, r2
 8007e9a:	4798      	blx	r3
 8007e9c:	60f8      	str	r0, [r7, #12]
      break;
 8007e9e:	e112      	b.n	80080c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	7c1b      	ldrb	r3, [r3, #16]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d10d      	bne.n	8007ec4 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eb0:	f107 0208 	add.w	r2, r7, #8
 8007eb4:	4610      	mov	r0, r2
 8007eb6:	4798      	blx	r3
 8007eb8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	3301      	adds	r3, #1
 8007ebe:	2202      	movs	r2, #2
 8007ec0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007ec2:	e100      	b.n	80080c6 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ecc:	f107 0208 	add.w	r2, r7, #8
 8007ed0:	4610      	mov	r0, r2
 8007ed2:	4798      	blx	r3
 8007ed4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	3301      	adds	r3, #1
 8007eda:	2202      	movs	r2, #2
 8007edc:	701a      	strb	r2, [r3, #0]
      break;
 8007ede:	e0f2      	b.n	80080c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	885b      	ldrh	r3, [r3, #2]
 8007ee4:	b2db      	uxtb	r3, r3
 8007ee6:	2b05      	cmp	r3, #5
 8007ee8:	f200 80ac 	bhi.w	8008044 <USBD_GetDescriptor+0x258>
 8007eec:	a201      	add	r2, pc, #4	@ (adr r2, 8007ef4 <USBD_GetDescriptor+0x108>)
 8007eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ef2:	bf00      	nop
 8007ef4:	08007f0d 	.word	0x08007f0d
 8007ef8:	08007f41 	.word	0x08007f41
 8007efc:	08007f75 	.word	0x08007f75
 8007f00:	08007fa9 	.word	0x08007fa9
 8007f04:	08007fdd 	.word	0x08007fdd
 8007f08:	08008011 	.word	0x08008011
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d00b      	beq.n	8007f30 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	7c12      	ldrb	r2, [r2, #16]
 8007f24:	f107 0108 	add.w	r1, r7, #8
 8007f28:	4610      	mov	r0, r2
 8007f2a:	4798      	blx	r3
 8007f2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f2e:	e091      	b.n	8008054 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007f30:	6839      	ldr	r1, [r7, #0]
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f000 facb 	bl	80084ce <USBD_CtlError>
            err++;
 8007f38:	7afb      	ldrb	r3, [r7, #11]
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	72fb      	strb	r3, [r7, #11]
          break;
 8007f3e:	e089      	b.n	8008054 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d00b      	beq.n	8007f64 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	687a      	ldr	r2, [r7, #4]
 8007f56:	7c12      	ldrb	r2, [r2, #16]
 8007f58:	f107 0108 	add.w	r1, r7, #8
 8007f5c:	4610      	mov	r0, r2
 8007f5e:	4798      	blx	r3
 8007f60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f62:	e077      	b.n	8008054 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007f64:	6839      	ldr	r1, [r7, #0]
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 fab1 	bl	80084ce <USBD_CtlError>
            err++;
 8007f6c:	7afb      	ldrb	r3, [r7, #11]
 8007f6e:	3301      	adds	r3, #1
 8007f70:	72fb      	strb	r3, [r7, #11]
          break;
 8007f72:	e06f      	b.n	8008054 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f7a:	68db      	ldr	r3, [r3, #12]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d00b      	beq.n	8007f98 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f86:	68db      	ldr	r3, [r3, #12]
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	7c12      	ldrb	r2, [r2, #16]
 8007f8c:	f107 0108 	add.w	r1, r7, #8
 8007f90:	4610      	mov	r0, r2
 8007f92:	4798      	blx	r3
 8007f94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f96:	e05d      	b.n	8008054 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007f98:	6839      	ldr	r1, [r7, #0]
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 fa97 	bl	80084ce <USBD_CtlError>
            err++;
 8007fa0:	7afb      	ldrb	r3, [r7, #11]
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	72fb      	strb	r3, [r7, #11]
          break;
 8007fa6:	e055      	b.n	8008054 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fae:	691b      	ldr	r3, [r3, #16]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d00b      	beq.n	8007fcc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fba:	691b      	ldr	r3, [r3, #16]
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	7c12      	ldrb	r2, [r2, #16]
 8007fc0:	f107 0108 	add.w	r1, r7, #8
 8007fc4:	4610      	mov	r0, r2
 8007fc6:	4798      	blx	r3
 8007fc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007fca:	e043      	b.n	8008054 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007fcc:	6839      	ldr	r1, [r7, #0]
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	f000 fa7d 	bl	80084ce <USBD_CtlError>
            err++;
 8007fd4:	7afb      	ldrb	r3, [r7, #11]
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	72fb      	strb	r3, [r7, #11]
          break;
 8007fda:	e03b      	b.n	8008054 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fe2:	695b      	ldr	r3, [r3, #20]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d00b      	beq.n	8008000 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fee:	695b      	ldr	r3, [r3, #20]
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	7c12      	ldrb	r2, [r2, #16]
 8007ff4:	f107 0108 	add.w	r1, r7, #8
 8007ff8:	4610      	mov	r0, r2
 8007ffa:	4798      	blx	r3
 8007ffc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ffe:	e029      	b.n	8008054 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008000:	6839      	ldr	r1, [r7, #0]
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f000 fa63 	bl	80084ce <USBD_CtlError>
            err++;
 8008008:	7afb      	ldrb	r3, [r7, #11]
 800800a:	3301      	adds	r3, #1
 800800c:	72fb      	strb	r3, [r7, #11]
          break;
 800800e:	e021      	b.n	8008054 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008016:	699b      	ldr	r3, [r3, #24]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d00b      	beq.n	8008034 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008022:	699b      	ldr	r3, [r3, #24]
 8008024:	687a      	ldr	r2, [r7, #4]
 8008026:	7c12      	ldrb	r2, [r2, #16]
 8008028:	f107 0108 	add.w	r1, r7, #8
 800802c:	4610      	mov	r0, r2
 800802e:	4798      	blx	r3
 8008030:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008032:	e00f      	b.n	8008054 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008034:	6839      	ldr	r1, [r7, #0]
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f000 fa49 	bl	80084ce <USBD_CtlError>
            err++;
 800803c:	7afb      	ldrb	r3, [r7, #11]
 800803e:	3301      	adds	r3, #1
 8008040:	72fb      	strb	r3, [r7, #11]
          break;
 8008042:	e007      	b.n	8008054 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008044:	6839      	ldr	r1, [r7, #0]
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f000 fa41 	bl	80084ce <USBD_CtlError>
          err++;
 800804c:	7afb      	ldrb	r3, [r7, #11]
 800804e:	3301      	adds	r3, #1
 8008050:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008052:	bf00      	nop
      }
      break;
 8008054:	e037      	b.n	80080c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	7c1b      	ldrb	r3, [r3, #16]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d109      	bne.n	8008072 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008066:	f107 0208 	add.w	r2, r7, #8
 800806a:	4610      	mov	r0, r2
 800806c:	4798      	blx	r3
 800806e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008070:	e029      	b.n	80080c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008072:	6839      	ldr	r1, [r7, #0]
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f000 fa2a 	bl	80084ce <USBD_CtlError>
        err++;
 800807a:	7afb      	ldrb	r3, [r7, #11]
 800807c:	3301      	adds	r3, #1
 800807e:	72fb      	strb	r3, [r7, #11]
      break;
 8008080:	e021      	b.n	80080c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	7c1b      	ldrb	r3, [r3, #16]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d10d      	bne.n	80080a6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008092:	f107 0208 	add.w	r2, r7, #8
 8008096:	4610      	mov	r0, r2
 8008098:	4798      	blx	r3
 800809a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	3301      	adds	r3, #1
 80080a0:	2207      	movs	r2, #7
 80080a2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80080a4:	e00f      	b.n	80080c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80080a6:	6839      	ldr	r1, [r7, #0]
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f000 fa10 	bl	80084ce <USBD_CtlError>
        err++;
 80080ae:	7afb      	ldrb	r3, [r7, #11]
 80080b0:	3301      	adds	r3, #1
 80080b2:	72fb      	strb	r3, [r7, #11]
      break;
 80080b4:	e007      	b.n	80080c6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80080b6:	6839      	ldr	r1, [r7, #0]
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 fa08 	bl	80084ce <USBD_CtlError>
      err++;
 80080be:	7afb      	ldrb	r3, [r7, #11]
 80080c0:	3301      	adds	r3, #1
 80080c2:	72fb      	strb	r3, [r7, #11]
      break;
 80080c4:	bf00      	nop
  }

  if (err != 0U)
 80080c6:	7afb      	ldrb	r3, [r7, #11]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d11e      	bne.n	800810a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	88db      	ldrh	r3, [r3, #6]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d016      	beq.n	8008102 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80080d4:	893b      	ldrh	r3, [r7, #8]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d00e      	beq.n	80080f8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	88da      	ldrh	r2, [r3, #6]
 80080de:	893b      	ldrh	r3, [r7, #8]
 80080e0:	4293      	cmp	r3, r2
 80080e2:	bf28      	it	cs
 80080e4:	4613      	movcs	r3, r2
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80080ea:	893b      	ldrh	r3, [r7, #8]
 80080ec:	461a      	mov	r2, r3
 80080ee:	68f9      	ldr	r1, [r7, #12]
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 fa69 	bl	80085c8 <USBD_CtlSendData>
 80080f6:	e009      	b.n	800810c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80080f8:	6839      	ldr	r1, [r7, #0]
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f000 f9e7 	bl	80084ce <USBD_CtlError>
 8008100:	e004      	b.n	800810c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 fac1 	bl	800868a <USBD_CtlSendStatus>
 8008108:	e000      	b.n	800810c <USBD_GetDescriptor+0x320>
    return;
 800810a:	bf00      	nop
  }
}
 800810c:	3710      	adds	r7, #16
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}
 8008112:	bf00      	nop

08008114 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b084      	sub	sp, #16
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	889b      	ldrh	r3, [r3, #4]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d131      	bne.n	800818a <USBD_SetAddress+0x76>
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	88db      	ldrh	r3, [r3, #6]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d12d      	bne.n	800818a <USBD_SetAddress+0x76>
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	885b      	ldrh	r3, [r3, #2]
 8008132:	2b7f      	cmp	r3, #127	@ 0x7f
 8008134:	d829      	bhi.n	800818a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	885b      	ldrh	r3, [r3, #2]
 800813a:	b2db      	uxtb	r3, r3
 800813c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008140:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008148:	b2db      	uxtb	r3, r3
 800814a:	2b03      	cmp	r3, #3
 800814c:	d104      	bne.n	8008158 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800814e:	6839      	ldr	r1, [r7, #0]
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f000 f9bc 	bl	80084ce <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008156:	e01d      	b.n	8008194 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	7bfa      	ldrb	r2, [r7, #15]
 800815c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008160:	7bfb      	ldrb	r3, [r7, #15]
 8008162:	4619      	mov	r1, r3
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f000 ff65 	bl	8009034 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 fa8d 	bl	800868a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008170:	7bfb      	ldrb	r3, [r7, #15]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d004      	beq.n	8008180 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2202      	movs	r2, #2
 800817a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800817e:	e009      	b.n	8008194 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2201      	movs	r2, #1
 8008184:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008188:	e004      	b.n	8008194 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800818a:	6839      	ldr	r1, [r7, #0]
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 f99e 	bl	80084ce <USBD_CtlError>
  }
}
 8008192:	bf00      	nop
 8008194:	bf00      	nop
 8008196:	3710      	adds	r7, #16
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}

0800819c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b084      	sub	sp, #16
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
 80081a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80081a6:	2300      	movs	r3, #0
 80081a8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	885b      	ldrh	r3, [r3, #2]
 80081ae:	b2da      	uxtb	r2, r3
 80081b0:	4b4e      	ldr	r3, [pc, #312]	@ (80082ec <USBD_SetConfig+0x150>)
 80081b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80081b4:	4b4d      	ldr	r3, [pc, #308]	@ (80082ec <USBD_SetConfig+0x150>)
 80081b6:	781b      	ldrb	r3, [r3, #0]
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d905      	bls.n	80081c8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80081bc:	6839      	ldr	r1, [r7, #0]
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f000 f985 	bl	80084ce <USBD_CtlError>
    return USBD_FAIL;
 80081c4:	2303      	movs	r3, #3
 80081c6:	e08c      	b.n	80082e2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	2b02      	cmp	r3, #2
 80081d2:	d002      	beq.n	80081da <USBD_SetConfig+0x3e>
 80081d4:	2b03      	cmp	r3, #3
 80081d6:	d029      	beq.n	800822c <USBD_SetConfig+0x90>
 80081d8:	e075      	b.n	80082c6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80081da:	4b44      	ldr	r3, [pc, #272]	@ (80082ec <USBD_SetConfig+0x150>)
 80081dc:	781b      	ldrb	r3, [r3, #0]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d020      	beq.n	8008224 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80081e2:	4b42      	ldr	r3, [pc, #264]	@ (80082ec <USBD_SetConfig+0x150>)
 80081e4:	781b      	ldrb	r3, [r3, #0]
 80081e6:	461a      	mov	r2, r3
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80081ec:	4b3f      	ldr	r3, [pc, #252]	@ (80082ec <USBD_SetConfig+0x150>)
 80081ee:	781b      	ldrb	r3, [r3, #0]
 80081f0:	4619      	mov	r1, r3
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f7fe ffa3 	bl	800713e <USBD_SetClassConfig>
 80081f8:	4603      	mov	r3, r0
 80081fa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80081fc:	7bfb      	ldrb	r3, [r7, #15]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d008      	beq.n	8008214 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008202:	6839      	ldr	r1, [r7, #0]
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 f962 	bl	80084ce <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2202      	movs	r2, #2
 800820e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008212:	e065      	b.n	80082e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 fa38 	bl	800868a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2203      	movs	r2, #3
 800821e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008222:	e05d      	b.n	80082e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008224:	6878      	ldr	r0, [r7, #4]
 8008226:	f000 fa30 	bl	800868a <USBD_CtlSendStatus>
      break;
 800822a:	e059      	b.n	80082e0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800822c:	4b2f      	ldr	r3, [pc, #188]	@ (80082ec <USBD_SetConfig+0x150>)
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d112      	bne.n	800825a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2202      	movs	r2, #2
 8008238:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800823c:	4b2b      	ldr	r3, [pc, #172]	@ (80082ec <USBD_SetConfig+0x150>)
 800823e:	781b      	ldrb	r3, [r3, #0]
 8008240:	461a      	mov	r2, r3
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008246:	4b29      	ldr	r3, [pc, #164]	@ (80082ec <USBD_SetConfig+0x150>)
 8008248:	781b      	ldrb	r3, [r3, #0]
 800824a:	4619      	mov	r1, r3
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f7fe ff92 	bl	8007176 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f000 fa19 	bl	800868a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008258:	e042      	b.n	80082e0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800825a:	4b24      	ldr	r3, [pc, #144]	@ (80082ec <USBD_SetConfig+0x150>)
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	461a      	mov	r2, r3
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	429a      	cmp	r2, r3
 8008266:	d02a      	beq.n	80082be <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	b2db      	uxtb	r3, r3
 800826e:	4619      	mov	r1, r3
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f7fe ff80 	bl	8007176 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008276:	4b1d      	ldr	r3, [pc, #116]	@ (80082ec <USBD_SetConfig+0x150>)
 8008278:	781b      	ldrb	r3, [r3, #0]
 800827a:	461a      	mov	r2, r3
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008280:	4b1a      	ldr	r3, [pc, #104]	@ (80082ec <USBD_SetConfig+0x150>)
 8008282:	781b      	ldrb	r3, [r3, #0]
 8008284:	4619      	mov	r1, r3
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f7fe ff59 	bl	800713e <USBD_SetClassConfig>
 800828c:	4603      	mov	r3, r0
 800828e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008290:	7bfb      	ldrb	r3, [r7, #15]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d00f      	beq.n	80082b6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008296:	6839      	ldr	r1, [r7, #0]
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	f000 f918 	bl	80084ce <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	b2db      	uxtb	r3, r3
 80082a4:	4619      	mov	r1, r3
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f7fe ff65 	bl	8007176 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2202      	movs	r2, #2
 80082b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80082b4:	e014      	b.n	80082e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 f9e7 	bl	800868a <USBD_CtlSendStatus>
      break;
 80082bc:	e010      	b.n	80082e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f9e3 	bl	800868a <USBD_CtlSendStatus>
      break;
 80082c4:	e00c      	b.n	80082e0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80082c6:	6839      	ldr	r1, [r7, #0]
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 f900 	bl	80084ce <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80082ce:	4b07      	ldr	r3, [pc, #28]	@ (80082ec <USBD_SetConfig+0x150>)
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	4619      	mov	r1, r3
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f7fe ff4e 	bl	8007176 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80082da:	2303      	movs	r3, #3
 80082dc:	73fb      	strb	r3, [r7, #15]
      break;
 80082de:	bf00      	nop
  }

  return ret;
 80082e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3710      	adds	r7, #16
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	2000028c 	.word	0x2000028c

080082f0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b082      	sub	sp, #8
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	88db      	ldrh	r3, [r3, #6]
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d004      	beq.n	800830c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008302:	6839      	ldr	r1, [r7, #0]
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f000 f8e2 	bl	80084ce <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800830a:	e023      	b.n	8008354 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008312:	b2db      	uxtb	r3, r3
 8008314:	2b02      	cmp	r3, #2
 8008316:	dc02      	bgt.n	800831e <USBD_GetConfig+0x2e>
 8008318:	2b00      	cmp	r3, #0
 800831a:	dc03      	bgt.n	8008324 <USBD_GetConfig+0x34>
 800831c:	e015      	b.n	800834a <USBD_GetConfig+0x5a>
 800831e:	2b03      	cmp	r3, #3
 8008320:	d00b      	beq.n	800833a <USBD_GetConfig+0x4a>
 8008322:	e012      	b.n	800834a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2200      	movs	r2, #0
 8008328:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	3308      	adds	r3, #8
 800832e:	2201      	movs	r2, #1
 8008330:	4619      	mov	r1, r3
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 f948 	bl	80085c8 <USBD_CtlSendData>
        break;
 8008338:	e00c      	b.n	8008354 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	3304      	adds	r3, #4
 800833e:	2201      	movs	r2, #1
 8008340:	4619      	mov	r1, r3
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f000 f940 	bl	80085c8 <USBD_CtlSendData>
        break;
 8008348:	e004      	b.n	8008354 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800834a:	6839      	ldr	r1, [r7, #0]
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 f8be 	bl	80084ce <USBD_CtlError>
        break;
 8008352:	bf00      	nop
}
 8008354:	bf00      	nop
 8008356:	3708      	adds	r7, #8
 8008358:	46bd      	mov	sp, r7
 800835a:	bd80      	pop	{r7, pc}

0800835c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b082      	sub	sp, #8
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
 8008364:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800836c:	b2db      	uxtb	r3, r3
 800836e:	3b01      	subs	r3, #1
 8008370:	2b02      	cmp	r3, #2
 8008372:	d81e      	bhi.n	80083b2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	88db      	ldrh	r3, [r3, #6]
 8008378:	2b02      	cmp	r3, #2
 800837a:	d004      	beq.n	8008386 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800837c:	6839      	ldr	r1, [r7, #0]
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f000 f8a5 	bl	80084ce <USBD_CtlError>
        break;
 8008384:	e01a      	b.n	80083bc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2201      	movs	r2, #1
 800838a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008392:	2b00      	cmp	r3, #0
 8008394:	d005      	beq.n	80083a2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	68db      	ldr	r3, [r3, #12]
 800839a:	f043 0202 	orr.w	r2, r3, #2
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	330c      	adds	r3, #12
 80083a6:	2202      	movs	r2, #2
 80083a8:	4619      	mov	r1, r3
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f000 f90c 	bl	80085c8 <USBD_CtlSendData>
      break;
 80083b0:	e004      	b.n	80083bc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80083b2:	6839      	ldr	r1, [r7, #0]
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f000 f88a 	bl	80084ce <USBD_CtlError>
      break;
 80083ba:	bf00      	nop
  }
}
 80083bc:	bf00      	nop
 80083be:	3708      	adds	r7, #8
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}

080083c4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b082      	sub	sp, #8
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	885b      	ldrh	r3, [r3, #2]
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d107      	bne.n	80083e6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2201      	movs	r2, #1
 80083da:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 f953 	bl	800868a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80083e4:	e013      	b.n	800840e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	885b      	ldrh	r3, [r3, #2]
 80083ea:	2b02      	cmp	r3, #2
 80083ec:	d10b      	bne.n	8008406 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	889b      	ldrh	r3, [r3, #4]
 80083f2:	0a1b      	lsrs	r3, r3, #8
 80083f4:	b29b      	uxth	r3, r3
 80083f6:	b2da      	uxtb	r2, r3
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 f943 	bl	800868a <USBD_CtlSendStatus>
}
 8008404:	e003      	b.n	800840e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008406:	6839      	ldr	r1, [r7, #0]
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 f860 	bl	80084ce <USBD_CtlError>
}
 800840e:	bf00      	nop
 8008410:	3708      	adds	r7, #8
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}

08008416 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008416:	b580      	push	{r7, lr}
 8008418:	b082      	sub	sp, #8
 800841a:	af00      	add	r7, sp, #0
 800841c:	6078      	str	r0, [r7, #4]
 800841e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008426:	b2db      	uxtb	r3, r3
 8008428:	3b01      	subs	r3, #1
 800842a:	2b02      	cmp	r3, #2
 800842c:	d80b      	bhi.n	8008446 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	885b      	ldrh	r3, [r3, #2]
 8008432:	2b01      	cmp	r3, #1
 8008434:	d10c      	bne.n	8008450 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2200      	movs	r2, #0
 800843a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f923 	bl	800868a <USBD_CtlSendStatus>
      }
      break;
 8008444:	e004      	b.n	8008450 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008446:	6839      	ldr	r1, [r7, #0]
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f000 f840 	bl	80084ce <USBD_CtlError>
      break;
 800844e:	e000      	b.n	8008452 <USBD_ClrFeature+0x3c>
      break;
 8008450:	bf00      	nop
  }
}
 8008452:	bf00      	nop
 8008454:	3708      	adds	r7, #8
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}

0800845a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800845a:	b580      	push	{r7, lr}
 800845c:	b084      	sub	sp, #16
 800845e:	af00      	add	r7, sp, #0
 8008460:	6078      	str	r0, [r7, #4]
 8008462:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	781a      	ldrb	r2, [r3, #0]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	3301      	adds	r3, #1
 8008474:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	781a      	ldrb	r2, [r3, #0]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	3301      	adds	r3, #1
 8008482:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008484:	68f8      	ldr	r0, [r7, #12]
 8008486:	f7ff fa13 	bl	80078b0 <SWAPBYTE>
 800848a:	4603      	mov	r3, r0
 800848c:	461a      	mov	r2, r3
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	3301      	adds	r3, #1
 8008496:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	3301      	adds	r3, #1
 800849c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800849e:	68f8      	ldr	r0, [r7, #12]
 80084a0:	f7ff fa06 	bl	80078b0 <SWAPBYTE>
 80084a4:	4603      	mov	r3, r0
 80084a6:	461a      	mov	r2, r3
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	3301      	adds	r3, #1
 80084b0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	3301      	adds	r3, #1
 80084b6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80084b8:	68f8      	ldr	r0, [r7, #12]
 80084ba:	f7ff f9f9 	bl	80078b0 <SWAPBYTE>
 80084be:	4603      	mov	r3, r0
 80084c0:	461a      	mov	r2, r3
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	80da      	strh	r2, [r3, #6]
}
 80084c6:	bf00      	nop
 80084c8:	3710      	adds	r7, #16
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}

080084ce <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084ce:	b580      	push	{r7, lr}
 80084d0:	b082      	sub	sp, #8
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
 80084d6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80084d8:	2180      	movs	r1, #128	@ 0x80
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f000 fd40 	bl	8008f60 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80084e0:	2100      	movs	r1, #0
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f000 fd3c 	bl	8008f60 <USBD_LL_StallEP>
}
 80084e8:	bf00      	nop
 80084ea:	3708      	adds	r7, #8
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}

080084f0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b086      	sub	sp, #24
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	60f8      	str	r0, [r7, #12]
 80084f8:	60b9      	str	r1, [r7, #8]
 80084fa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80084fc:	2300      	movs	r3, #0
 80084fe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d042      	beq.n	800858c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800850a:	6938      	ldr	r0, [r7, #16]
 800850c:	f000 f842 	bl	8008594 <USBD_GetLen>
 8008510:	4603      	mov	r3, r0
 8008512:	3301      	adds	r3, #1
 8008514:	005b      	lsls	r3, r3, #1
 8008516:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800851a:	d808      	bhi.n	800852e <USBD_GetString+0x3e>
 800851c:	6938      	ldr	r0, [r7, #16]
 800851e:	f000 f839 	bl	8008594 <USBD_GetLen>
 8008522:	4603      	mov	r3, r0
 8008524:	3301      	adds	r3, #1
 8008526:	b29b      	uxth	r3, r3
 8008528:	005b      	lsls	r3, r3, #1
 800852a:	b29a      	uxth	r2, r3
 800852c:	e001      	b.n	8008532 <USBD_GetString+0x42>
 800852e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008536:	7dfb      	ldrb	r3, [r7, #23]
 8008538:	68ba      	ldr	r2, [r7, #8]
 800853a:	4413      	add	r3, r2
 800853c:	687a      	ldr	r2, [r7, #4]
 800853e:	7812      	ldrb	r2, [r2, #0]
 8008540:	701a      	strb	r2, [r3, #0]
  idx++;
 8008542:	7dfb      	ldrb	r3, [r7, #23]
 8008544:	3301      	adds	r3, #1
 8008546:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008548:	7dfb      	ldrb	r3, [r7, #23]
 800854a:	68ba      	ldr	r2, [r7, #8]
 800854c:	4413      	add	r3, r2
 800854e:	2203      	movs	r2, #3
 8008550:	701a      	strb	r2, [r3, #0]
  idx++;
 8008552:	7dfb      	ldrb	r3, [r7, #23]
 8008554:	3301      	adds	r3, #1
 8008556:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008558:	e013      	b.n	8008582 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800855a:	7dfb      	ldrb	r3, [r7, #23]
 800855c:	68ba      	ldr	r2, [r7, #8]
 800855e:	4413      	add	r3, r2
 8008560:	693a      	ldr	r2, [r7, #16]
 8008562:	7812      	ldrb	r2, [r2, #0]
 8008564:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	3301      	adds	r3, #1
 800856a:	613b      	str	r3, [r7, #16]
    idx++;
 800856c:	7dfb      	ldrb	r3, [r7, #23]
 800856e:	3301      	adds	r3, #1
 8008570:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008572:	7dfb      	ldrb	r3, [r7, #23]
 8008574:	68ba      	ldr	r2, [r7, #8]
 8008576:	4413      	add	r3, r2
 8008578:	2200      	movs	r2, #0
 800857a:	701a      	strb	r2, [r3, #0]
    idx++;
 800857c:	7dfb      	ldrb	r3, [r7, #23]
 800857e:	3301      	adds	r3, #1
 8008580:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	781b      	ldrb	r3, [r3, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d1e7      	bne.n	800855a <USBD_GetString+0x6a>
 800858a:	e000      	b.n	800858e <USBD_GetString+0x9e>
    return;
 800858c:	bf00      	nop
  }
}
 800858e:	3718      	adds	r7, #24
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}

08008594 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008594:	b480      	push	{r7}
 8008596:	b085      	sub	sp, #20
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800859c:	2300      	movs	r3, #0
 800859e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80085a4:	e005      	b.n	80085b2 <USBD_GetLen+0x1e>
  {
    len++;
 80085a6:	7bfb      	ldrb	r3, [r7, #15]
 80085a8:	3301      	adds	r3, #1
 80085aa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	3301      	adds	r3, #1
 80085b0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	781b      	ldrb	r3, [r3, #0]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d1f5      	bne.n	80085a6 <USBD_GetLen+0x12>
  }

  return len;
 80085ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3714      	adds	r7, #20
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr

080085c8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	60f8      	str	r0, [r7, #12]
 80085d0:	60b9      	str	r1, [r7, #8]
 80085d2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2202      	movs	r2, #2
 80085d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	68ba      	ldr	r2, [r7, #8]
 80085e6:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	687a      	ldr	r2, [r7, #4]
 80085ec:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	68ba      	ldr	r2, [r7, #8]
 80085f2:	2100      	movs	r1, #0
 80085f4:	68f8      	ldr	r0, [r7, #12]
 80085f6:	f000 fd3c 	bl	8009072 <USBD_LL_Transmit>

  return USBD_OK;
 80085fa:	2300      	movs	r3, #0
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3710      	adds	r7, #16
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}

08008604 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b084      	sub	sp, #16
 8008608:	af00      	add	r7, sp, #0
 800860a:	60f8      	str	r0, [r7, #12]
 800860c:	60b9      	str	r1, [r7, #8]
 800860e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	68ba      	ldr	r2, [r7, #8]
 8008614:	2100      	movs	r1, #0
 8008616:	68f8      	ldr	r0, [r7, #12]
 8008618:	f000 fd2b 	bl	8009072 <USBD_LL_Transmit>

  return USBD_OK;
 800861c:	2300      	movs	r3, #0
}
 800861e:	4618      	mov	r0, r3
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}

08008626 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008626:	b580      	push	{r7, lr}
 8008628:	b084      	sub	sp, #16
 800862a:	af00      	add	r7, sp, #0
 800862c:	60f8      	str	r0, [r7, #12]
 800862e:	60b9      	str	r1, [r7, #8]
 8008630:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	2203      	movs	r2, #3
 8008636:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	687a      	ldr	r2, [r7, #4]
 800863e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	68ba      	ldr	r2, [r7, #8]
 8008646:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	687a      	ldr	r2, [r7, #4]
 800864e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	68ba      	ldr	r2, [r7, #8]
 8008656:	2100      	movs	r1, #0
 8008658:	68f8      	ldr	r0, [r7, #12]
 800865a:	f000 fd2b 	bl	80090b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800865e:	2300      	movs	r3, #0
}
 8008660:	4618      	mov	r0, r3
 8008662:	3710      	adds	r7, #16
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}

08008668 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b084      	sub	sp, #16
 800866c:	af00      	add	r7, sp, #0
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	68ba      	ldr	r2, [r7, #8]
 8008678:	2100      	movs	r1, #0
 800867a:	68f8      	ldr	r0, [r7, #12]
 800867c:	f000 fd1a 	bl	80090b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008680:	2300      	movs	r3, #0
}
 8008682:	4618      	mov	r0, r3
 8008684:	3710      	adds	r7, #16
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}

0800868a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800868a:	b580      	push	{r7, lr}
 800868c:	b082      	sub	sp, #8
 800868e:	af00      	add	r7, sp, #0
 8008690:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2204      	movs	r2, #4
 8008696:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800869a:	2300      	movs	r3, #0
 800869c:	2200      	movs	r2, #0
 800869e:	2100      	movs	r1, #0
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f000 fce6 	bl	8009072 <USBD_LL_Transmit>

  return USBD_OK;
 80086a6:	2300      	movs	r3, #0
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3708      	adds	r7, #8
 80086ac:	46bd      	mov	sp, r7
 80086ae:	bd80      	pop	{r7, pc}

080086b0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b082      	sub	sp, #8
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2205      	movs	r2, #5
 80086bc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80086c0:	2300      	movs	r3, #0
 80086c2:	2200      	movs	r2, #0
 80086c4:	2100      	movs	r1, #0
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 fcf4 	bl	80090b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3708      	adds	r7, #8
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}
	...

080086d8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80086dc:	2200      	movs	r2, #0
 80086de:	4912      	ldr	r1, [pc, #72]	@ (8008728 <MX_USB_DEVICE_Init+0x50>)
 80086e0:	4812      	ldr	r0, [pc, #72]	@ (800872c <MX_USB_DEVICE_Init+0x54>)
 80086e2:	f7fe fcaf 	bl	8007044 <USBD_Init>
 80086e6:	4603      	mov	r3, r0
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d001      	beq.n	80086f0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80086ec:	f7f8 fbe0 	bl	8000eb0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80086f0:	490f      	ldr	r1, [pc, #60]	@ (8008730 <MX_USB_DEVICE_Init+0x58>)
 80086f2:	480e      	ldr	r0, [pc, #56]	@ (800872c <MX_USB_DEVICE_Init+0x54>)
 80086f4:	f7fe fcd6 	bl	80070a4 <USBD_RegisterClass>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d001      	beq.n	8008702 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80086fe:	f7f8 fbd7 	bl	8000eb0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008702:	490c      	ldr	r1, [pc, #48]	@ (8008734 <MX_USB_DEVICE_Init+0x5c>)
 8008704:	4809      	ldr	r0, [pc, #36]	@ (800872c <MX_USB_DEVICE_Init+0x54>)
 8008706:	f7fe fbcd 	bl	8006ea4 <USBD_CDC_RegisterInterface>
 800870a:	4603      	mov	r3, r0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d001      	beq.n	8008714 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008710:	f7f8 fbce 	bl	8000eb0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008714:	4805      	ldr	r0, [pc, #20]	@ (800872c <MX_USB_DEVICE_Init+0x54>)
 8008716:	f7fe fcfb 	bl	8007110 <USBD_Start>
 800871a:	4603      	mov	r3, r0
 800871c:	2b00      	cmp	r3, #0
 800871e:	d001      	beq.n	8008724 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008720:	f7f8 fbc6 	bl	8000eb0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008724:	bf00      	nop
 8008726:	bd80      	pop	{r7, pc}
 8008728:	200000cc 	.word	0x200000cc
 800872c:	20000290 	.word	0x20000290
 8008730:	20000038 	.word	0x20000038
 8008734:	200000b8 	.word	0x200000b8

08008738 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800873c:	2200      	movs	r2, #0
 800873e:	4905      	ldr	r1, [pc, #20]	@ (8008754 <CDC_Init_FS+0x1c>)
 8008740:	4805      	ldr	r0, [pc, #20]	@ (8008758 <CDC_Init_FS+0x20>)
 8008742:	f7fe fbc9 	bl	8006ed8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008746:	4905      	ldr	r1, [pc, #20]	@ (800875c <CDC_Init_FS+0x24>)
 8008748:	4803      	ldr	r0, [pc, #12]	@ (8008758 <CDC_Init_FS+0x20>)
 800874a:	f7fe fbe7 	bl	8006f1c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800874e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008750:	4618      	mov	r0, r3
 8008752:	bd80      	pop	{r7, pc}
 8008754:	20000d6c 	.word	0x20000d6c
 8008758:	20000290 	.word	0x20000290
 800875c:	2000056c 	.word	0x2000056c

08008760 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008760:	b480      	push	{r7}
 8008762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008764:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008766:	4618      	mov	r0, r3
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr

08008770 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008770:	b480      	push	{r7}
 8008772:	b083      	sub	sp, #12
 8008774:	af00      	add	r7, sp, #0
 8008776:	4603      	mov	r3, r0
 8008778:	6039      	str	r1, [r7, #0]
 800877a:	71fb      	strb	r3, [r7, #7]
 800877c:	4613      	mov	r3, r2
 800877e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008780:	79fb      	ldrb	r3, [r7, #7]
 8008782:	2b23      	cmp	r3, #35	@ 0x23
 8008784:	d84a      	bhi.n	800881c <CDC_Control_FS+0xac>
 8008786:	a201      	add	r2, pc, #4	@ (adr r2, 800878c <CDC_Control_FS+0x1c>)
 8008788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800878c:	0800881d 	.word	0x0800881d
 8008790:	0800881d 	.word	0x0800881d
 8008794:	0800881d 	.word	0x0800881d
 8008798:	0800881d 	.word	0x0800881d
 800879c:	0800881d 	.word	0x0800881d
 80087a0:	0800881d 	.word	0x0800881d
 80087a4:	0800881d 	.word	0x0800881d
 80087a8:	0800881d 	.word	0x0800881d
 80087ac:	0800881d 	.word	0x0800881d
 80087b0:	0800881d 	.word	0x0800881d
 80087b4:	0800881d 	.word	0x0800881d
 80087b8:	0800881d 	.word	0x0800881d
 80087bc:	0800881d 	.word	0x0800881d
 80087c0:	0800881d 	.word	0x0800881d
 80087c4:	0800881d 	.word	0x0800881d
 80087c8:	0800881d 	.word	0x0800881d
 80087cc:	0800881d 	.word	0x0800881d
 80087d0:	0800881d 	.word	0x0800881d
 80087d4:	0800881d 	.word	0x0800881d
 80087d8:	0800881d 	.word	0x0800881d
 80087dc:	0800881d 	.word	0x0800881d
 80087e0:	0800881d 	.word	0x0800881d
 80087e4:	0800881d 	.word	0x0800881d
 80087e8:	0800881d 	.word	0x0800881d
 80087ec:	0800881d 	.word	0x0800881d
 80087f0:	0800881d 	.word	0x0800881d
 80087f4:	0800881d 	.word	0x0800881d
 80087f8:	0800881d 	.word	0x0800881d
 80087fc:	0800881d 	.word	0x0800881d
 8008800:	0800881d 	.word	0x0800881d
 8008804:	0800881d 	.word	0x0800881d
 8008808:	0800881d 	.word	0x0800881d
 800880c:	0800881d 	.word	0x0800881d
 8008810:	0800881d 	.word	0x0800881d
 8008814:	0800881d 	.word	0x0800881d
 8008818:	0800881d 	.word	0x0800881d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800881c:	bf00      	nop
  }

  return (USBD_OK);
 800881e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008820:	4618      	mov	r0, r3
 8008822:	370c      	adds	r7, #12
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr

0800882c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b082      	sub	sp, #8
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008836:	6879      	ldr	r1, [r7, #4]
 8008838:	4805      	ldr	r0, [pc, #20]	@ (8008850 <CDC_Receive_FS+0x24>)
 800883a:	f7fe fb6f 	bl	8006f1c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800883e:	4804      	ldr	r0, [pc, #16]	@ (8008850 <CDC_Receive_FS+0x24>)
 8008840:	f7fe fbca 	bl	8006fd8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008844:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008846:	4618      	mov	r0, r3
 8008848:	3708      	adds	r7, #8
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
 800884e:	bf00      	nop
 8008850:	20000290 	.word	0x20000290

08008854 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b084      	sub	sp, #16
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	460b      	mov	r3, r1
 800885e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008860:	2300      	movs	r3, #0
 8008862:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008864:	4b0d      	ldr	r3, [pc, #52]	@ (800889c <CDC_Transmit_FS+0x48>)
 8008866:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800886a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008872:	2b00      	cmp	r3, #0
 8008874:	d001      	beq.n	800887a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008876:	2301      	movs	r3, #1
 8008878:	e00b      	b.n	8008892 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800887a:	887b      	ldrh	r3, [r7, #2]
 800887c:	461a      	mov	r2, r3
 800887e:	6879      	ldr	r1, [r7, #4]
 8008880:	4806      	ldr	r0, [pc, #24]	@ (800889c <CDC_Transmit_FS+0x48>)
 8008882:	f7fe fb29 	bl	8006ed8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008886:	4805      	ldr	r0, [pc, #20]	@ (800889c <CDC_Transmit_FS+0x48>)
 8008888:	f7fe fb66 	bl	8006f58 <USBD_CDC_TransmitPacket>
 800888c:	4603      	mov	r3, r0
 800888e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008890:	7bfb      	ldrb	r3, [r7, #15]
}
 8008892:	4618      	mov	r0, r3
 8008894:	3710      	adds	r7, #16
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
 800889a:	bf00      	nop
 800889c:	20000290 	.word	0x20000290

080088a0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b087      	sub	sp, #28
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	60f8      	str	r0, [r7, #12]
 80088a8:	60b9      	str	r1, [r7, #8]
 80088aa:	4613      	mov	r3, r2
 80088ac:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80088ae:	2300      	movs	r3, #0
 80088b0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80088b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	371c      	adds	r7, #28
 80088ba:	46bd      	mov	sp, r7
 80088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c0:	4770      	bx	lr

080088c2 <__io_putchar>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int __io_putchar(int ch) {
 80088c2:	b580      	push	{r7, lr}
 80088c4:	b084      	sub	sp, #16
 80088c6:	af00      	add	r7, sp, #0
 80088c8:	6078      	str	r0, [r7, #4]
    uint8_t c = ch;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	b2db      	uxtb	r3, r3
 80088ce:	73fb      	strb	r3, [r7, #15]
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 80088d0:	e002      	b.n	80088d8 <__io_putchar+0x16>
        HAL_Delay(1);
 80088d2:	2001      	movs	r0, #1
 80088d4:	f7f8 fd26 	bl	8001324 <HAL_Delay>
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 80088d8:	f107 030f 	add.w	r3, r7, #15
 80088dc:	2101      	movs	r1, #1
 80088de:	4618      	mov	r0, r3
 80088e0:	f7ff ffb8 	bl	8008854 <CDC_Transmit_FS>
 80088e4:	4603      	mov	r3, r0
 80088e6:	2b01      	cmp	r3, #1
 80088e8:	d0f3      	beq.n	80088d2 <__io_putchar+0x10>
    }
    return ch;
 80088ea:	687b      	ldr	r3, [r7, #4]
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	3710      	adds	r7, #16
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}

080088f4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b083      	sub	sp, #12
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	4603      	mov	r3, r0
 80088fc:	6039      	str	r1, [r7, #0]
 80088fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	2212      	movs	r2, #18
 8008904:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008906:	4b03      	ldr	r3, [pc, #12]	@ (8008914 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008908:	4618      	mov	r0, r3
 800890a:	370c      	adds	r7, #12
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr
 8008914:	200000ec 	.word	0x200000ec

08008918 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008918:	b480      	push	{r7}
 800891a:	b083      	sub	sp, #12
 800891c:	af00      	add	r7, sp, #0
 800891e:	4603      	mov	r3, r0
 8008920:	6039      	str	r1, [r7, #0]
 8008922:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	2204      	movs	r2, #4
 8008928:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800892a:	4b03      	ldr	r3, [pc, #12]	@ (8008938 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800892c:	4618      	mov	r0, r3
 800892e:	370c      	adds	r7, #12
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr
 8008938:	2000010c 	.word	0x2000010c

0800893c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	4603      	mov	r3, r0
 8008944:	6039      	str	r1, [r7, #0]
 8008946:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008948:	79fb      	ldrb	r3, [r7, #7]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d105      	bne.n	800895a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800894e:	683a      	ldr	r2, [r7, #0]
 8008950:	4907      	ldr	r1, [pc, #28]	@ (8008970 <USBD_FS_ProductStrDescriptor+0x34>)
 8008952:	4808      	ldr	r0, [pc, #32]	@ (8008974 <USBD_FS_ProductStrDescriptor+0x38>)
 8008954:	f7ff fdcc 	bl	80084f0 <USBD_GetString>
 8008958:	e004      	b.n	8008964 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800895a:	683a      	ldr	r2, [r7, #0]
 800895c:	4904      	ldr	r1, [pc, #16]	@ (8008970 <USBD_FS_ProductStrDescriptor+0x34>)
 800895e:	4805      	ldr	r0, [pc, #20]	@ (8008974 <USBD_FS_ProductStrDescriptor+0x38>)
 8008960:	f7ff fdc6 	bl	80084f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008964:	4b02      	ldr	r3, [pc, #8]	@ (8008970 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008966:	4618      	mov	r0, r3
 8008968:	3708      	adds	r7, #8
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
 800896e:	bf00      	nop
 8008970:	2000156c 	.word	0x2000156c
 8008974:	08009bf8 	.word	0x08009bf8

08008978 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b082      	sub	sp, #8
 800897c:	af00      	add	r7, sp, #0
 800897e:	4603      	mov	r3, r0
 8008980:	6039      	str	r1, [r7, #0]
 8008982:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008984:	683a      	ldr	r2, [r7, #0]
 8008986:	4904      	ldr	r1, [pc, #16]	@ (8008998 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008988:	4804      	ldr	r0, [pc, #16]	@ (800899c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800898a:	f7ff fdb1 	bl	80084f0 <USBD_GetString>
  return USBD_StrDesc;
 800898e:	4b02      	ldr	r3, [pc, #8]	@ (8008998 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008990:	4618      	mov	r0, r3
 8008992:	3708      	adds	r7, #8
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}
 8008998:	2000156c 	.word	0x2000156c
 800899c:	08009c10 	.word	0x08009c10

080089a0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b082      	sub	sp, #8
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	4603      	mov	r3, r0
 80089a8:	6039      	str	r1, [r7, #0]
 80089aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	221a      	movs	r2, #26
 80089b0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80089b2:	f000 f855 	bl	8008a60 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80089b6:	4b02      	ldr	r3, [pc, #8]	@ (80089c0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3708      	adds	r7, #8
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}
 80089c0:	20000110 	.word	0x20000110

080089c4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b082      	sub	sp, #8
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	4603      	mov	r3, r0
 80089cc:	6039      	str	r1, [r7, #0]
 80089ce:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80089d0:	79fb      	ldrb	r3, [r7, #7]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d105      	bne.n	80089e2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80089d6:	683a      	ldr	r2, [r7, #0]
 80089d8:	4907      	ldr	r1, [pc, #28]	@ (80089f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80089da:	4808      	ldr	r0, [pc, #32]	@ (80089fc <USBD_FS_ConfigStrDescriptor+0x38>)
 80089dc:	f7ff fd88 	bl	80084f0 <USBD_GetString>
 80089e0:	e004      	b.n	80089ec <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80089e2:	683a      	ldr	r2, [r7, #0]
 80089e4:	4904      	ldr	r1, [pc, #16]	@ (80089f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80089e6:	4805      	ldr	r0, [pc, #20]	@ (80089fc <USBD_FS_ConfigStrDescriptor+0x38>)
 80089e8:	f7ff fd82 	bl	80084f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80089ec:	4b02      	ldr	r3, [pc, #8]	@ (80089f8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3708      	adds	r7, #8
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	2000156c 	.word	0x2000156c
 80089fc:	08009c24 	.word	0x08009c24

08008a00 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b082      	sub	sp, #8
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	4603      	mov	r3, r0
 8008a08:	6039      	str	r1, [r7, #0]
 8008a0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008a0c:	79fb      	ldrb	r3, [r7, #7]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d105      	bne.n	8008a1e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a12:	683a      	ldr	r2, [r7, #0]
 8008a14:	4907      	ldr	r1, [pc, #28]	@ (8008a34 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008a16:	4808      	ldr	r0, [pc, #32]	@ (8008a38 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008a18:	f7ff fd6a 	bl	80084f0 <USBD_GetString>
 8008a1c:	e004      	b.n	8008a28 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a1e:	683a      	ldr	r2, [r7, #0]
 8008a20:	4904      	ldr	r1, [pc, #16]	@ (8008a34 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008a22:	4805      	ldr	r0, [pc, #20]	@ (8008a38 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008a24:	f7ff fd64 	bl	80084f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a28:	4b02      	ldr	r3, [pc, #8]	@ (8008a34 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3708      	adds	r7, #8
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	2000156c 	.word	0x2000156c
 8008a38:	08009c30 	.word	0x08009c30

08008a3c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b083      	sub	sp, #12
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	4603      	mov	r3, r0
 8008a44:	6039      	str	r1, [r7, #0]
 8008a46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	220c      	movs	r2, #12
 8008a4c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8008a4e:	4b03      	ldr	r3, [pc, #12]	@ (8008a5c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	370c      	adds	r7, #12
 8008a54:	46bd      	mov	sp, r7
 8008a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5a:	4770      	bx	lr
 8008a5c:	20000100 	.word	0x20000100

08008a60 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b084      	sub	sp, #16
 8008a64:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008a66:	4b0f      	ldr	r3, [pc, #60]	@ (8008aa4 <Get_SerialNum+0x44>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8008aa8 <Get_SerialNum+0x48>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008a72:	4b0e      	ldr	r3, [pc, #56]	@ (8008aac <Get_SerialNum+0x4c>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008a78:	68fa      	ldr	r2, [r7, #12]
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	4413      	add	r3, r2
 8008a7e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d009      	beq.n	8008a9a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008a86:	2208      	movs	r2, #8
 8008a88:	4909      	ldr	r1, [pc, #36]	@ (8008ab0 <Get_SerialNum+0x50>)
 8008a8a:	68f8      	ldr	r0, [r7, #12]
 8008a8c:	f000 f814 	bl	8008ab8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008a90:	2204      	movs	r2, #4
 8008a92:	4908      	ldr	r1, [pc, #32]	@ (8008ab4 <Get_SerialNum+0x54>)
 8008a94:	68b8      	ldr	r0, [r7, #8]
 8008a96:	f000 f80f 	bl	8008ab8 <IntToUnicode>
  }
}
 8008a9a:	bf00      	nop
 8008a9c:	3710      	adds	r7, #16
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}
 8008aa2:	bf00      	nop
 8008aa4:	1ff07a10 	.word	0x1ff07a10
 8008aa8:	1ff07a14 	.word	0x1ff07a14
 8008aac:	1ff07a18 	.word	0x1ff07a18
 8008ab0:	20000112 	.word	0x20000112
 8008ab4:	20000122 	.word	0x20000122

08008ab8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b087      	sub	sp, #28
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	60b9      	str	r1, [r7, #8]
 8008ac2:	4613      	mov	r3, r2
 8008ac4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008aca:	2300      	movs	r3, #0
 8008acc:	75fb      	strb	r3, [r7, #23]
 8008ace:	e027      	b.n	8008b20 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	0f1b      	lsrs	r3, r3, #28
 8008ad4:	2b09      	cmp	r3, #9
 8008ad6:	d80b      	bhi.n	8008af0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	0f1b      	lsrs	r3, r3, #28
 8008adc:	b2da      	uxtb	r2, r3
 8008ade:	7dfb      	ldrb	r3, [r7, #23]
 8008ae0:	005b      	lsls	r3, r3, #1
 8008ae2:	4619      	mov	r1, r3
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	440b      	add	r3, r1
 8008ae8:	3230      	adds	r2, #48	@ 0x30
 8008aea:	b2d2      	uxtb	r2, r2
 8008aec:	701a      	strb	r2, [r3, #0]
 8008aee:	e00a      	b.n	8008b06 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	0f1b      	lsrs	r3, r3, #28
 8008af4:	b2da      	uxtb	r2, r3
 8008af6:	7dfb      	ldrb	r3, [r7, #23]
 8008af8:	005b      	lsls	r3, r3, #1
 8008afa:	4619      	mov	r1, r3
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	440b      	add	r3, r1
 8008b00:	3237      	adds	r2, #55	@ 0x37
 8008b02:	b2d2      	uxtb	r2, r2
 8008b04:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	011b      	lsls	r3, r3, #4
 8008b0a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008b0c:	7dfb      	ldrb	r3, [r7, #23]
 8008b0e:	005b      	lsls	r3, r3, #1
 8008b10:	3301      	adds	r3, #1
 8008b12:	68ba      	ldr	r2, [r7, #8]
 8008b14:	4413      	add	r3, r2
 8008b16:	2200      	movs	r2, #0
 8008b18:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008b1a:	7dfb      	ldrb	r3, [r7, #23]
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	75fb      	strb	r3, [r7, #23]
 8008b20:	7dfa      	ldrb	r2, [r7, #23]
 8008b22:	79fb      	ldrb	r3, [r7, #7]
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d3d3      	bcc.n	8008ad0 <IntToUnicode+0x18>
  }
}
 8008b28:	bf00      	nop
 8008b2a:	bf00      	nop
 8008b2c:	371c      	adds	r7, #28
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b34:	4770      	bx	lr
	...

08008b38 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b0aa      	sub	sp, #168	@ 0xa8
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b40:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8008b44:	2200      	movs	r2, #0
 8008b46:	601a      	str	r2, [r3, #0]
 8008b48:	605a      	str	r2, [r3, #4]
 8008b4a:	609a      	str	r2, [r3, #8]
 8008b4c:	60da      	str	r2, [r3, #12]
 8008b4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008b50:	f107 0314 	add.w	r3, r7, #20
 8008b54:	2280      	movs	r2, #128	@ 0x80
 8008b56:	2100      	movs	r1, #0
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f000 fd3d 	bl	80095d8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b66:	d151      	bne.n	8008c0c <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8008b68:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008b6c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8008b6e:	2300      	movs	r3, #0
 8008b70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008b74:	f107 0314 	add.w	r3, r7, #20
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f7fa fe7d 	bl	8003878 <HAL_RCCEx_PeriphCLKConfig>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d001      	beq.n	8008b88 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8008b84:	f7f8 f994 	bl	8000eb0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008b88:	4b22      	ldr	r3, [pc, #136]	@ (8008c14 <HAL_PCD_MspInit+0xdc>)
 8008b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b8c:	4a21      	ldr	r2, [pc, #132]	@ (8008c14 <HAL_PCD_MspInit+0xdc>)
 8008b8e:	f043 0301 	orr.w	r3, r3, #1
 8008b92:	6313      	str	r3, [r2, #48]	@ 0x30
 8008b94:	4b1f      	ldr	r3, [pc, #124]	@ (8008c14 <HAL_PCD_MspInit+0xdc>)
 8008b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b98:	f003 0301 	and.w	r3, r3, #1
 8008b9c:	613b      	str	r3, [r7, #16]
 8008b9e:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008ba0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008ba4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ba8:	2302      	movs	r3, #2
 8008baa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008bb4:	2303      	movs	r3, #3
 8008bb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008bba:	230a      	movs	r3, #10
 8008bbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008bc0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	4814      	ldr	r0, [pc, #80]	@ (8008c18 <HAL_PCD_MspInit+0xe0>)
 8008bc8:	f7f8 fce2 	bl	8001590 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008bcc:	4b11      	ldr	r3, [pc, #68]	@ (8008c14 <HAL_PCD_MspInit+0xdc>)
 8008bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bd0:	4a10      	ldr	r2, [pc, #64]	@ (8008c14 <HAL_PCD_MspInit+0xdc>)
 8008bd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bd6:	6353      	str	r3, [r2, #52]	@ 0x34
 8008bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8008c14 <HAL_PCD_MspInit+0xdc>)
 8008bda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008be0:	60fb      	str	r3, [r7, #12]
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	4b0b      	ldr	r3, [pc, #44]	@ (8008c14 <HAL_PCD_MspInit+0xdc>)
 8008be6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008be8:	4a0a      	ldr	r2, [pc, #40]	@ (8008c14 <HAL_PCD_MspInit+0xdc>)
 8008bea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008bee:	6453      	str	r3, [r2, #68]	@ 0x44
 8008bf0:	4b08      	ldr	r3, [pc, #32]	@ (8008c14 <HAL_PCD_MspInit+0xdc>)
 8008bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bf4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008bf8:	60bb      	str	r3, [r7, #8]
 8008bfa:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	2100      	movs	r1, #0
 8008c00:	2043      	movs	r0, #67	@ 0x43
 8008c02:	f7f8 fc8e 	bl	8001522 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008c06:	2043      	movs	r0, #67	@ 0x43
 8008c08:	f7f8 fca7 	bl	800155a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008c0c:	bf00      	nop
 8008c0e:	37a8      	adds	r7, #168	@ 0xa8
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}
 8008c14:	40023800 	.word	0x40023800
 8008c18:	40020000 	.word	0x40020000

08008c1c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b082      	sub	sp, #8
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008c30:	4619      	mov	r1, r3
 8008c32:	4610      	mov	r0, r2
 8008c34:	f7fe fab9 	bl	80071aa <USBD_LL_SetupStage>
}
 8008c38:	bf00      	nop
 8008c3a:	3708      	adds	r7, #8
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b082      	sub	sp, #8
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
 8008c48:	460b      	mov	r3, r1
 8008c4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 8008c52:	78fa      	ldrb	r2, [r7, #3]
 8008c54:	6879      	ldr	r1, [r7, #4]
 8008c56:	4613      	mov	r3, r2
 8008c58:	00db      	lsls	r3, r3, #3
 8008c5a:	4413      	add	r3, r2
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	440b      	add	r3, r1
 8008c60:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008c64:	681a      	ldr	r2, [r3, #0]
 8008c66:	78fb      	ldrb	r3, [r7, #3]
 8008c68:	4619      	mov	r1, r3
 8008c6a:	f7fe faf3 	bl	8007254 <USBD_LL_DataOutStage>
}
 8008c6e:	bf00      	nop
 8008c70:	3708      	adds	r7, #8
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}

08008c76 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b082      	sub	sp, #8
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	6078      	str	r0, [r7, #4]
 8008c7e:	460b      	mov	r3, r1
 8008c80:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 8008c88:	78fa      	ldrb	r2, [r7, #3]
 8008c8a:	6879      	ldr	r1, [r7, #4]
 8008c8c:	4613      	mov	r3, r2
 8008c8e:	00db      	lsls	r3, r3, #3
 8008c90:	4413      	add	r3, r2
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	440b      	add	r3, r1
 8008c96:	3320      	adds	r3, #32
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	78fb      	ldrb	r3, [r7, #3]
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	f7fe fb95 	bl	80073cc <USBD_LL_DataInStage>
}
 8008ca2:	bf00      	nop
 8008ca4:	3708      	adds	r7, #8
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b082      	sub	sp, #8
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f7fe fcd9 	bl	8007670 <USBD_LL_SOF>
}
 8008cbe:	bf00      	nop
 8008cc0:	3708      	adds	r7, #8
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}

08008cc6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cc6:	b580      	push	{r7, lr}
 8008cc8:	b084      	sub	sp, #16
 8008cca:	af00      	add	r7, sp, #0
 8008ccc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008cce:	2301      	movs	r3, #1
 8008cd0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	79db      	ldrb	r3, [r3, #7]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d102      	bne.n	8008ce0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	73fb      	strb	r3, [r7, #15]
 8008cde:	e008      	b.n	8008cf2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	79db      	ldrb	r3, [r3, #7]
 8008ce4:	2b02      	cmp	r3, #2
 8008ce6:	d102      	bne.n	8008cee <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	73fb      	strb	r3, [r7, #15]
 8008cec:	e001      	b.n	8008cf2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008cee:	f7f8 f8df 	bl	8000eb0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008cf8:	7bfa      	ldrb	r2, [r7, #15]
 8008cfa:	4611      	mov	r1, r2
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f7fe fc73 	bl	80075e8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f7fe fc1a 	bl	8007542 <USBD_LL_Reset>
}
 8008d0e:	bf00      	nop
 8008d10:	3710      	adds	r7, #16
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}
	...

08008d18 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b082      	sub	sp, #8
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008d26:	4618      	mov	r0, r3
 8008d28:	f7fe fc6e 	bl	8007608 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	687a      	ldr	r2, [r7, #4]
 8008d38:	6812      	ldr	r2, [r2, #0]
 8008d3a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008d3e:	f043 0301 	orr.w	r3, r3, #1
 8008d42:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	7adb      	ldrb	r3, [r3, #11]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d005      	beq.n	8008d58 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008d4c:	4b04      	ldr	r3, [pc, #16]	@ (8008d60 <HAL_PCD_SuspendCallback+0x48>)
 8008d4e:	691b      	ldr	r3, [r3, #16]
 8008d50:	4a03      	ldr	r2, [pc, #12]	@ (8008d60 <HAL_PCD_SuspendCallback+0x48>)
 8008d52:	f043 0306 	orr.w	r3, r3, #6
 8008d56:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008d58:	bf00      	nop
 8008d5a:	3708      	adds	r7, #8
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}
 8008d60:	e000ed00 	.word	0xe000ed00

08008d64 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b082      	sub	sp, #8
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008d72:	4618      	mov	r0, r3
 8008d74:	f7fe fc64 	bl	8007640 <USBD_LL_Resume>
}
 8008d78:	bf00      	nop
 8008d7a:	3708      	adds	r7, #8
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}

08008d80 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b082      	sub	sp, #8
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
 8008d88:	460b      	mov	r3, r1
 8008d8a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008d92:	78fa      	ldrb	r2, [r7, #3]
 8008d94:	4611      	mov	r1, r2
 8008d96:	4618      	mov	r0, r3
 8008d98:	f7fe fcbc 	bl	8007714 <USBD_LL_IsoOUTIncomplete>
}
 8008d9c:	bf00      	nop
 8008d9e:	3708      	adds	r7, #8
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}

08008da4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	460b      	mov	r3, r1
 8008dae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008db6:	78fa      	ldrb	r2, [r7, #3]
 8008db8:	4611      	mov	r1, r2
 8008dba:	4618      	mov	r0, r3
 8008dbc:	f7fe fc78 	bl	80076b0 <USBD_LL_IsoINIncomplete>
}
 8008dc0:	bf00      	nop
 8008dc2:	3708      	adds	r7, #8
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	bd80      	pop	{r7, pc}

08008dc8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b082      	sub	sp, #8
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f7fe fcce 	bl	8007778 <USBD_LL_DevConnected>
}
 8008ddc:	bf00      	nop
 8008dde:	3708      	adds	r7, #8
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}

08008de4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b082      	sub	sp, #8
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008df2:	4618      	mov	r0, r3
 8008df4:	f7fe fccb 	bl	800778e <USBD_LL_DevDisconnected>
}
 8008df8:	bf00      	nop
 8008dfa:	3708      	adds	r7, #8
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}

08008e00 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b082      	sub	sp, #8
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	781b      	ldrb	r3, [r3, #0]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d13f      	bne.n	8008e90 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008e10:	4a22      	ldr	r2, [pc, #136]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	4a20      	ldr	r2, [pc, #128]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e1c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008e20:	4b1e      	ldr	r3, [pc, #120]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e22:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008e26:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8008e28:	4b1c      	ldr	r3, [pc, #112]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e2a:	2206      	movs	r2, #6
 8008e2c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008e2e:	4b1b      	ldr	r3, [pc, #108]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e30:	2202      	movs	r2, #2
 8008e32:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008e34:	4b19      	ldr	r3, [pc, #100]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e36:	2200      	movs	r2, #0
 8008e38:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008e3a:	4b18      	ldr	r3, [pc, #96]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e3c:	2202      	movs	r2, #2
 8008e3e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008e40:	4b16      	ldr	r3, [pc, #88]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e42:	2200      	movs	r2, #0
 8008e44:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008e46:	4b15      	ldr	r3, [pc, #84]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e48:	2200      	movs	r2, #0
 8008e4a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008e4c:	4b13      	ldr	r3, [pc, #76]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e4e:	2200      	movs	r2, #0
 8008e50:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8008e52:	4b12      	ldr	r3, [pc, #72]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e54:	2200      	movs	r2, #0
 8008e56:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008e58:	4b10      	ldr	r3, [pc, #64]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e60:	2200      	movs	r2, #0
 8008e62:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008e64:	480d      	ldr	r0, [pc, #52]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e66:	f7f8 fd7b 	bl	8001960 <HAL_PCD_Init>
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d001      	beq.n	8008e74 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 8008e70:	f7f8 f81e 	bl	8000eb0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008e74:	2180      	movs	r1, #128	@ 0x80
 8008e76:	4809      	ldr	r0, [pc, #36]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e78:	f7f9 ffc9 	bl	8002e0e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008e7c:	2240      	movs	r2, #64	@ 0x40
 8008e7e:	2100      	movs	r1, #0
 8008e80:	4806      	ldr	r0, [pc, #24]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e82:	f7f9 ff7d 	bl	8002d80 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008e86:	2280      	movs	r2, #128	@ 0x80
 8008e88:	2101      	movs	r1, #1
 8008e8a:	4804      	ldr	r0, [pc, #16]	@ (8008e9c <USBD_LL_Init+0x9c>)
 8008e8c:	f7f9 ff78 	bl	8002d80 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3708      	adds	r7, #8
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}
 8008e9a:	bf00      	nop
 8008e9c:	2000176c 	.word	0x2000176c

08008ea0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b084      	sub	sp, #16
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008eac:	2300      	movs	r3, #0
 8008eae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f7f8 fe68 	bl	8001b8c <HAL_PCD_Start>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ec0:	7bfb      	ldrb	r3, [r7, #15]
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f000 f97e 	bl	80091c4 <USBD_Get_USB_Status>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ecc:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	3710      	adds	r7, #16
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}

08008ed6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008ed6:	b580      	push	{r7, lr}
 8008ed8:	b084      	sub	sp, #16
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	6078      	str	r0, [r7, #4]
 8008ede:	4608      	mov	r0, r1
 8008ee0:	4611      	mov	r1, r2
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	70fb      	strb	r3, [r7, #3]
 8008ee8:	460b      	mov	r3, r1
 8008eea:	70bb      	strb	r3, [r7, #2]
 8008eec:	4613      	mov	r3, r2
 8008eee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008efe:	78bb      	ldrb	r3, [r7, #2]
 8008f00:	883a      	ldrh	r2, [r7, #0]
 8008f02:	78f9      	ldrb	r1, [r7, #3]
 8008f04:	f7f9 fb56 	bl	80025b4 <HAL_PCD_EP_Open>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f0c:	7bfb      	ldrb	r3, [r7, #15]
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f000 f958 	bl	80091c4 <USBD_Get_USB_Status>
 8008f14:	4603      	mov	r3, r0
 8008f16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f18:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3710      	adds	r7, #16
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b084      	sub	sp, #16
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	6078      	str	r0, [r7, #4]
 8008f2a:	460b      	mov	r3, r1
 8008f2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f32:	2300      	movs	r3, #0
 8008f34:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008f3c:	78fa      	ldrb	r2, [r7, #3]
 8008f3e:	4611      	mov	r1, r2
 8008f40:	4618      	mov	r0, r3
 8008f42:	f7f9 fba1 	bl	8002688 <HAL_PCD_EP_Close>
 8008f46:	4603      	mov	r3, r0
 8008f48:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f4a:	7bfb      	ldrb	r3, [r7, #15]
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f000 f939 	bl	80091c4 <USBD_Get_USB_Status>
 8008f52:	4603      	mov	r3, r0
 8008f54:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f56:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3710      	adds	r7, #16
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b084      	sub	sp, #16
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	460b      	mov	r3, r1
 8008f6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f70:	2300      	movs	r3, #0
 8008f72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008f7a:	78fa      	ldrb	r2, [r7, #3]
 8008f7c:	4611      	mov	r1, r2
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f7f9 fc59 	bl	8002836 <HAL_PCD_EP_SetStall>
 8008f84:	4603      	mov	r3, r0
 8008f86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f88:	7bfb      	ldrb	r3, [r7, #15]
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f000 f91a 	bl	80091c4 <USBD_Get_USB_Status>
 8008f90:	4603      	mov	r3, r0
 8008f92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f94:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3710      	adds	r7, #16
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}

08008f9e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f9e:	b580      	push	{r7, lr}
 8008fa0:	b084      	sub	sp, #16
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
 8008fa6:	460b      	mov	r3, r1
 8008fa8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008faa:	2300      	movs	r3, #0
 8008fac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008fb8:	78fa      	ldrb	r2, [r7, #3]
 8008fba:	4611      	mov	r1, r2
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	f7f9 fc9d 	bl	80028fc <HAL_PCD_EP_ClrStall>
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fc6:	7bfb      	ldrb	r3, [r7, #15]
 8008fc8:	4618      	mov	r0, r3
 8008fca:	f000 f8fb 	bl	80091c4 <USBD_Get_USB_Status>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008fd2:	7bbb      	ldrb	r3, [r7, #14]
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3710      	adds	r7, #16
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}

08008fdc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b085      	sub	sp, #20
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008fee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008ff0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	da0b      	bge.n	8009010 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008ff8:	78fb      	ldrb	r3, [r7, #3]
 8008ffa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008ffe:	68f9      	ldr	r1, [r7, #12]
 8009000:	4613      	mov	r3, r2
 8009002:	00db      	lsls	r3, r3, #3
 8009004:	4413      	add	r3, r2
 8009006:	009b      	lsls	r3, r3, #2
 8009008:	440b      	add	r3, r1
 800900a:	3316      	adds	r3, #22
 800900c:	781b      	ldrb	r3, [r3, #0]
 800900e:	e00b      	b.n	8009028 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009010:	78fb      	ldrb	r3, [r7, #3]
 8009012:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009016:	68f9      	ldr	r1, [r7, #12]
 8009018:	4613      	mov	r3, r2
 800901a:	00db      	lsls	r3, r3, #3
 800901c:	4413      	add	r3, r2
 800901e:	009b      	lsls	r3, r3, #2
 8009020:	440b      	add	r3, r1
 8009022:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009026:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009028:	4618      	mov	r0, r3
 800902a:	3714      	adds	r7, #20
 800902c:	46bd      	mov	sp, r7
 800902e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009032:	4770      	bx	lr

08009034 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b084      	sub	sp, #16
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	460b      	mov	r3, r1
 800903e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009040:	2300      	movs	r3, #0
 8009042:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009044:	2300      	movs	r3, #0
 8009046:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800904e:	78fa      	ldrb	r2, [r7, #3]
 8009050:	4611      	mov	r1, r2
 8009052:	4618      	mov	r0, r3
 8009054:	f7f9 fa8a 	bl	800256c <HAL_PCD_SetAddress>
 8009058:	4603      	mov	r3, r0
 800905a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800905c:	7bfb      	ldrb	r3, [r7, #15]
 800905e:	4618      	mov	r0, r3
 8009060:	f000 f8b0 	bl	80091c4 <USBD_Get_USB_Status>
 8009064:	4603      	mov	r3, r0
 8009066:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009068:	7bbb      	ldrb	r3, [r7, #14]
}
 800906a:	4618      	mov	r0, r3
 800906c:	3710      	adds	r7, #16
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}

08009072 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009072:	b580      	push	{r7, lr}
 8009074:	b086      	sub	sp, #24
 8009076:	af00      	add	r7, sp, #0
 8009078:	60f8      	str	r0, [r7, #12]
 800907a:	607a      	str	r2, [r7, #4]
 800907c:	603b      	str	r3, [r7, #0]
 800907e:	460b      	mov	r3, r1
 8009080:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009082:	2300      	movs	r3, #0
 8009084:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009086:	2300      	movs	r3, #0
 8009088:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009090:	7af9      	ldrb	r1, [r7, #11]
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	687a      	ldr	r2, [r7, #4]
 8009096:	f7f9 fb94 	bl	80027c2 <HAL_PCD_EP_Transmit>
 800909a:	4603      	mov	r3, r0
 800909c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800909e:	7dfb      	ldrb	r3, [r7, #23]
 80090a0:	4618      	mov	r0, r3
 80090a2:	f000 f88f 	bl	80091c4 <USBD_Get_USB_Status>
 80090a6:	4603      	mov	r3, r0
 80090a8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80090aa:	7dbb      	ldrb	r3, [r7, #22]
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	3718      	adds	r7, #24
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}

080090b4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b086      	sub	sp, #24
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	60f8      	str	r0, [r7, #12]
 80090bc:	607a      	str	r2, [r7, #4]
 80090be:	603b      	str	r3, [r7, #0]
 80090c0:	460b      	mov	r3, r1
 80090c2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090c4:	2300      	movs	r3, #0
 80090c6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090c8:	2300      	movs	r3, #0
 80090ca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80090d2:	7af9      	ldrb	r1, [r7, #11]
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	687a      	ldr	r2, [r7, #4]
 80090d8:	f7f9 fb20 	bl	800271c <HAL_PCD_EP_Receive>
 80090dc:	4603      	mov	r3, r0
 80090de:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090e0:	7dfb      	ldrb	r3, [r7, #23]
 80090e2:	4618      	mov	r0, r3
 80090e4:	f000 f86e 	bl	80091c4 <USBD_Get_USB_Status>
 80090e8:	4603      	mov	r3, r0
 80090ea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80090ec:	7dbb      	ldrb	r3, [r7, #22]
}
 80090ee:	4618      	mov	r0, r3
 80090f0:	3718      	adds	r7, #24
 80090f2:	46bd      	mov	sp, r7
 80090f4:	bd80      	pop	{r7, pc}

080090f6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80090f6:	b580      	push	{r7, lr}
 80090f8:	b082      	sub	sp, #8
 80090fa:	af00      	add	r7, sp, #0
 80090fc:	6078      	str	r0, [r7, #4]
 80090fe:	460b      	mov	r3, r1
 8009100:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009108:	78fa      	ldrb	r2, [r7, #3]
 800910a:	4611      	mov	r1, r2
 800910c:	4618      	mov	r0, r3
 800910e:	f7f9 fb40 	bl	8002792 <HAL_PCD_EP_GetRxCount>
 8009112:	4603      	mov	r3, r0
}
 8009114:	4618      	mov	r0, r3
 8009116:	3708      	adds	r7, #8
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}

0800911c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b082      	sub	sp, #8
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
 8009124:	460b      	mov	r3, r1
 8009126:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8009128:	78fb      	ldrb	r3, [r7, #3]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d002      	beq.n	8009134 <HAL_PCDEx_LPM_Callback+0x18>
 800912e:	2b01      	cmp	r3, #1
 8009130:	d01f      	beq.n	8009172 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8009132:	e03b      	b.n	80091ac <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	7adb      	ldrb	r3, [r3, #11]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d007      	beq.n	800914c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800913c:	f000 f83c 	bl	80091b8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009140:	4b1c      	ldr	r3, [pc, #112]	@ (80091b4 <HAL_PCDEx_LPM_Callback+0x98>)
 8009142:	691b      	ldr	r3, [r3, #16]
 8009144:	4a1b      	ldr	r2, [pc, #108]	@ (80091b4 <HAL_PCDEx_LPM_Callback+0x98>)
 8009146:	f023 0306 	bic.w	r3, r3, #6
 800914a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	687a      	ldr	r2, [r7, #4]
 8009158:	6812      	ldr	r2, [r2, #0]
 800915a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800915e:	f023 0301 	bic.w	r3, r3, #1
 8009162:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800916a:	4618      	mov	r0, r3
 800916c:	f7fe fa68 	bl	8007640 <USBD_LL_Resume>
    break;
 8009170:	e01c      	b.n	80091ac <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	687a      	ldr	r2, [r7, #4]
 800917e:	6812      	ldr	r2, [r2, #0]
 8009180:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009184:	f043 0301 	orr.w	r3, r3, #1
 8009188:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009190:	4618      	mov	r0, r3
 8009192:	f7fe fa39 	bl	8007608 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	7adb      	ldrb	r3, [r3, #11]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d005      	beq.n	80091aa <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800919e:	4b05      	ldr	r3, [pc, #20]	@ (80091b4 <HAL_PCDEx_LPM_Callback+0x98>)
 80091a0:	691b      	ldr	r3, [r3, #16]
 80091a2:	4a04      	ldr	r2, [pc, #16]	@ (80091b4 <HAL_PCDEx_LPM_Callback+0x98>)
 80091a4:	f043 0306 	orr.w	r3, r3, #6
 80091a8:	6113      	str	r3, [r2, #16]
    break;
 80091aa:	bf00      	nop
}
 80091ac:	bf00      	nop
 80091ae:	3708      	adds	r7, #8
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}
 80091b4:	e000ed00 	.word	0xe000ed00

080091b8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80091bc:	f7f7 fcea 	bl	8000b94 <SystemClock_Config>
}
 80091c0:	bf00      	nop
 80091c2:	bd80      	pop	{r7, pc}

080091c4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b085      	sub	sp, #20
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	4603      	mov	r3, r0
 80091cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80091ce:	2300      	movs	r3, #0
 80091d0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80091d2:	79fb      	ldrb	r3, [r7, #7]
 80091d4:	2b03      	cmp	r3, #3
 80091d6:	d817      	bhi.n	8009208 <USBD_Get_USB_Status+0x44>
 80091d8:	a201      	add	r2, pc, #4	@ (adr r2, 80091e0 <USBD_Get_USB_Status+0x1c>)
 80091da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091de:	bf00      	nop
 80091e0:	080091f1 	.word	0x080091f1
 80091e4:	080091f7 	.word	0x080091f7
 80091e8:	080091fd 	.word	0x080091fd
 80091ec:	08009203 	.word	0x08009203
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80091f0:	2300      	movs	r3, #0
 80091f2:	73fb      	strb	r3, [r7, #15]
    break;
 80091f4:	e00b      	b.n	800920e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80091f6:	2303      	movs	r3, #3
 80091f8:	73fb      	strb	r3, [r7, #15]
    break;
 80091fa:	e008      	b.n	800920e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80091fc:	2301      	movs	r3, #1
 80091fe:	73fb      	strb	r3, [r7, #15]
    break;
 8009200:	e005      	b.n	800920e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009202:	2303      	movs	r3, #3
 8009204:	73fb      	strb	r3, [r7, #15]
    break;
 8009206:	e002      	b.n	800920e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009208:	2303      	movs	r3, #3
 800920a:	73fb      	strb	r3, [r7, #15]
    break;
 800920c:	bf00      	nop
  }
  return usb_status;
 800920e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009210:	4618      	mov	r0, r3
 8009212:	3714      	adds	r7, #20
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr

0800921c <malloc>:
 800921c:	4b02      	ldr	r3, [pc, #8]	@ (8009228 <malloc+0xc>)
 800921e:	4601      	mov	r1, r0
 8009220:	6818      	ldr	r0, [r3, #0]
 8009222:	f000 b82d 	b.w	8009280 <_malloc_r>
 8009226:	bf00      	nop
 8009228:	20000138 	.word	0x20000138

0800922c <free>:
 800922c:	4b02      	ldr	r3, [pc, #8]	@ (8009238 <free+0xc>)
 800922e:	4601      	mov	r1, r0
 8009230:	6818      	ldr	r0, [r3, #0]
 8009232:	f000 ba17 	b.w	8009664 <_free_r>
 8009236:	bf00      	nop
 8009238:	20000138 	.word	0x20000138

0800923c <sbrk_aligned>:
 800923c:	b570      	push	{r4, r5, r6, lr}
 800923e:	4e0f      	ldr	r6, [pc, #60]	@ (800927c <sbrk_aligned+0x40>)
 8009240:	460c      	mov	r4, r1
 8009242:	6831      	ldr	r1, [r6, #0]
 8009244:	4605      	mov	r5, r0
 8009246:	b911      	cbnz	r1, 800924e <sbrk_aligned+0x12>
 8009248:	f000 f9ce 	bl	80095e8 <_sbrk_r>
 800924c:	6030      	str	r0, [r6, #0]
 800924e:	4621      	mov	r1, r4
 8009250:	4628      	mov	r0, r5
 8009252:	f000 f9c9 	bl	80095e8 <_sbrk_r>
 8009256:	1c43      	adds	r3, r0, #1
 8009258:	d103      	bne.n	8009262 <sbrk_aligned+0x26>
 800925a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800925e:	4620      	mov	r0, r4
 8009260:	bd70      	pop	{r4, r5, r6, pc}
 8009262:	1cc4      	adds	r4, r0, #3
 8009264:	f024 0403 	bic.w	r4, r4, #3
 8009268:	42a0      	cmp	r0, r4
 800926a:	d0f8      	beq.n	800925e <sbrk_aligned+0x22>
 800926c:	1a21      	subs	r1, r4, r0
 800926e:	4628      	mov	r0, r5
 8009270:	f000 f9ba 	bl	80095e8 <_sbrk_r>
 8009274:	3001      	adds	r0, #1
 8009276:	d1f2      	bne.n	800925e <sbrk_aligned+0x22>
 8009278:	e7ef      	b.n	800925a <sbrk_aligned+0x1e>
 800927a:	bf00      	nop
 800927c:	20001c4c 	.word	0x20001c4c

08009280 <_malloc_r>:
 8009280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009284:	1ccd      	adds	r5, r1, #3
 8009286:	f025 0503 	bic.w	r5, r5, #3
 800928a:	3508      	adds	r5, #8
 800928c:	2d0c      	cmp	r5, #12
 800928e:	bf38      	it	cc
 8009290:	250c      	movcc	r5, #12
 8009292:	2d00      	cmp	r5, #0
 8009294:	4606      	mov	r6, r0
 8009296:	db01      	blt.n	800929c <_malloc_r+0x1c>
 8009298:	42a9      	cmp	r1, r5
 800929a:	d904      	bls.n	80092a6 <_malloc_r+0x26>
 800929c:	230c      	movs	r3, #12
 800929e:	6033      	str	r3, [r6, #0]
 80092a0:	2000      	movs	r0, #0
 80092a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800937c <_malloc_r+0xfc>
 80092aa:	f000 f869 	bl	8009380 <__malloc_lock>
 80092ae:	f8d8 3000 	ldr.w	r3, [r8]
 80092b2:	461c      	mov	r4, r3
 80092b4:	bb44      	cbnz	r4, 8009308 <_malloc_r+0x88>
 80092b6:	4629      	mov	r1, r5
 80092b8:	4630      	mov	r0, r6
 80092ba:	f7ff ffbf 	bl	800923c <sbrk_aligned>
 80092be:	1c43      	adds	r3, r0, #1
 80092c0:	4604      	mov	r4, r0
 80092c2:	d158      	bne.n	8009376 <_malloc_r+0xf6>
 80092c4:	f8d8 4000 	ldr.w	r4, [r8]
 80092c8:	4627      	mov	r7, r4
 80092ca:	2f00      	cmp	r7, #0
 80092cc:	d143      	bne.n	8009356 <_malloc_r+0xd6>
 80092ce:	2c00      	cmp	r4, #0
 80092d0:	d04b      	beq.n	800936a <_malloc_r+0xea>
 80092d2:	6823      	ldr	r3, [r4, #0]
 80092d4:	4639      	mov	r1, r7
 80092d6:	4630      	mov	r0, r6
 80092d8:	eb04 0903 	add.w	r9, r4, r3
 80092dc:	f000 f984 	bl	80095e8 <_sbrk_r>
 80092e0:	4581      	cmp	r9, r0
 80092e2:	d142      	bne.n	800936a <_malloc_r+0xea>
 80092e4:	6821      	ldr	r1, [r4, #0]
 80092e6:	1a6d      	subs	r5, r5, r1
 80092e8:	4629      	mov	r1, r5
 80092ea:	4630      	mov	r0, r6
 80092ec:	f7ff ffa6 	bl	800923c <sbrk_aligned>
 80092f0:	3001      	adds	r0, #1
 80092f2:	d03a      	beq.n	800936a <_malloc_r+0xea>
 80092f4:	6823      	ldr	r3, [r4, #0]
 80092f6:	442b      	add	r3, r5
 80092f8:	6023      	str	r3, [r4, #0]
 80092fa:	f8d8 3000 	ldr.w	r3, [r8]
 80092fe:	685a      	ldr	r2, [r3, #4]
 8009300:	bb62      	cbnz	r2, 800935c <_malloc_r+0xdc>
 8009302:	f8c8 7000 	str.w	r7, [r8]
 8009306:	e00f      	b.n	8009328 <_malloc_r+0xa8>
 8009308:	6822      	ldr	r2, [r4, #0]
 800930a:	1b52      	subs	r2, r2, r5
 800930c:	d420      	bmi.n	8009350 <_malloc_r+0xd0>
 800930e:	2a0b      	cmp	r2, #11
 8009310:	d917      	bls.n	8009342 <_malloc_r+0xc2>
 8009312:	1961      	adds	r1, r4, r5
 8009314:	42a3      	cmp	r3, r4
 8009316:	6025      	str	r5, [r4, #0]
 8009318:	bf18      	it	ne
 800931a:	6059      	strne	r1, [r3, #4]
 800931c:	6863      	ldr	r3, [r4, #4]
 800931e:	bf08      	it	eq
 8009320:	f8c8 1000 	streq.w	r1, [r8]
 8009324:	5162      	str	r2, [r4, r5]
 8009326:	604b      	str	r3, [r1, #4]
 8009328:	4630      	mov	r0, r6
 800932a:	f000 f82f 	bl	800938c <__malloc_unlock>
 800932e:	f104 000b 	add.w	r0, r4, #11
 8009332:	1d23      	adds	r3, r4, #4
 8009334:	f020 0007 	bic.w	r0, r0, #7
 8009338:	1ac2      	subs	r2, r0, r3
 800933a:	bf1c      	itt	ne
 800933c:	1a1b      	subne	r3, r3, r0
 800933e:	50a3      	strne	r3, [r4, r2]
 8009340:	e7af      	b.n	80092a2 <_malloc_r+0x22>
 8009342:	6862      	ldr	r2, [r4, #4]
 8009344:	42a3      	cmp	r3, r4
 8009346:	bf0c      	ite	eq
 8009348:	f8c8 2000 	streq.w	r2, [r8]
 800934c:	605a      	strne	r2, [r3, #4]
 800934e:	e7eb      	b.n	8009328 <_malloc_r+0xa8>
 8009350:	4623      	mov	r3, r4
 8009352:	6864      	ldr	r4, [r4, #4]
 8009354:	e7ae      	b.n	80092b4 <_malloc_r+0x34>
 8009356:	463c      	mov	r4, r7
 8009358:	687f      	ldr	r7, [r7, #4]
 800935a:	e7b6      	b.n	80092ca <_malloc_r+0x4a>
 800935c:	461a      	mov	r2, r3
 800935e:	685b      	ldr	r3, [r3, #4]
 8009360:	42a3      	cmp	r3, r4
 8009362:	d1fb      	bne.n	800935c <_malloc_r+0xdc>
 8009364:	2300      	movs	r3, #0
 8009366:	6053      	str	r3, [r2, #4]
 8009368:	e7de      	b.n	8009328 <_malloc_r+0xa8>
 800936a:	230c      	movs	r3, #12
 800936c:	6033      	str	r3, [r6, #0]
 800936e:	4630      	mov	r0, r6
 8009370:	f000 f80c 	bl	800938c <__malloc_unlock>
 8009374:	e794      	b.n	80092a0 <_malloc_r+0x20>
 8009376:	6005      	str	r5, [r0, #0]
 8009378:	e7d6      	b.n	8009328 <_malloc_r+0xa8>
 800937a:	bf00      	nop
 800937c:	20001c50 	.word	0x20001c50

08009380 <__malloc_lock>:
 8009380:	4801      	ldr	r0, [pc, #4]	@ (8009388 <__malloc_lock+0x8>)
 8009382:	f000 b96c 	b.w	800965e <__retarget_lock_acquire_recursive>
 8009386:	bf00      	nop
 8009388:	20001d90 	.word	0x20001d90

0800938c <__malloc_unlock>:
 800938c:	4801      	ldr	r0, [pc, #4]	@ (8009394 <__malloc_unlock+0x8>)
 800938e:	f000 b967 	b.w	8009660 <__retarget_lock_release_recursive>
 8009392:	bf00      	nop
 8009394:	20001d90 	.word	0x20001d90

08009398 <std>:
 8009398:	2300      	movs	r3, #0
 800939a:	b510      	push	{r4, lr}
 800939c:	4604      	mov	r4, r0
 800939e:	e9c0 3300 	strd	r3, r3, [r0]
 80093a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093a6:	6083      	str	r3, [r0, #8]
 80093a8:	8181      	strh	r1, [r0, #12]
 80093aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80093ac:	81c2      	strh	r2, [r0, #14]
 80093ae:	6183      	str	r3, [r0, #24]
 80093b0:	4619      	mov	r1, r3
 80093b2:	2208      	movs	r2, #8
 80093b4:	305c      	adds	r0, #92	@ 0x5c
 80093b6:	f000 f90f 	bl	80095d8 <memset>
 80093ba:	4b0d      	ldr	r3, [pc, #52]	@ (80093f0 <std+0x58>)
 80093bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80093be:	4b0d      	ldr	r3, [pc, #52]	@ (80093f4 <std+0x5c>)
 80093c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80093c2:	4b0d      	ldr	r3, [pc, #52]	@ (80093f8 <std+0x60>)
 80093c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80093c6:	4b0d      	ldr	r3, [pc, #52]	@ (80093fc <std+0x64>)
 80093c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80093ca:	4b0d      	ldr	r3, [pc, #52]	@ (8009400 <std+0x68>)
 80093cc:	6224      	str	r4, [r4, #32]
 80093ce:	429c      	cmp	r4, r3
 80093d0:	d006      	beq.n	80093e0 <std+0x48>
 80093d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80093d6:	4294      	cmp	r4, r2
 80093d8:	d002      	beq.n	80093e0 <std+0x48>
 80093da:	33d0      	adds	r3, #208	@ 0xd0
 80093dc:	429c      	cmp	r4, r3
 80093de:	d105      	bne.n	80093ec <std+0x54>
 80093e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80093e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093e8:	f000 b938 	b.w	800965c <__retarget_lock_init_recursive>
 80093ec:	bd10      	pop	{r4, pc}
 80093ee:	bf00      	nop
 80093f0:	08009851 	.word	0x08009851
 80093f4:	08009873 	.word	0x08009873
 80093f8:	080098ab 	.word	0x080098ab
 80093fc:	080098cf 	.word	0x080098cf
 8009400:	20001c54 	.word	0x20001c54

08009404 <stdio_exit_handler>:
 8009404:	4a02      	ldr	r2, [pc, #8]	@ (8009410 <stdio_exit_handler+0xc>)
 8009406:	4903      	ldr	r1, [pc, #12]	@ (8009414 <stdio_exit_handler+0x10>)
 8009408:	4803      	ldr	r0, [pc, #12]	@ (8009418 <stdio_exit_handler+0x14>)
 800940a:	f000 b869 	b.w	80094e0 <_fwalk_sglue>
 800940e:	bf00      	nop
 8009410:	2000012c 	.word	0x2000012c
 8009414:	08009801 	.word	0x08009801
 8009418:	2000013c 	.word	0x2000013c

0800941c <cleanup_stdio>:
 800941c:	6841      	ldr	r1, [r0, #4]
 800941e:	4b0c      	ldr	r3, [pc, #48]	@ (8009450 <cleanup_stdio+0x34>)
 8009420:	4299      	cmp	r1, r3
 8009422:	b510      	push	{r4, lr}
 8009424:	4604      	mov	r4, r0
 8009426:	d001      	beq.n	800942c <cleanup_stdio+0x10>
 8009428:	f000 f9ea 	bl	8009800 <_fflush_r>
 800942c:	68a1      	ldr	r1, [r4, #8]
 800942e:	4b09      	ldr	r3, [pc, #36]	@ (8009454 <cleanup_stdio+0x38>)
 8009430:	4299      	cmp	r1, r3
 8009432:	d002      	beq.n	800943a <cleanup_stdio+0x1e>
 8009434:	4620      	mov	r0, r4
 8009436:	f000 f9e3 	bl	8009800 <_fflush_r>
 800943a:	68e1      	ldr	r1, [r4, #12]
 800943c:	4b06      	ldr	r3, [pc, #24]	@ (8009458 <cleanup_stdio+0x3c>)
 800943e:	4299      	cmp	r1, r3
 8009440:	d004      	beq.n	800944c <cleanup_stdio+0x30>
 8009442:	4620      	mov	r0, r4
 8009444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009448:	f000 b9da 	b.w	8009800 <_fflush_r>
 800944c:	bd10      	pop	{r4, pc}
 800944e:	bf00      	nop
 8009450:	20001c54 	.word	0x20001c54
 8009454:	20001cbc 	.word	0x20001cbc
 8009458:	20001d24 	.word	0x20001d24

0800945c <global_stdio_init.part.0>:
 800945c:	b510      	push	{r4, lr}
 800945e:	4b0b      	ldr	r3, [pc, #44]	@ (800948c <global_stdio_init.part.0+0x30>)
 8009460:	4c0b      	ldr	r4, [pc, #44]	@ (8009490 <global_stdio_init.part.0+0x34>)
 8009462:	4a0c      	ldr	r2, [pc, #48]	@ (8009494 <global_stdio_init.part.0+0x38>)
 8009464:	601a      	str	r2, [r3, #0]
 8009466:	4620      	mov	r0, r4
 8009468:	2200      	movs	r2, #0
 800946a:	2104      	movs	r1, #4
 800946c:	f7ff ff94 	bl	8009398 <std>
 8009470:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009474:	2201      	movs	r2, #1
 8009476:	2109      	movs	r1, #9
 8009478:	f7ff ff8e 	bl	8009398 <std>
 800947c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009480:	2202      	movs	r2, #2
 8009482:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009486:	2112      	movs	r1, #18
 8009488:	f7ff bf86 	b.w	8009398 <std>
 800948c:	20001d8c 	.word	0x20001d8c
 8009490:	20001c54 	.word	0x20001c54
 8009494:	08009405 	.word	0x08009405

08009498 <__sfp_lock_acquire>:
 8009498:	4801      	ldr	r0, [pc, #4]	@ (80094a0 <__sfp_lock_acquire+0x8>)
 800949a:	f000 b8e0 	b.w	800965e <__retarget_lock_acquire_recursive>
 800949e:	bf00      	nop
 80094a0:	20001d91 	.word	0x20001d91

080094a4 <__sfp_lock_release>:
 80094a4:	4801      	ldr	r0, [pc, #4]	@ (80094ac <__sfp_lock_release+0x8>)
 80094a6:	f000 b8db 	b.w	8009660 <__retarget_lock_release_recursive>
 80094aa:	bf00      	nop
 80094ac:	20001d91 	.word	0x20001d91

080094b0 <__sinit>:
 80094b0:	b510      	push	{r4, lr}
 80094b2:	4604      	mov	r4, r0
 80094b4:	f7ff fff0 	bl	8009498 <__sfp_lock_acquire>
 80094b8:	6a23      	ldr	r3, [r4, #32]
 80094ba:	b11b      	cbz	r3, 80094c4 <__sinit+0x14>
 80094bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094c0:	f7ff bff0 	b.w	80094a4 <__sfp_lock_release>
 80094c4:	4b04      	ldr	r3, [pc, #16]	@ (80094d8 <__sinit+0x28>)
 80094c6:	6223      	str	r3, [r4, #32]
 80094c8:	4b04      	ldr	r3, [pc, #16]	@ (80094dc <__sinit+0x2c>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d1f5      	bne.n	80094bc <__sinit+0xc>
 80094d0:	f7ff ffc4 	bl	800945c <global_stdio_init.part.0>
 80094d4:	e7f2      	b.n	80094bc <__sinit+0xc>
 80094d6:	bf00      	nop
 80094d8:	0800941d 	.word	0x0800941d
 80094dc:	20001d8c 	.word	0x20001d8c

080094e0 <_fwalk_sglue>:
 80094e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094e4:	4607      	mov	r7, r0
 80094e6:	4688      	mov	r8, r1
 80094e8:	4614      	mov	r4, r2
 80094ea:	2600      	movs	r6, #0
 80094ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80094f0:	f1b9 0901 	subs.w	r9, r9, #1
 80094f4:	d505      	bpl.n	8009502 <_fwalk_sglue+0x22>
 80094f6:	6824      	ldr	r4, [r4, #0]
 80094f8:	2c00      	cmp	r4, #0
 80094fa:	d1f7      	bne.n	80094ec <_fwalk_sglue+0xc>
 80094fc:	4630      	mov	r0, r6
 80094fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009502:	89ab      	ldrh	r3, [r5, #12]
 8009504:	2b01      	cmp	r3, #1
 8009506:	d907      	bls.n	8009518 <_fwalk_sglue+0x38>
 8009508:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800950c:	3301      	adds	r3, #1
 800950e:	d003      	beq.n	8009518 <_fwalk_sglue+0x38>
 8009510:	4629      	mov	r1, r5
 8009512:	4638      	mov	r0, r7
 8009514:	47c0      	blx	r8
 8009516:	4306      	orrs	r6, r0
 8009518:	3568      	adds	r5, #104	@ 0x68
 800951a:	e7e9      	b.n	80094f0 <_fwalk_sglue+0x10>

0800951c <_puts_r>:
 800951c:	6a03      	ldr	r3, [r0, #32]
 800951e:	b570      	push	{r4, r5, r6, lr}
 8009520:	6884      	ldr	r4, [r0, #8]
 8009522:	4605      	mov	r5, r0
 8009524:	460e      	mov	r6, r1
 8009526:	b90b      	cbnz	r3, 800952c <_puts_r+0x10>
 8009528:	f7ff ffc2 	bl	80094b0 <__sinit>
 800952c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800952e:	07db      	lsls	r3, r3, #31
 8009530:	d405      	bmi.n	800953e <_puts_r+0x22>
 8009532:	89a3      	ldrh	r3, [r4, #12]
 8009534:	0598      	lsls	r0, r3, #22
 8009536:	d402      	bmi.n	800953e <_puts_r+0x22>
 8009538:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800953a:	f000 f890 	bl	800965e <__retarget_lock_acquire_recursive>
 800953e:	89a3      	ldrh	r3, [r4, #12]
 8009540:	0719      	lsls	r1, r3, #28
 8009542:	d502      	bpl.n	800954a <_puts_r+0x2e>
 8009544:	6923      	ldr	r3, [r4, #16]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d135      	bne.n	80095b6 <_puts_r+0x9a>
 800954a:	4621      	mov	r1, r4
 800954c:	4628      	mov	r0, r5
 800954e:	f000 fa01 	bl	8009954 <__swsetup_r>
 8009552:	b380      	cbz	r0, 80095b6 <_puts_r+0x9a>
 8009554:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8009558:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800955a:	07da      	lsls	r2, r3, #31
 800955c:	d405      	bmi.n	800956a <_puts_r+0x4e>
 800955e:	89a3      	ldrh	r3, [r4, #12]
 8009560:	059b      	lsls	r3, r3, #22
 8009562:	d402      	bmi.n	800956a <_puts_r+0x4e>
 8009564:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009566:	f000 f87b 	bl	8009660 <__retarget_lock_release_recursive>
 800956a:	4628      	mov	r0, r5
 800956c:	bd70      	pop	{r4, r5, r6, pc}
 800956e:	2b00      	cmp	r3, #0
 8009570:	da04      	bge.n	800957c <_puts_r+0x60>
 8009572:	69a2      	ldr	r2, [r4, #24]
 8009574:	429a      	cmp	r2, r3
 8009576:	dc17      	bgt.n	80095a8 <_puts_r+0x8c>
 8009578:	290a      	cmp	r1, #10
 800957a:	d015      	beq.n	80095a8 <_puts_r+0x8c>
 800957c:	6823      	ldr	r3, [r4, #0]
 800957e:	1c5a      	adds	r2, r3, #1
 8009580:	6022      	str	r2, [r4, #0]
 8009582:	7019      	strb	r1, [r3, #0]
 8009584:	68a3      	ldr	r3, [r4, #8]
 8009586:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800958a:	3b01      	subs	r3, #1
 800958c:	60a3      	str	r3, [r4, #8]
 800958e:	2900      	cmp	r1, #0
 8009590:	d1ed      	bne.n	800956e <_puts_r+0x52>
 8009592:	2b00      	cmp	r3, #0
 8009594:	da11      	bge.n	80095ba <_puts_r+0x9e>
 8009596:	4622      	mov	r2, r4
 8009598:	210a      	movs	r1, #10
 800959a:	4628      	mov	r0, r5
 800959c:	f000 f99b 	bl	80098d6 <__swbuf_r>
 80095a0:	3001      	adds	r0, #1
 80095a2:	d0d7      	beq.n	8009554 <_puts_r+0x38>
 80095a4:	250a      	movs	r5, #10
 80095a6:	e7d7      	b.n	8009558 <_puts_r+0x3c>
 80095a8:	4622      	mov	r2, r4
 80095aa:	4628      	mov	r0, r5
 80095ac:	f000 f993 	bl	80098d6 <__swbuf_r>
 80095b0:	3001      	adds	r0, #1
 80095b2:	d1e7      	bne.n	8009584 <_puts_r+0x68>
 80095b4:	e7ce      	b.n	8009554 <_puts_r+0x38>
 80095b6:	3e01      	subs	r6, #1
 80095b8:	e7e4      	b.n	8009584 <_puts_r+0x68>
 80095ba:	6823      	ldr	r3, [r4, #0]
 80095bc:	1c5a      	adds	r2, r3, #1
 80095be:	6022      	str	r2, [r4, #0]
 80095c0:	220a      	movs	r2, #10
 80095c2:	701a      	strb	r2, [r3, #0]
 80095c4:	e7ee      	b.n	80095a4 <_puts_r+0x88>
	...

080095c8 <puts>:
 80095c8:	4b02      	ldr	r3, [pc, #8]	@ (80095d4 <puts+0xc>)
 80095ca:	4601      	mov	r1, r0
 80095cc:	6818      	ldr	r0, [r3, #0]
 80095ce:	f7ff bfa5 	b.w	800951c <_puts_r>
 80095d2:	bf00      	nop
 80095d4:	20000138 	.word	0x20000138

080095d8 <memset>:
 80095d8:	4402      	add	r2, r0
 80095da:	4603      	mov	r3, r0
 80095dc:	4293      	cmp	r3, r2
 80095de:	d100      	bne.n	80095e2 <memset+0xa>
 80095e0:	4770      	bx	lr
 80095e2:	f803 1b01 	strb.w	r1, [r3], #1
 80095e6:	e7f9      	b.n	80095dc <memset+0x4>

080095e8 <_sbrk_r>:
 80095e8:	b538      	push	{r3, r4, r5, lr}
 80095ea:	4d06      	ldr	r5, [pc, #24]	@ (8009604 <_sbrk_r+0x1c>)
 80095ec:	2300      	movs	r3, #0
 80095ee:	4604      	mov	r4, r0
 80095f0:	4608      	mov	r0, r1
 80095f2:	602b      	str	r3, [r5, #0]
 80095f4:	f7f7 fdc8 	bl	8001188 <_sbrk>
 80095f8:	1c43      	adds	r3, r0, #1
 80095fa:	d102      	bne.n	8009602 <_sbrk_r+0x1a>
 80095fc:	682b      	ldr	r3, [r5, #0]
 80095fe:	b103      	cbz	r3, 8009602 <_sbrk_r+0x1a>
 8009600:	6023      	str	r3, [r4, #0]
 8009602:	bd38      	pop	{r3, r4, r5, pc}
 8009604:	20001d94 	.word	0x20001d94

08009608 <__errno>:
 8009608:	4b01      	ldr	r3, [pc, #4]	@ (8009610 <__errno+0x8>)
 800960a:	6818      	ldr	r0, [r3, #0]
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop
 8009610:	20000138 	.word	0x20000138

08009614 <__libc_init_array>:
 8009614:	b570      	push	{r4, r5, r6, lr}
 8009616:	4d0d      	ldr	r5, [pc, #52]	@ (800964c <__libc_init_array+0x38>)
 8009618:	4c0d      	ldr	r4, [pc, #52]	@ (8009650 <__libc_init_array+0x3c>)
 800961a:	1b64      	subs	r4, r4, r5
 800961c:	10a4      	asrs	r4, r4, #2
 800961e:	2600      	movs	r6, #0
 8009620:	42a6      	cmp	r6, r4
 8009622:	d109      	bne.n	8009638 <__libc_init_array+0x24>
 8009624:	4d0b      	ldr	r5, [pc, #44]	@ (8009654 <__libc_init_array+0x40>)
 8009626:	4c0c      	ldr	r4, [pc, #48]	@ (8009658 <__libc_init_array+0x44>)
 8009628:	f000 fab4 	bl	8009b94 <_init>
 800962c:	1b64      	subs	r4, r4, r5
 800962e:	10a4      	asrs	r4, r4, #2
 8009630:	2600      	movs	r6, #0
 8009632:	42a6      	cmp	r6, r4
 8009634:	d105      	bne.n	8009642 <__libc_init_array+0x2e>
 8009636:	bd70      	pop	{r4, r5, r6, pc}
 8009638:	f855 3b04 	ldr.w	r3, [r5], #4
 800963c:	4798      	blx	r3
 800963e:	3601      	adds	r6, #1
 8009640:	e7ee      	b.n	8009620 <__libc_init_array+0xc>
 8009642:	f855 3b04 	ldr.w	r3, [r5], #4
 8009646:	4798      	blx	r3
 8009648:	3601      	adds	r6, #1
 800964a:	e7f2      	b.n	8009632 <__libc_init_array+0x1e>
 800964c:	08009c58 	.word	0x08009c58
 8009650:	08009c58 	.word	0x08009c58
 8009654:	08009c58 	.word	0x08009c58
 8009658:	08009c5c 	.word	0x08009c5c

0800965c <__retarget_lock_init_recursive>:
 800965c:	4770      	bx	lr

0800965e <__retarget_lock_acquire_recursive>:
 800965e:	4770      	bx	lr

08009660 <__retarget_lock_release_recursive>:
 8009660:	4770      	bx	lr
	...

08009664 <_free_r>:
 8009664:	b538      	push	{r3, r4, r5, lr}
 8009666:	4605      	mov	r5, r0
 8009668:	2900      	cmp	r1, #0
 800966a:	d041      	beq.n	80096f0 <_free_r+0x8c>
 800966c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009670:	1f0c      	subs	r4, r1, #4
 8009672:	2b00      	cmp	r3, #0
 8009674:	bfb8      	it	lt
 8009676:	18e4      	addlt	r4, r4, r3
 8009678:	f7ff fe82 	bl	8009380 <__malloc_lock>
 800967c:	4a1d      	ldr	r2, [pc, #116]	@ (80096f4 <_free_r+0x90>)
 800967e:	6813      	ldr	r3, [r2, #0]
 8009680:	b933      	cbnz	r3, 8009690 <_free_r+0x2c>
 8009682:	6063      	str	r3, [r4, #4]
 8009684:	6014      	str	r4, [r2, #0]
 8009686:	4628      	mov	r0, r5
 8009688:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800968c:	f7ff be7e 	b.w	800938c <__malloc_unlock>
 8009690:	42a3      	cmp	r3, r4
 8009692:	d908      	bls.n	80096a6 <_free_r+0x42>
 8009694:	6820      	ldr	r0, [r4, #0]
 8009696:	1821      	adds	r1, r4, r0
 8009698:	428b      	cmp	r3, r1
 800969a:	bf01      	itttt	eq
 800969c:	6819      	ldreq	r1, [r3, #0]
 800969e:	685b      	ldreq	r3, [r3, #4]
 80096a0:	1809      	addeq	r1, r1, r0
 80096a2:	6021      	streq	r1, [r4, #0]
 80096a4:	e7ed      	b.n	8009682 <_free_r+0x1e>
 80096a6:	461a      	mov	r2, r3
 80096a8:	685b      	ldr	r3, [r3, #4]
 80096aa:	b10b      	cbz	r3, 80096b0 <_free_r+0x4c>
 80096ac:	42a3      	cmp	r3, r4
 80096ae:	d9fa      	bls.n	80096a6 <_free_r+0x42>
 80096b0:	6811      	ldr	r1, [r2, #0]
 80096b2:	1850      	adds	r0, r2, r1
 80096b4:	42a0      	cmp	r0, r4
 80096b6:	d10b      	bne.n	80096d0 <_free_r+0x6c>
 80096b8:	6820      	ldr	r0, [r4, #0]
 80096ba:	4401      	add	r1, r0
 80096bc:	1850      	adds	r0, r2, r1
 80096be:	4283      	cmp	r3, r0
 80096c0:	6011      	str	r1, [r2, #0]
 80096c2:	d1e0      	bne.n	8009686 <_free_r+0x22>
 80096c4:	6818      	ldr	r0, [r3, #0]
 80096c6:	685b      	ldr	r3, [r3, #4]
 80096c8:	6053      	str	r3, [r2, #4]
 80096ca:	4408      	add	r0, r1
 80096cc:	6010      	str	r0, [r2, #0]
 80096ce:	e7da      	b.n	8009686 <_free_r+0x22>
 80096d0:	d902      	bls.n	80096d8 <_free_r+0x74>
 80096d2:	230c      	movs	r3, #12
 80096d4:	602b      	str	r3, [r5, #0]
 80096d6:	e7d6      	b.n	8009686 <_free_r+0x22>
 80096d8:	6820      	ldr	r0, [r4, #0]
 80096da:	1821      	adds	r1, r4, r0
 80096dc:	428b      	cmp	r3, r1
 80096de:	bf04      	itt	eq
 80096e0:	6819      	ldreq	r1, [r3, #0]
 80096e2:	685b      	ldreq	r3, [r3, #4]
 80096e4:	6063      	str	r3, [r4, #4]
 80096e6:	bf04      	itt	eq
 80096e8:	1809      	addeq	r1, r1, r0
 80096ea:	6021      	streq	r1, [r4, #0]
 80096ec:	6054      	str	r4, [r2, #4]
 80096ee:	e7ca      	b.n	8009686 <_free_r+0x22>
 80096f0:	bd38      	pop	{r3, r4, r5, pc}
 80096f2:	bf00      	nop
 80096f4:	20001c50 	.word	0x20001c50

080096f8 <__sflush_r>:
 80096f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009700:	0716      	lsls	r6, r2, #28
 8009702:	4605      	mov	r5, r0
 8009704:	460c      	mov	r4, r1
 8009706:	d454      	bmi.n	80097b2 <__sflush_r+0xba>
 8009708:	684b      	ldr	r3, [r1, #4]
 800970a:	2b00      	cmp	r3, #0
 800970c:	dc02      	bgt.n	8009714 <__sflush_r+0x1c>
 800970e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009710:	2b00      	cmp	r3, #0
 8009712:	dd48      	ble.n	80097a6 <__sflush_r+0xae>
 8009714:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009716:	2e00      	cmp	r6, #0
 8009718:	d045      	beq.n	80097a6 <__sflush_r+0xae>
 800971a:	2300      	movs	r3, #0
 800971c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009720:	682f      	ldr	r7, [r5, #0]
 8009722:	6a21      	ldr	r1, [r4, #32]
 8009724:	602b      	str	r3, [r5, #0]
 8009726:	d030      	beq.n	800978a <__sflush_r+0x92>
 8009728:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800972a:	89a3      	ldrh	r3, [r4, #12]
 800972c:	0759      	lsls	r1, r3, #29
 800972e:	d505      	bpl.n	800973c <__sflush_r+0x44>
 8009730:	6863      	ldr	r3, [r4, #4]
 8009732:	1ad2      	subs	r2, r2, r3
 8009734:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009736:	b10b      	cbz	r3, 800973c <__sflush_r+0x44>
 8009738:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800973a:	1ad2      	subs	r2, r2, r3
 800973c:	2300      	movs	r3, #0
 800973e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009740:	6a21      	ldr	r1, [r4, #32]
 8009742:	4628      	mov	r0, r5
 8009744:	47b0      	blx	r6
 8009746:	1c43      	adds	r3, r0, #1
 8009748:	89a3      	ldrh	r3, [r4, #12]
 800974a:	d106      	bne.n	800975a <__sflush_r+0x62>
 800974c:	6829      	ldr	r1, [r5, #0]
 800974e:	291d      	cmp	r1, #29
 8009750:	d82b      	bhi.n	80097aa <__sflush_r+0xb2>
 8009752:	4a2a      	ldr	r2, [pc, #168]	@ (80097fc <__sflush_r+0x104>)
 8009754:	40ca      	lsrs	r2, r1
 8009756:	07d6      	lsls	r6, r2, #31
 8009758:	d527      	bpl.n	80097aa <__sflush_r+0xb2>
 800975a:	2200      	movs	r2, #0
 800975c:	6062      	str	r2, [r4, #4]
 800975e:	04d9      	lsls	r1, r3, #19
 8009760:	6922      	ldr	r2, [r4, #16]
 8009762:	6022      	str	r2, [r4, #0]
 8009764:	d504      	bpl.n	8009770 <__sflush_r+0x78>
 8009766:	1c42      	adds	r2, r0, #1
 8009768:	d101      	bne.n	800976e <__sflush_r+0x76>
 800976a:	682b      	ldr	r3, [r5, #0]
 800976c:	b903      	cbnz	r3, 8009770 <__sflush_r+0x78>
 800976e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009770:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009772:	602f      	str	r7, [r5, #0]
 8009774:	b1b9      	cbz	r1, 80097a6 <__sflush_r+0xae>
 8009776:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800977a:	4299      	cmp	r1, r3
 800977c:	d002      	beq.n	8009784 <__sflush_r+0x8c>
 800977e:	4628      	mov	r0, r5
 8009780:	f7ff ff70 	bl	8009664 <_free_r>
 8009784:	2300      	movs	r3, #0
 8009786:	6363      	str	r3, [r4, #52]	@ 0x34
 8009788:	e00d      	b.n	80097a6 <__sflush_r+0xae>
 800978a:	2301      	movs	r3, #1
 800978c:	4628      	mov	r0, r5
 800978e:	47b0      	blx	r6
 8009790:	4602      	mov	r2, r0
 8009792:	1c50      	adds	r0, r2, #1
 8009794:	d1c9      	bne.n	800972a <__sflush_r+0x32>
 8009796:	682b      	ldr	r3, [r5, #0]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d0c6      	beq.n	800972a <__sflush_r+0x32>
 800979c:	2b1d      	cmp	r3, #29
 800979e:	d001      	beq.n	80097a4 <__sflush_r+0xac>
 80097a0:	2b16      	cmp	r3, #22
 80097a2:	d11e      	bne.n	80097e2 <__sflush_r+0xea>
 80097a4:	602f      	str	r7, [r5, #0]
 80097a6:	2000      	movs	r0, #0
 80097a8:	e022      	b.n	80097f0 <__sflush_r+0xf8>
 80097aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097ae:	b21b      	sxth	r3, r3
 80097b0:	e01b      	b.n	80097ea <__sflush_r+0xf2>
 80097b2:	690f      	ldr	r7, [r1, #16]
 80097b4:	2f00      	cmp	r7, #0
 80097b6:	d0f6      	beq.n	80097a6 <__sflush_r+0xae>
 80097b8:	0793      	lsls	r3, r2, #30
 80097ba:	680e      	ldr	r6, [r1, #0]
 80097bc:	bf08      	it	eq
 80097be:	694b      	ldreq	r3, [r1, #20]
 80097c0:	600f      	str	r7, [r1, #0]
 80097c2:	bf18      	it	ne
 80097c4:	2300      	movne	r3, #0
 80097c6:	eba6 0807 	sub.w	r8, r6, r7
 80097ca:	608b      	str	r3, [r1, #8]
 80097cc:	f1b8 0f00 	cmp.w	r8, #0
 80097d0:	dde9      	ble.n	80097a6 <__sflush_r+0xae>
 80097d2:	6a21      	ldr	r1, [r4, #32]
 80097d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80097d6:	4643      	mov	r3, r8
 80097d8:	463a      	mov	r2, r7
 80097da:	4628      	mov	r0, r5
 80097dc:	47b0      	blx	r6
 80097de:	2800      	cmp	r0, #0
 80097e0:	dc08      	bgt.n	80097f4 <__sflush_r+0xfc>
 80097e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097ea:	81a3      	strh	r3, [r4, #12]
 80097ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80097f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097f4:	4407      	add	r7, r0
 80097f6:	eba8 0800 	sub.w	r8, r8, r0
 80097fa:	e7e7      	b.n	80097cc <__sflush_r+0xd4>
 80097fc:	20400001 	.word	0x20400001

08009800 <_fflush_r>:
 8009800:	b538      	push	{r3, r4, r5, lr}
 8009802:	690b      	ldr	r3, [r1, #16]
 8009804:	4605      	mov	r5, r0
 8009806:	460c      	mov	r4, r1
 8009808:	b913      	cbnz	r3, 8009810 <_fflush_r+0x10>
 800980a:	2500      	movs	r5, #0
 800980c:	4628      	mov	r0, r5
 800980e:	bd38      	pop	{r3, r4, r5, pc}
 8009810:	b118      	cbz	r0, 800981a <_fflush_r+0x1a>
 8009812:	6a03      	ldr	r3, [r0, #32]
 8009814:	b90b      	cbnz	r3, 800981a <_fflush_r+0x1a>
 8009816:	f7ff fe4b 	bl	80094b0 <__sinit>
 800981a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d0f3      	beq.n	800980a <_fflush_r+0xa>
 8009822:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009824:	07d0      	lsls	r0, r2, #31
 8009826:	d404      	bmi.n	8009832 <_fflush_r+0x32>
 8009828:	0599      	lsls	r1, r3, #22
 800982a:	d402      	bmi.n	8009832 <_fflush_r+0x32>
 800982c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800982e:	f7ff ff16 	bl	800965e <__retarget_lock_acquire_recursive>
 8009832:	4628      	mov	r0, r5
 8009834:	4621      	mov	r1, r4
 8009836:	f7ff ff5f 	bl	80096f8 <__sflush_r>
 800983a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800983c:	07da      	lsls	r2, r3, #31
 800983e:	4605      	mov	r5, r0
 8009840:	d4e4      	bmi.n	800980c <_fflush_r+0xc>
 8009842:	89a3      	ldrh	r3, [r4, #12]
 8009844:	059b      	lsls	r3, r3, #22
 8009846:	d4e1      	bmi.n	800980c <_fflush_r+0xc>
 8009848:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800984a:	f7ff ff09 	bl	8009660 <__retarget_lock_release_recursive>
 800984e:	e7dd      	b.n	800980c <_fflush_r+0xc>

08009850 <__sread>:
 8009850:	b510      	push	{r4, lr}
 8009852:	460c      	mov	r4, r1
 8009854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009858:	f000 f956 	bl	8009b08 <_read_r>
 800985c:	2800      	cmp	r0, #0
 800985e:	bfab      	itete	ge
 8009860:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009862:	89a3      	ldrhlt	r3, [r4, #12]
 8009864:	181b      	addge	r3, r3, r0
 8009866:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800986a:	bfac      	ite	ge
 800986c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800986e:	81a3      	strhlt	r3, [r4, #12]
 8009870:	bd10      	pop	{r4, pc}

08009872 <__swrite>:
 8009872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009876:	461f      	mov	r7, r3
 8009878:	898b      	ldrh	r3, [r1, #12]
 800987a:	05db      	lsls	r3, r3, #23
 800987c:	4605      	mov	r5, r0
 800987e:	460c      	mov	r4, r1
 8009880:	4616      	mov	r6, r2
 8009882:	d505      	bpl.n	8009890 <__swrite+0x1e>
 8009884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009888:	2302      	movs	r3, #2
 800988a:	2200      	movs	r2, #0
 800988c:	f000 f92a 	bl	8009ae4 <_lseek_r>
 8009890:	89a3      	ldrh	r3, [r4, #12]
 8009892:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009896:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800989a:	81a3      	strh	r3, [r4, #12]
 800989c:	4632      	mov	r2, r6
 800989e:	463b      	mov	r3, r7
 80098a0:	4628      	mov	r0, r5
 80098a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098a6:	f000 b941 	b.w	8009b2c <_write_r>

080098aa <__sseek>:
 80098aa:	b510      	push	{r4, lr}
 80098ac:	460c      	mov	r4, r1
 80098ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098b2:	f000 f917 	bl	8009ae4 <_lseek_r>
 80098b6:	1c43      	adds	r3, r0, #1
 80098b8:	89a3      	ldrh	r3, [r4, #12]
 80098ba:	bf15      	itete	ne
 80098bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80098be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80098c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80098c6:	81a3      	strheq	r3, [r4, #12]
 80098c8:	bf18      	it	ne
 80098ca:	81a3      	strhne	r3, [r4, #12]
 80098cc:	bd10      	pop	{r4, pc}

080098ce <__sclose>:
 80098ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098d2:	f000 b93d 	b.w	8009b50 <_close_r>

080098d6 <__swbuf_r>:
 80098d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098d8:	460e      	mov	r6, r1
 80098da:	4614      	mov	r4, r2
 80098dc:	4605      	mov	r5, r0
 80098de:	b118      	cbz	r0, 80098e8 <__swbuf_r+0x12>
 80098e0:	6a03      	ldr	r3, [r0, #32]
 80098e2:	b90b      	cbnz	r3, 80098e8 <__swbuf_r+0x12>
 80098e4:	f7ff fde4 	bl	80094b0 <__sinit>
 80098e8:	69a3      	ldr	r3, [r4, #24]
 80098ea:	60a3      	str	r3, [r4, #8]
 80098ec:	89a3      	ldrh	r3, [r4, #12]
 80098ee:	071a      	lsls	r2, r3, #28
 80098f0:	d501      	bpl.n	80098f6 <__swbuf_r+0x20>
 80098f2:	6923      	ldr	r3, [r4, #16]
 80098f4:	b943      	cbnz	r3, 8009908 <__swbuf_r+0x32>
 80098f6:	4621      	mov	r1, r4
 80098f8:	4628      	mov	r0, r5
 80098fa:	f000 f82b 	bl	8009954 <__swsetup_r>
 80098fe:	b118      	cbz	r0, 8009908 <__swbuf_r+0x32>
 8009900:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009904:	4638      	mov	r0, r7
 8009906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009908:	6823      	ldr	r3, [r4, #0]
 800990a:	6922      	ldr	r2, [r4, #16]
 800990c:	1a98      	subs	r0, r3, r2
 800990e:	6963      	ldr	r3, [r4, #20]
 8009910:	b2f6      	uxtb	r6, r6
 8009912:	4283      	cmp	r3, r0
 8009914:	4637      	mov	r7, r6
 8009916:	dc05      	bgt.n	8009924 <__swbuf_r+0x4e>
 8009918:	4621      	mov	r1, r4
 800991a:	4628      	mov	r0, r5
 800991c:	f7ff ff70 	bl	8009800 <_fflush_r>
 8009920:	2800      	cmp	r0, #0
 8009922:	d1ed      	bne.n	8009900 <__swbuf_r+0x2a>
 8009924:	68a3      	ldr	r3, [r4, #8]
 8009926:	3b01      	subs	r3, #1
 8009928:	60a3      	str	r3, [r4, #8]
 800992a:	6823      	ldr	r3, [r4, #0]
 800992c:	1c5a      	adds	r2, r3, #1
 800992e:	6022      	str	r2, [r4, #0]
 8009930:	701e      	strb	r6, [r3, #0]
 8009932:	6962      	ldr	r2, [r4, #20]
 8009934:	1c43      	adds	r3, r0, #1
 8009936:	429a      	cmp	r2, r3
 8009938:	d004      	beq.n	8009944 <__swbuf_r+0x6e>
 800993a:	89a3      	ldrh	r3, [r4, #12]
 800993c:	07db      	lsls	r3, r3, #31
 800993e:	d5e1      	bpl.n	8009904 <__swbuf_r+0x2e>
 8009940:	2e0a      	cmp	r6, #10
 8009942:	d1df      	bne.n	8009904 <__swbuf_r+0x2e>
 8009944:	4621      	mov	r1, r4
 8009946:	4628      	mov	r0, r5
 8009948:	f7ff ff5a 	bl	8009800 <_fflush_r>
 800994c:	2800      	cmp	r0, #0
 800994e:	d0d9      	beq.n	8009904 <__swbuf_r+0x2e>
 8009950:	e7d6      	b.n	8009900 <__swbuf_r+0x2a>
	...

08009954 <__swsetup_r>:
 8009954:	b538      	push	{r3, r4, r5, lr}
 8009956:	4b29      	ldr	r3, [pc, #164]	@ (80099fc <__swsetup_r+0xa8>)
 8009958:	4605      	mov	r5, r0
 800995a:	6818      	ldr	r0, [r3, #0]
 800995c:	460c      	mov	r4, r1
 800995e:	b118      	cbz	r0, 8009968 <__swsetup_r+0x14>
 8009960:	6a03      	ldr	r3, [r0, #32]
 8009962:	b90b      	cbnz	r3, 8009968 <__swsetup_r+0x14>
 8009964:	f7ff fda4 	bl	80094b0 <__sinit>
 8009968:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800996c:	0719      	lsls	r1, r3, #28
 800996e:	d422      	bmi.n	80099b6 <__swsetup_r+0x62>
 8009970:	06da      	lsls	r2, r3, #27
 8009972:	d407      	bmi.n	8009984 <__swsetup_r+0x30>
 8009974:	2209      	movs	r2, #9
 8009976:	602a      	str	r2, [r5, #0]
 8009978:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800997c:	81a3      	strh	r3, [r4, #12]
 800997e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009982:	e033      	b.n	80099ec <__swsetup_r+0x98>
 8009984:	0758      	lsls	r0, r3, #29
 8009986:	d512      	bpl.n	80099ae <__swsetup_r+0x5a>
 8009988:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800998a:	b141      	cbz	r1, 800999e <__swsetup_r+0x4a>
 800998c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009990:	4299      	cmp	r1, r3
 8009992:	d002      	beq.n	800999a <__swsetup_r+0x46>
 8009994:	4628      	mov	r0, r5
 8009996:	f7ff fe65 	bl	8009664 <_free_r>
 800999a:	2300      	movs	r3, #0
 800999c:	6363      	str	r3, [r4, #52]	@ 0x34
 800999e:	89a3      	ldrh	r3, [r4, #12]
 80099a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80099a4:	81a3      	strh	r3, [r4, #12]
 80099a6:	2300      	movs	r3, #0
 80099a8:	6063      	str	r3, [r4, #4]
 80099aa:	6923      	ldr	r3, [r4, #16]
 80099ac:	6023      	str	r3, [r4, #0]
 80099ae:	89a3      	ldrh	r3, [r4, #12]
 80099b0:	f043 0308 	orr.w	r3, r3, #8
 80099b4:	81a3      	strh	r3, [r4, #12]
 80099b6:	6923      	ldr	r3, [r4, #16]
 80099b8:	b94b      	cbnz	r3, 80099ce <__swsetup_r+0x7a>
 80099ba:	89a3      	ldrh	r3, [r4, #12]
 80099bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80099c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099c4:	d003      	beq.n	80099ce <__swsetup_r+0x7a>
 80099c6:	4621      	mov	r1, r4
 80099c8:	4628      	mov	r0, r5
 80099ca:	f000 f83f 	bl	8009a4c <__smakebuf_r>
 80099ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099d2:	f013 0201 	ands.w	r2, r3, #1
 80099d6:	d00a      	beq.n	80099ee <__swsetup_r+0x9a>
 80099d8:	2200      	movs	r2, #0
 80099da:	60a2      	str	r2, [r4, #8]
 80099dc:	6962      	ldr	r2, [r4, #20]
 80099de:	4252      	negs	r2, r2
 80099e0:	61a2      	str	r2, [r4, #24]
 80099e2:	6922      	ldr	r2, [r4, #16]
 80099e4:	b942      	cbnz	r2, 80099f8 <__swsetup_r+0xa4>
 80099e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80099ea:	d1c5      	bne.n	8009978 <__swsetup_r+0x24>
 80099ec:	bd38      	pop	{r3, r4, r5, pc}
 80099ee:	0799      	lsls	r1, r3, #30
 80099f0:	bf58      	it	pl
 80099f2:	6962      	ldrpl	r2, [r4, #20]
 80099f4:	60a2      	str	r2, [r4, #8]
 80099f6:	e7f4      	b.n	80099e2 <__swsetup_r+0x8e>
 80099f8:	2000      	movs	r0, #0
 80099fa:	e7f7      	b.n	80099ec <__swsetup_r+0x98>
 80099fc:	20000138 	.word	0x20000138

08009a00 <__swhatbuf_r>:
 8009a00:	b570      	push	{r4, r5, r6, lr}
 8009a02:	460c      	mov	r4, r1
 8009a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a08:	2900      	cmp	r1, #0
 8009a0a:	b096      	sub	sp, #88	@ 0x58
 8009a0c:	4615      	mov	r5, r2
 8009a0e:	461e      	mov	r6, r3
 8009a10:	da0d      	bge.n	8009a2e <__swhatbuf_r+0x2e>
 8009a12:	89a3      	ldrh	r3, [r4, #12]
 8009a14:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a18:	f04f 0100 	mov.w	r1, #0
 8009a1c:	bf14      	ite	ne
 8009a1e:	2340      	movne	r3, #64	@ 0x40
 8009a20:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a24:	2000      	movs	r0, #0
 8009a26:	6031      	str	r1, [r6, #0]
 8009a28:	602b      	str	r3, [r5, #0]
 8009a2a:	b016      	add	sp, #88	@ 0x58
 8009a2c:	bd70      	pop	{r4, r5, r6, pc}
 8009a2e:	466a      	mov	r2, sp
 8009a30:	f000 f89e 	bl	8009b70 <_fstat_r>
 8009a34:	2800      	cmp	r0, #0
 8009a36:	dbec      	blt.n	8009a12 <__swhatbuf_r+0x12>
 8009a38:	9901      	ldr	r1, [sp, #4]
 8009a3a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a3e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a42:	4259      	negs	r1, r3
 8009a44:	4159      	adcs	r1, r3
 8009a46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a4a:	e7eb      	b.n	8009a24 <__swhatbuf_r+0x24>

08009a4c <__smakebuf_r>:
 8009a4c:	898b      	ldrh	r3, [r1, #12]
 8009a4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a50:	079d      	lsls	r5, r3, #30
 8009a52:	4606      	mov	r6, r0
 8009a54:	460c      	mov	r4, r1
 8009a56:	d507      	bpl.n	8009a68 <__smakebuf_r+0x1c>
 8009a58:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a5c:	6023      	str	r3, [r4, #0]
 8009a5e:	6123      	str	r3, [r4, #16]
 8009a60:	2301      	movs	r3, #1
 8009a62:	6163      	str	r3, [r4, #20]
 8009a64:	b003      	add	sp, #12
 8009a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a68:	ab01      	add	r3, sp, #4
 8009a6a:	466a      	mov	r2, sp
 8009a6c:	f7ff ffc8 	bl	8009a00 <__swhatbuf_r>
 8009a70:	9f00      	ldr	r7, [sp, #0]
 8009a72:	4605      	mov	r5, r0
 8009a74:	4639      	mov	r1, r7
 8009a76:	4630      	mov	r0, r6
 8009a78:	f7ff fc02 	bl	8009280 <_malloc_r>
 8009a7c:	b948      	cbnz	r0, 8009a92 <__smakebuf_r+0x46>
 8009a7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a82:	059a      	lsls	r2, r3, #22
 8009a84:	d4ee      	bmi.n	8009a64 <__smakebuf_r+0x18>
 8009a86:	f023 0303 	bic.w	r3, r3, #3
 8009a8a:	f043 0302 	orr.w	r3, r3, #2
 8009a8e:	81a3      	strh	r3, [r4, #12]
 8009a90:	e7e2      	b.n	8009a58 <__smakebuf_r+0xc>
 8009a92:	89a3      	ldrh	r3, [r4, #12]
 8009a94:	6020      	str	r0, [r4, #0]
 8009a96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a9a:	81a3      	strh	r3, [r4, #12]
 8009a9c:	9b01      	ldr	r3, [sp, #4]
 8009a9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009aa2:	b15b      	cbz	r3, 8009abc <__smakebuf_r+0x70>
 8009aa4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009aa8:	4630      	mov	r0, r6
 8009aaa:	f000 f80b 	bl	8009ac4 <_isatty_r>
 8009aae:	b128      	cbz	r0, 8009abc <__smakebuf_r+0x70>
 8009ab0:	89a3      	ldrh	r3, [r4, #12]
 8009ab2:	f023 0303 	bic.w	r3, r3, #3
 8009ab6:	f043 0301 	orr.w	r3, r3, #1
 8009aba:	81a3      	strh	r3, [r4, #12]
 8009abc:	89a3      	ldrh	r3, [r4, #12]
 8009abe:	431d      	orrs	r5, r3
 8009ac0:	81a5      	strh	r5, [r4, #12]
 8009ac2:	e7cf      	b.n	8009a64 <__smakebuf_r+0x18>

08009ac4 <_isatty_r>:
 8009ac4:	b538      	push	{r3, r4, r5, lr}
 8009ac6:	4d06      	ldr	r5, [pc, #24]	@ (8009ae0 <_isatty_r+0x1c>)
 8009ac8:	2300      	movs	r3, #0
 8009aca:	4604      	mov	r4, r0
 8009acc:	4608      	mov	r0, r1
 8009ace:	602b      	str	r3, [r5, #0]
 8009ad0:	f7f7 fb41 	bl	8001156 <_isatty>
 8009ad4:	1c43      	adds	r3, r0, #1
 8009ad6:	d102      	bne.n	8009ade <_isatty_r+0x1a>
 8009ad8:	682b      	ldr	r3, [r5, #0]
 8009ada:	b103      	cbz	r3, 8009ade <_isatty_r+0x1a>
 8009adc:	6023      	str	r3, [r4, #0]
 8009ade:	bd38      	pop	{r3, r4, r5, pc}
 8009ae0:	20001d94 	.word	0x20001d94

08009ae4 <_lseek_r>:
 8009ae4:	b538      	push	{r3, r4, r5, lr}
 8009ae6:	4d07      	ldr	r5, [pc, #28]	@ (8009b04 <_lseek_r+0x20>)
 8009ae8:	4604      	mov	r4, r0
 8009aea:	4608      	mov	r0, r1
 8009aec:	4611      	mov	r1, r2
 8009aee:	2200      	movs	r2, #0
 8009af0:	602a      	str	r2, [r5, #0]
 8009af2:	461a      	mov	r2, r3
 8009af4:	f7f7 fb3a 	bl	800116c <_lseek>
 8009af8:	1c43      	adds	r3, r0, #1
 8009afa:	d102      	bne.n	8009b02 <_lseek_r+0x1e>
 8009afc:	682b      	ldr	r3, [r5, #0]
 8009afe:	b103      	cbz	r3, 8009b02 <_lseek_r+0x1e>
 8009b00:	6023      	str	r3, [r4, #0]
 8009b02:	bd38      	pop	{r3, r4, r5, pc}
 8009b04:	20001d94 	.word	0x20001d94

08009b08 <_read_r>:
 8009b08:	b538      	push	{r3, r4, r5, lr}
 8009b0a:	4d07      	ldr	r5, [pc, #28]	@ (8009b28 <_read_r+0x20>)
 8009b0c:	4604      	mov	r4, r0
 8009b0e:	4608      	mov	r0, r1
 8009b10:	4611      	mov	r1, r2
 8009b12:	2200      	movs	r2, #0
 8009b14:	602a      	str	r2, [r5, #0]
 8009b16:	461a      	mov	r2, r3
 8009b18:	f7f7 fac8 	bl	80010ac <_read>
 8009b1c:	1c43      	adds	r3, r0, #1
 8009b1e:	d102      	bne.n	8009b26 <_read_r+0x1e>
 8009b20:	682b      	ldr	r3, [r5, #0]
 8009b22:	b103      	cbz	r3, 8009b26 <_read_r+0x1e>
 8009b24:	6023      	str	r3, [r4, #0]
 8009b26:	bd38      	pop	{r3, r4, r5, pc}
 8009b28:	20001d94 	.word	0x20001d94

08009b2c <_write_r>:
 8009b2c:	b538      	push	{r3, r4, r5, lr}
 8009b2e:	4d07      	ldr	r5, [pc, #28]	@ (8009b4c <_write_r+0x20>)
 8009b30:	4604      	mov	r4, r0
 8009b32:	4608      	mov	r0, r1
 8009b34:	4611      	mov	r1, r2
 8009b36:	2200      	movs	r2, #0
 8009b38:	602a      	str	r2, [r5, #0]
 8009b3a:	461a      	mov	r2, r3
 8009b3c:	f7f7 fad3 	bl	80010e6 <_write>
 8009b40:	1c43      	adds	r3, r0, #1
 8009b42:	d102      	bne.n	8009b4a <_write_r+0x1e>
 8009b44:	682b      	ldr	r3, [r5, #0]
 8009b46:	b103      	cbz	r3, 8009b4a <_write_r+0x1e>
 8009b48:	6023      	str	r3, [r4, #0]
 8009b4a:	bd38      	pop	{r3, r4, r5, pc}
 8009b4c:	20001d94 	.word	0x20001d94

08009b50 <_close_r>:
 8009b50:	b538      	push	{r3, r4, r5, lr}
 8009b52:	4d06      	ldr	r5, [pc, #24]	@ (8009b6c <_close_r+0x1c>)
 8009b54:	2300      	movs	r3, #0
 8009b56:	4604      	mov	r4, r0
 8009b58:	4608      	mov	r0, r1
 8009b5a:	602b      	str	r3, [r5, #0]
 8009b5c:	f7f7 fadf 	bl	800111e <_close>
 8009b60:	1c43      	adds	r3, r0, #1
 8009b62:	d102      	bne.n	8009b6a <_close_r+0x1a>
 8009b64:	682b      	ldr	r3, [r5, #0]
 8009b66:	b103      	cbz	r3, 8009b6a <_close_r+0x1a>
 8009b68:	6023      	str	r3, [r4, #0]
 8009b6a:	bd38      	pop	{r3, r4, r5, pc}
 8009b6c:	20001d94 	.word	0x20001d94

08009b70 <_fstat_r>:
 8009b70:	b538      	push	{r3, r4, r5, lr}
 8009b72:	4d07      	ldr	r5, [pc, #28]	@ (8009b90 <_fstat_r+0x20>)
 8009b74:	2300      	movs	r3, #0
 8009b76:	4604      	mov	r4, r0
 8009b78:	4608      	mov	r0, r1
 8009b7a:	4611      	mov	r1, r2
 8009b7c:	602b      	str	r3, [r5, #0]
 8009b7e:	f7f7 fada 	bl	8001136 <_fstat>
 8009b82:	1c43      	adds	r3, r0, #1
 8009b84:	d102      	bne.n	8009b8c <_fstat_r+0x1c>
 8009b86:	682b      	ldr	r3, [r5, #0]
 8009b88:	b103      	cbz	r3, 8009b8c <_fstat_r+0x1c>
 8009b8a:	6023      	str	r3, [r4, #0]
 8009b8c:	bd38      	pop	{r3, r4, r5, pc}
 8009b8e:	bf00      	nop
 8009b90:	20001d94 	.word	0x20001d94

08009b94 <_init>:
 8009b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b96:	bf00      	nop
 8009b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b9a:	bc08      	pop	{r3}
 8009b9c:	469e      	mov	lr, r3
 8009b9e:	4770      	bx	lr

08009ba0 <_fini>:
 8009ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ba2:	bf00      	nop
 8009ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ba6:	bc08      	pop	{r3}
 8009ba8:	469e      	mov	lr, r3
 8009baa:	4770      	bx	lr
