Flow report for pfl_top
Sat Apr 24 21:42:41 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+-------------------------------+--------------------------------------------------+
; Flow Status                   ; Successful - Sat Apr 24 21:42:41 2021            ;
; Quartus II 64-Bit Version     ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                 ; pfl_top                                          ;
; Top-level Entity Name         ; parallel_flash_loader                            ;
; Family                        ; Stratix III                                      ;
; Device                        ; EP3SL150F1152C2                                  ;
; Timing Models                 ; Final                                            ;
; Logic utilization             ; < 1 %                                            ;
;     Combinational ALUTs       ; 216 / 113,600 ( < 1 % )                          ;
;     Memory ALUTs              ; 0 / 56,800 ( 0 % )                               ;
;     Dedicated logic registers ; 198 / 113,600 ( < 1 % )                          ;
; Total registers               ; 198                                              ;
; Total pins                    ; 47 / 744 ( 6 % )                                 ;
; Total virtual pins            ; 0                                                ;
; Total block memory bits       ; 0 / 5,630,976 ( 0 % )                            ;
; DSP block 18-bit elements     ; 0 / 384 ( 0 % )                                  ;
; Total PLLs                    ; 0 / 8 ( 0 % )                                    ;
; Total DLLs                    ; 0 / 4 ( 0 % )                                    ;
+-------------------------------+--------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/24/2021 21:42:20 ;
; Main task         ; Compilation         ;
; Revision Name     ; pfl_top             ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                     ;
+-------------------------------------+---------------------------------------+---------------+-----------------------+----------------+
; Assignment Name                     ; Value                                 ; Default Value ; Entity Name           ; Section Id     ;
+-------------------------------------+---------------------------------------+---------------+-----------------------+----------------+
; COMPILER_SIGNATURE_ID               ; 0.161931854049670                     ; --            ; --                    ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                  ; --            ; --                    ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                ; <None>        ; --                    ; --             ;
; IP_TOOL_NAME                        ; Parallel Flash Loader                 ; --            ; --                    ; --             ;
; IP_TOOL_VERSION                     ; 13.0                                  ; --            ; --                    ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                    ; --            ; --                    ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                     ; --            ; --                    ; --             ;
; MISC_FILE                           ; parallel_flash_loader.bsf             ; --            ; --                    ; --             ;
; MISC_FILE                           ; parallel_flash_loader_inst.v          ; --            ; --                    ; --             ;
; MISC_FILE                           ; parallel_flash_loader_bb.v            ; --            ; --                    ; --             ;
; MISC_FILE                           ; parallel_flash_loader.inc             ; --            ; --                    ; --             ;
; MISC_FILE                           ; parallel_flash_loader.cmp             ; --            ; --                    ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.1V                                  ; --            ; --                    ; --             ;
; PARTITION_COLOR                     ; 16764057                              ; --            ; parallel_flash_loader ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --            ; parallel_flash_loader ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                ; --            ; parallel_flash_loader ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                   ; --            ; --                    ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --                    ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                          ; --            ; --                    ; --             ;
; TOP_LEVEL_ENTITY                    ; parallel_flash_loader                 ; pfl_top       ; --                    ; --             ;
+-------------------------------------+---------------------------------------+---------------+-----------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:03     ; 1.0                     ; 762 MB              ; 00:00:03                           ;
; Fitter               ; 00:00:14     ; 2.6                     ; 1716 MB             ; 00:00:23                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 890 MB              ; 00:00:01                           ;
; Total                ; 00:00:18     ; --                      ; --                  ; 00:00:27                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                ;
+----------------------+------------------+------------------+------------------+----------------+
; Module Name          ; Machine Hostname ; OS Name          ; OS Version       ; Processor type ;
+----------------------+------------------+------------------+------------------+----------------+
; Analysis & Synthesis ; debian           ; Debian GNU/Linux ; Debian GNU/Linux ; x86_64         ;
; Fitter               ; debian           ; Debian GNU/Linux ; Debian GNU/Linux ; x86_64         ;
; EDA Netlist Writer   ; debian           ; Debian GNU/Linux ; Debian GNU/Linux ; x86_64         ;
+----------------------+------------------+------------------+------------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off pfl_top -c pfl_top
quartus_fit --read_settings_files=off --write_settings_files=off pfl_top -c pfl_top
quartus_eda --read_settings_files=off --write_settings_files=off pfl_top -c pfl_top



