Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\jfw225\Desktop\labs-ece5760\final\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System.qsys --block-symbol-file --output-directory=C:\Users\jfw225\Desktop\labs-ece5760\final\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 15.0]
Progress: Parameterizing module AV_Config
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 15.0]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding LEDs [altera_avalon_pio 15.0]
Progress: Parameterizing module LEDs
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 15.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 15.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 15.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding clock_bridge_0 [altera_clock_bridge 15.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fpga_ack [altera_avalon_pio 15.0]
Progress: Parameterizing module fpga_ack
Progress: Adding fpga_done [altera_avalon_pio 15.0]
Progress: Parameterizing module fpga_done
Progress: Adding fpga_output_data [altera_avalon_pio 15.0]
Progress: Parameterizing module fpga_output_data
Progress: Adding hps_fclk [altera_avalon_pio 15.0]
Progress: Parameterizing module hps_fclk
Progress: Adding hps_input_addr [altera_avalon_pio 15.0]
Progress: Parameterizing module hps_input_addr
Progress: Adding hps_input_data [altera_avalon_pio 15.0]
Progress: Parameterizing module hps_input_data
Progress: Adding hps_reset [altera_avalon_pio 15.0]
Progress: Parameterizing module hps_reset
Progress: Adding hps_valid [altera_avalon_pio 15.0]
Progress: Parameterizing module hps_valid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.fpga_ack: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.fpga_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.fpga_output_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\jfw225\Desktop\labs-ece5760\final\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\Users\jfw225\Desktop\labs-ece5760\final\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 15.0]
Progress: Parameterizing module AV_Config
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 15.0]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding LEDs [altera_avalon_pio 15.0]
Progress: Parameterizing module LEDs
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 15.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 15.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 15.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding clock_bridge_0 [altera_clock_bridge 15.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fpga_ack [altera_avalon_pio 15.0]
Progress: Parameterizing module fpga_ack
Progress: Adding fpga_done [altera_avalon_pio 15.0]
Progress: Parameterizing module fpga_done
Progress: Adding fpga_output_data [altera_avalon_pio 15.0]
Progress: Parameterizing module fpga_output_data
Progress: Adding hps_fclk [altera_avalon_pio 15.0]
Progress: Parameterizing module hps_fclk
Progress: Adding hps_input_addr [altera_avalon_pio 15.0]
Progress: Parameterizing module hps_input_addr
Progress: Adding hps_input_data [altera_avalon_pio 15.0]
Progress: Parameterizing module hps_input_data
Progress: Adding hps_reset [altera_avalon_pio 15.0]
Progress: Parameterizing module hps_reset
Progress: Adding hps_valid [altera_avalon_pio 15.0]
Progress: Parameterizing module hps_valid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.fpga_ack: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.fpga_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.fpga_output_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Info: Interconnect is inserted between master ARM_A9_HPS.h2f_axi_master and slave SDRAM.s1 because the master is of type axi and the slave is of type avalon.
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0001_HEX3_HEX0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0001_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0: "Computer_System" instantiated altera_avalon_pio "HEX3_HEX0"
Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0002_SDRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0002_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: fpga_ack: Starting RTL generation for module 'Computer_System_fpga_ack'
Info: fpga_ack:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_ack --dir=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0003_fpga_ack_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0003_fpga_ack_gen//Computer_System_fpga_ack_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_ack: Done RTL generation for module 'Computer_System_fpga_ack'
Info: fpga_ack: "Computer_System" instantiated altera_avalon_pio "fpga_ack"
Info: fpga_output_data: Starting RTL generation for module 'Computer_System_fpga_output_data'
Info: fpga_output_data:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_output_data --dir=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0004_fpga_output_data_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0004_fpga_output_data_gen//Computer_System_fpga_output_data_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_output_data: Done RTL generation for module 'Computer_System_fpga_output_data'
Info: fpga_output_data: "Computer_System" instantiated altera_avalon_pio "fpga_output_data"
Info: hps_fclk: Starting RTL generation for module 'Computer_System_hps_fclk'
Info: hps_fclk:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_fclk --dir=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0005_hps_fclk_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0005_hps_fclk_gen//Computer_System_hps_fclk_component_configuration.pl  --do_build_sim=0  ]
Info: hps_fclk: Done RTL generation for module 'Computer_System_hps_fclk'
Info: hps_fclk: "Computer_System" instantiated altera_avalon_pio "hps_fclk"
Info: hps_input_addr: Starting RTL generation for module 'Computer_System_hps_input_addr'
Info: hps_input_addr:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_addr --dir=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0006_hps_input_addr_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0006_hps_input_addr_gen//Computer_System_hps_input_addr_component_configuration.pl  --do_build_sim=0  ]
Info: hps_input_addr: Done RTL generation for module 'Computer_System_hps_input_addr'
Info: hps_input_addr: "Computer_System" instantiated altera_avalon_pio "hps_input_addr"
Info: hps_input_data: Starting RTL generation for module 'Computer_System_hps_input_data'
Info: hps_input_data:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_data --dir=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0007_hps_input_data_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jfw225/AppData/Local/Temp/alt9123_8902801163877413061.dir/0007_hps_input_data_gen//Computer_System_hps_input_data_component_configuration.pl  --do_build_sim=0  ]
Info: hps_input_data: Done RTL generation for module 'Computer_System_hps_input_data'
Info: hps_input_data: "Computer_System" instantiated altera_avalon_pio "hps_input_data"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: SDRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_s1_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: SDRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_s1_agent"
Info: SDRAM_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SDRAM_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file C:/Users/jfw225/Desktop/labs-ece5760/final/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/jfw225/Desktop/labs-ece5760/final/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_s1_rsp_width_adapter"
Info: Reusing file C:/Users/jfw225/Desktop/labs-ece5760/final/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/jfw225/Desktop/labs-ece5760/final/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/jfw225/Desktop/labs-ece5760/final/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/jfw225/Desktop/labs-ece5760/final/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/jfw225/Desktop/labs-ece5760/final/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/jfw225/Desktop/labs-ece5760/final/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 42 modules, 101 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
