{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619733837957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619733837958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 19:03:57 2021 " "Processing started: Thu Apr 29 19:03:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619733837958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733837958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_MK10 -c processador_MK10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_MK10 -c processador_MK10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733837958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619733838640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619733838640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/add/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/add/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-main " "Found design unit 1: add-main" {  } { { "COMPONENTS/add/add.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/add/add.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854885 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "COMPONENTS/add/add.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/add/add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ula/zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ula/zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero-main " "Found design unit 1: zero-main" {  } { { "COMPONENTS/ula/zero.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/zero.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854887 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "COMPONENTS/ula/zero.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/zero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-main " "Found design unit 1: ula-main" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854890 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sign_extension/sign_extension_4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sign_extension/sign_extension_4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extension_4_8-behavior " "Found design unit 1: sign_extension_4_8-behavior" {  } { { "COMPONENTS/sign_extension/sign_extension_4_8.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/sign_extension/sign_extension_4_8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854891 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extension_4_8 " "Found entity 1: sign_extension_4_8" {  } { { "COMPONENTS/sign_extension/sign_extension_4_8.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/sign_extension/sign_extension_4_8.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sign_extension/sign_extension_2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sign_extension/sign_extension_2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extension_2_8-behavior " "Found design unit 1: sign_extension_2_8-behavior" {  } { { "COMPONENTS/sign_extension/sign_extension_2_8.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/sign_extension/sign_extension_2_8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854893 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extension_2_8 " "Found entity 1: sign_extension_2_8" {  } { { "COMPONENTS/sign_extension/sign_extension_2_8.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/sign_extension/sign_extension_2_8.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registers/banco_registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registers/banco_registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registrador-behavior " "Found design unit 1: banco_registrador-behavior" {  } { { "COMPONENTS/registers/banco_registrador.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/registers/banco_registrador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854895 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registrador " "Found entity 1: banco_registrador" {  } { { "COMPONENTS/registers/banco_registrador.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/registers/banco_registrador.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-main " "Found design unit 1: pc-main" {  } { { "COMPONENTS/Pc/pc.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/Pc/pc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854896 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "COMPONENTS/Pc/pc.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/Pc/pc.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/multiplier/multiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file components/multiplier/multiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-main " "Found design unit 1: multiplier-main" {  } { { "COMPONENTS/multiplier/multiplier.vhdl" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/multiplier/multiplier.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854898 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "COMPONENTS/multiplier/multiplier.vhdl" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/multiplier/multiplier.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/multiplex/multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/multiplex/multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador-main " "Found design unit 1: multiplexador-main" {  } { { "COMPONENTS/multiplex/multiplexador.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/multiplex/multiplexador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854899 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "COMPONENTS/multiplex/multiplexador.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/multiplex/multiplexador.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory_rom/single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory_rom/single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_rom-behavior " "Found design unit 1: single_port_rom-behavior" {  } { { "COMPONENTS/memory_rom/single_port_rom.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/memory_rom/single_port_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854901 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "COMPONENTS/memory_rom/single_port_rom.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/memory_rom/single_port_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory_ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory_ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-main " "Found design unit 1: ram-main" {  } { { "COMPONENTS/memory_ram/ram.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/memory_ram/ram.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854903 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "COMPONENTS/memory_ram/ram.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/memory_ram/ram.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/gates/p_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/gates/p_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_and-behavior " "Found design unit 1: p_and-behavior" {  } { { "COMPONENTS/gates/p_and.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/gates/p_and.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854904 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_and " "Found entity 1: p_and" {  } { { "COMPONENTS/gates/p_and.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/gates/p_and.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/division_instruction/division_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/division_instruction/division_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division_instruction-behavior " "Found design unit 1: division_instruction-behavior" {  } { { "COMPONENTS/division_instruction/division_instruction.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/division_instruction/division_instruction.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854906 ""} { "Info" "ISGN_ENTITY_NAME" "1 division_instruction " "Found entity 1: division_instruction" {  } { { "COMPONENTS/division_instruction/division_instruction.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/division_instruction/division_instruction.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/control/unit_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/control/unit_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unit_control-behavior " "Found design unit 1: unit_control-behavior" {  } { { "COMPONENTS/control/unit_control.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/control/unit_control.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854908 ""} { "Info" "ISGN_ENTITY_NAME" "1 unit_control " "Found entity 1: unit_control" {  } { { "COMPONENTS/control/unit_control.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/control/unit_control.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/subtrator/subtrator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file components/subtrator/subtrator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-main " "Found design unit 1: subtrator-main" {  } { { "COMPONENTS/subtrator/subtrator.vhdl" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/subtrator/subtrator.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854910 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "COMPONENTS/subtrator/subtrator.vhdl" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/subtrator/subtrator.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_mk10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_mk10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_MK10-main " "Found design unit 1: processador_MK10-main" {  } { { "processador_MK10.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854913 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_MK10 " "Found entity 1: processador_MK10" {  } { { "processador_MK10.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619733854913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733854913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_MK10 " "Elaborating entity \"processador_MK10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619733855014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:port_map_addr " "Elaborating entity \"add\" for hierarchy \"add:port_map_addr\"" {  } { { "processador_MK10.vhd" "port_map_addr" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733855017 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inPort add.vhd(16) " "VHDL Process Statement warning at add.vhd(16): signal \"inPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/add/add.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/add/add.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619733855018 "|processador_MK10|add:port_map_addr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:port_map_pc " "Elaborating entity \"pc\" for hierarchy \"pc:port_map_pc\"" {  } { { "processador_MK10.vhd" "port_map_pc" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733855019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom single_port_rom:port_map_rom " "Elaborating entity \"single_port_rom\" for hierarchy \"single_port_rom:port_map_rom\"" {  } { { "processador_MK10.vhd" "port_map_rom" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733855023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division_instruction division_instruction:port_map_divisao_intrucao " "Elaborating entity \"division_instruction\" for hierarchy \"division_instruction:port_map_divisao_intrucao\"" {  } { { "processador_MK10.vhd" "port_map_divisao_intrucao" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733855027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_control unit_control:port_map_unidade_de_controle " "Elaborating entity \"unit_control\" for hierarchy \"unit_control:port_map_unidade_de_controle\"" {  } { { "processador_MK10.vhd" "port_map_unidade_de_controle" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733855029 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code unit_control.vhd(31) " "VHDL Process Statement warning at unit_control.vhd(31): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/control/unit_control.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/control/unit_control.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619733855031 "|unit_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registrador banco_registrador:port_map_banco_de_registradores " "Elaborating entity \"banco_registrador\" for hierarchy \"banco_registrador:port_map_banco_de_registradores\"" {  } { { "processador_MK10.vhd" "port_map_banco_de_registradores" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733855033 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg banco_registrador.vhd(38) " "VHDL Process Statement warning at banco_registrador.vhd(38): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/registers/banco_registrador.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/registers/banco_registrador.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619733855044 "|processador_MK10|banco_registrador:port_map_banco_de_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_a banco_registrador.vhd(38) " "VHDL Process Statement warning at banco_registrador.vhd(38): signal \"address_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/registers/banco_registrador.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/registers/banco_registrador.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619733855044 "|processador_MK10|banco_registrador:port_map_banco_de_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg banco_registrador.vhd(39) " "VHDL Process Statement warning at banco_registrador.vhd(39): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/registers/banco_registrador.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/registers/banco_registrador.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619733855045 "|processador_MK10|banco_registrador:port_map_banco_de_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_b banco_registrador.vhd(39) " "VHDL Process Statement warning at banco_registrador.vhd(39): signal \"address_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/registers/banco_registrador.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/registers/banco_registrador.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619733855045 "|processador_MK10|banco_registrador:port_map_banco_de_registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension_2_8 sign_extension_2_8:port_map_extensor_sinal_2_8 " "Elaborating entity \"sign_extension_2_8\" for hierarchy \"sign_extension_2_8:port_map_extensor_sinal_2_8\"" {  } { { "processador_MK10.vhd" "port_map_extensor_sinal_2_8" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733855046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador:port_map_mult1_2x1_br_ula " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador:port_map_mult1_2x1_br_ula\"" {  } { { "processador_MK10.vhd" "port_map_mult1_2x1_br_ula" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733855048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:port_map_ula " "Elaborating entity \"ula\" for hierarchy \"ula:port_map_ula\"" {  } { { "processador_MK10.vhd" "port_map_ula" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733855050 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multi ula.vhd(44) " "VHDL Process Statement warning at ula.vhd(44): signal \"multi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619733855052 "|processador_MK10|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "multi ula.vhd(35) " "VHDL Process Statement warning at ula.vhd(35): inferring latch(es) for signal or variable \"multi\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1619733855052 "|processador_MK10|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_zero ula.vhd(35) " "VHDL Process Statement warning at ula.vhd(35): inferring latch(es) for signal or variable \"s_zero\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1619733855052 "|processador_MK10|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_temp_zero ula.vhd(35) " "VHDL Process Statement warning at ula.vhd(35): inferring latch(es) for signal or variable \"in_temp_zero\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1619733855052 "|processador_MK10|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_temp_zero ula.vhd(35) " "Inferred latch for \"in_temp_zero\" at ula.vhd(35)" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733855053 "|processador_MK10|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_zero ula.vhd(35) " "Inferred latch for \"s_zero\" at ula.vhd(35)" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733855053 "|processador_MK10|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[0\] ula.vhd(35) " "Inferred latch for \"multi\[0\]\" at ula.vhd(35)" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733855053 "|processador_MK10|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[1\] ula.vhd(35) " "Inferred latch for \"multi\[1\]\" at ula.vhd(35)" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733855053 "|processador_MK10|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[2\] ula.vhd(35) " "Inferred latch for \"multi\[2\]\" at ula.vhd(35)" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733855053 "|processador_MK10|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[3\] ula.vhd(35) " "Inferred latch for \"multi\[3\]\" at ula.vhd(35)" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733855053 "|processador_MK10|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[4\] ula.vhd(35) " "Inferred latch for \"multi\[4\]\" at ula.vhd(35)" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733855053 "|processador_MK10|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[5\] ula.vhd(35) " "Inferred latch for \"multi\[5\]\" at ula.vhd(35)" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733855053 "|processador_MK10|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[6\] ula.vhd(35) " "Inferred latch for \"multi\[6\]\" at ula.vhd(35)" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733855053 "|processador_MK10|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multi\[7\] ula.vhd(35) " "Inferred latch for \"multi\[7\]\" at ula.vhd(35)" {  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733855053 "|processador_MK10|ula:port_map_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero ula:port_map_ula\|zero:port_map_temp_zero " "Elaborating entity \"zero\" for hierarchy \"ula:port_map_ula\|zero:port_map_temp_zero\"" {  } { { "COMPONENTS/ula/ula.vhd" "port_map_temp_zero" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733855055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:port_map_ram " "Elaborating entity \"ram\" for hierarchy \"ram:port_map_ram\"" {  } { { "processador_MK10.vhd" "port_map_ram" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733855057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension_4_8 sign_extension_4_8:port_map_extensor_sinal_4_8 " "Elaborating entity \"sign_extension_4_8\" for hierarchy \"sign_extension_4_8:port_map_extensor_sinal_4_8\"" {  } { { "processador_MK10.vhd" "port_map_extensor_sinal_4_8" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733855059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_and p_and:port_map_porta_and " "Elaborating entity \"p_and\" for hierarchy \"p_and:port_map_porta_and\"" {  } { { "processador_MK10.vhd" "port_map_porta_and" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/processador_MK10.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733855060 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram:port_map_ram\|memoria_ram " "RAM logic \"ram:port_map_ram\|memoria_ram\" is uninferred due to inappropriate RAM size" {  } { { "COMPONENTS/memory_ram/ram.vhd" "memoria_ram" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/memory_ram/ram.vhd" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1619733855758 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "banco_registrador:port_map_banco_de_registradores\|reg " "RAM logic \"banco_registrador:port_map_banco_de_registradores\|reg\" is uninferred due to inappropriate RAM size" {  } { { "COMPONENTS/registers/banco_registrador.vhd" "reg" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/registers/banco_registrador.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1619733855758 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1619733855758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|s_zero " "Latch ula:port_map_ula\|s_zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|outPort\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|outPort\[5\]" {  } { { "COMPONENTS/Pc/pc.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/Pc/pc.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619733856211 ""}  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619733856211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|in_temp_zero " "Latch ula:port_map_ula\|in_temp_zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|outPort\[7\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|outPort\[7\]" {  } { { "COMPONENTS/Pc/pc.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/Pc/pc.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619733856211 ""}  } { { "COMPONENTS/ula/ula.vhd" "" { Text "D:/TestProcessador/AOC_Matheus_Kevin_UFRR_2020/PROCESSADOR/COMPONENTS/ula/ula.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619733856211 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619733856691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619733857554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619733857554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "290 " "Implemented 290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619733857680 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619733857680 ""} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Implemented 220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619733857680 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1619733857680 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619733857680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619733857702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 19:04:17 2021 " "Processing ended: Thu Apr 29 19:04:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619733857702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619733857702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619733857702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619733857702 ""}
