// Seed: 798386399
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    output uwire id_5,
    output supply0 id_6,
    input wand id_7,
    input tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri0 id_12
    , id_15,
    output wand id_13
);
  wire id_16 = 1;
  assign id_0 = id_1 == id_1;
  wire id_17;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input tri0 id_4
);
  assign id_1 = 1;
  wire id_6;
  module_0(
      id_2, id_0, id_0, id_1, id_2, id_2, id_1, id_4, id_3, id_3, id_4, id_0, id_3, id_1
  );
  wire id_7;
  wire id_8;
  wire id_9 = (id_4) - 1;
  wire id_10;
  assign id_1 = 1;
  assign id_9 = 1;
endmodule
