{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712154505808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712154505817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 21:28:24 2024 " "Processing started: Wed Apr 03 21:28:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712154505817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154505817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_signed -c project_signed " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_signed -c project_signed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154505817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712154506495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712154506495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rom " "Found entity 1: tb_rom" {  } { { "../RTL/main_signed/tb_rom.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/tb_rom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_mul4x4_4x2matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_mul4x4_4x2matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Mul4x4_4x2matrix " "Found entity 1: TB_Mul4x4_4x2matrix" {  } { { "../RTL/main_signed/TB_Mul4x4_4x2matrix.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/TB_Mul4x4_4x2matrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_mul4x2_2x2matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_mul4x2_2x2matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Mul4x2_2x2Matrix " "Found entity 1: TB_Mul4x2_2x2Matrix" {  } { { "../RTL/main_signed/TB_Mul4x2_2x2Matrix.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/TB_Mul4x2_2x2Matrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_mul4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_mul4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Mul " "Found entity 1: TB_Mul" {  } { { "../RTL/main_signed/tb_mul4bit.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/tb_mul4bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_mul2vector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_mul2vector.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mul2vector " "Found entity 1: tb_mul2vector" {  } { { "../RTL/main_signed/tb_mul2vector.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/tb_mul2vector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_adder8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_adder8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_adder8bit " "Found entity 1: tb_adder8bit" {  } { { "../RTL/main_signed/tb_adder8bit.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/tb_adder8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../RTL/main_signed/rom.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/mul4x4_4x2matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/mul4x4_4x2matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul4x4_4x2matrix " "Found entity 1: Mul4x4_4x2matrix" {  } { { "../RTL/main_signed/Mul4x4_4x2matrix.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul4x4_4x2matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/mul4x2_2x2matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/mul4x2_2x2matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul4x2_2x2Matrix " "Found entity 1: Mul4x2_2x2Matrix" {  } { { "../RTL/main_signed/Mul4x2_2x2Matrix.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul4x2_2x2Matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/mul4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/mul4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul4bit " "Found entity 1: Mul4bit" {  } { { "../RTL/main_signed/Mul4bit.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul4bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/mul2vector4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/mul2vector4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul2vector4x1 " "Found entity 1: Mul2vector4x1" {  } { { "../RTL/main_signed/Mul2vector4x1.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul2vector4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/mul2vector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/mul2vector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul2vector " "Found entity 1: Mul2vector" {  } { { "../RTL/main_signed/Mul2vector.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul2vector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/adder8bit.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/adder8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_2bit " "Found entity 1: adder_2bit" {  } { { "../RTL/main_signed/adder8bit.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/adder8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516441 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder8bit " "Found entity 2: adder8bit" {  } { { "../RTL/main_signed/adder8bit.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/adder8bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/addnbitsigned.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/addnbitsigned.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddNbitSigned " "Found entity 1: AddNbitSigned" {  } { { "../RTL/main_signed/AddNbitSigned.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/AddNbitSigned.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_addnbitsigned.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_addnbitsigned.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_AddNbitSigned " "Found entity 1: tb_AddNbitSigned" {  } { { "../RTL/main_signed/tb_AddNbitSigned.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/tb_AddNbitSigned.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_mul2vector4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/onedrive - ptit.edu.vn/documents/fpga/nhatkycongviec/240409/project/signed/rtl/main_signed/tb_mul2vector4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Mul2vector4x1 " "Found entity 1: TB_Mul2vector4x1" {  } { { "../RTL/main_signed/TB_Mul2vector4x1.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/TB_Mul2vector4x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154516458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154516458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mul4x2_2x2Matrix " "Elaborating entity \"Mul4x2_2x2Matrix\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712154516506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul2vector Mul2vector:m1 " "Elaborating entity \"Mul2vector\" for hierarchy \"Mul2vector:m1\"" {  } { { "../RTL/main_signed/Mul4x2_2x2Matrix.v" "m1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul4x2_2x2Matrix.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154516520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul4bit Mul2vector:m1\|Mul4bit:m1 " "Elaborating entity \"Mul4bit\" for hierarchy \"Mul2vector:m1\|Mul4bit:m1\"" {  } { { "../RTL/main_signed/Mul2vector.v" "m1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul2vector.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154516524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddNbitSigned Mul2vector:m1\|AddNbitSigned:add1 " "Elaborating entity \"AddNbitSigned\" for hierarchy \"Mul2vector:m1\|AddNbitSigned:add1\"" {  } { { "../RTL/main_signed/Mul2vector.v" "add1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul2vector.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154516531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712154517319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154517319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712154517399 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712154517399 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712154517399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712154517399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712154517414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 21:28:37 2024 " "Processing ended: Wed Apr 03 21:28:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712154517414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712154517414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712154517414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154517414 ""}
