// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Tue Sep 25 13:40:38 2018
// Host        : VT2OB6D7ZB52FZ0 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hls_ocr_0_sim_netlist.v
// Design      : hls_ocr_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "hls_ocr_0,hls_ocr,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "hls_ocr,Vivado 2018.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module hls_ocr_0
   (video_in_TVALID,
    video_in_TREADY,
    video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TVALID,
    video_out_TREADY,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_ready,
    ap_idle);
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TVALID" *) input video_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output video_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDATA" *) input [7:0]video_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TKEEP" *) input [0:0]video_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TSTRB" *) input [0:0]video_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input [0:0]video_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TLAST" *) input [0:0]video_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TID" *) input [0:0]video_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000" *) input [0:0]video_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TVALID" *) output video_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input video_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDATA" *) output [7:0]video_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TKEEP" *) output [0:0]video_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TSTRB" *) output [0:0]video_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output [0:0]video_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TLAST" *) output [0:0]video_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TID" *) output [0:0]video_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000" *) output [0:0]video_out_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) output ap_idle;

  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [7:0]video_in_TDATA;
  wire [0:0]video_in_TDEST;
  wire [0:0]video_in_TID;
  wire [0:0]video_in_TKEEP;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TSTRB;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [7:0]video_out_TDATA;
  wire [0:0]video_out_TDEST;
  wire [0:0]video_out_TID;
  wire [0:0]video_out_TKEEP;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TSTRB;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  hls_ocr_0_hls_ocr inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TDEST(video_in_TDEST),
        .video_in_TID(video_in_TID),
        .video_in_TKEEP(video_in_TKEEP),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TSTRB(video_in_TSTRB),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TDEST(video_out_TDEST),
        .video_out_TID(video_out_TID),
        .video_out_TKEEP(video_out_TKEEP),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
endmodule

(* ORIG_REF_NAME = "AXIvideo2Mat" *) 
module hls_ocr_0_AXIvideo2Mat
   (video_in_TREADY,
    start_once_reg,
    Q,
    AXIvideo2Mat_U0_img_rows_V_out_write,
    ap_ready,
    \axi_data_V_1_i_reg_274_reg[0]_0 ,
    D,
    E,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_1,
    srcImg_rows_V_c_empty_n,
    srcImg_rows_V_c12_full_n,
    srcImg_cols_V_c13_full_n,
    srcImg_cols_V_c_empty_n,
    internal_full_n_reg,
    video_in_TVALID,
    srcImg_data_stream_0_full_n,
    ap_start,
    start_for_hls_otsu_U0_full_n,
    video_in_TLAST,
    video_in_TUSER,
    video_in_TDATA);
  output video_in_TREADY;
  output start_once_reg;
  output [0:0]Q;
  output AXIvideo2Mat_U0_img_rows_V_out_write;
  output ap_ready;
  output \axi_data_V_1_i_reg_274_reg[0]_0 ;
  output [7:0]D;
  output [0:0]E;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output \mOutPtr_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input srcImg_rows_V_c_empty_n;
  input srcImg_rows_V_c12_full_n;
  input srcImg_cols_V_c13_full_n;
  input srcImg_cols_V_c_empty_n;
  input internal_full_n_reg;
  input video_in_TVALID;
  input srcImg_data_stream_0_full_n;
  input ap_start;
  input start_for_hls_otsu_U0_full_n;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TUSER;
  input [7:0]video_in_TDATA;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire [7:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_A;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [7:0]AXI_video_strm_V_data_V_0_payload_A;
  wire [7:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel2;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_4;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_4;
  wire [1:1]AXI_video_strm_V_data_V_0_state;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_4 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_0_state;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_4 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_4 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_4_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_4 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_4 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_4;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_4;
  wire [1:1]AXI_video_strm_V_last_V_0_state;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_4 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_4_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_4 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_4 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_4;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_4;
  wire [1:1]AXI_video_strm_V_user_V_0_state;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_4 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_4_[0] ;
  wire AXIvideo2Mat_U0_img_rows_V_out_write;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[5]_i_2_n_4 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_4;
  wire ap_enable_reg_pp1_iter0_i_2_n_4;
  wire ap_enable_reg_pp1_iter1_i_1_n_4;
  wire ap_enable_reg_pp1_iter1_reg_n_4;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_4;
  wire ap_enable_reg_pp2_iter0_i_2_n_4;
  wire ap_enable_reg_pp2_iter1_i_1_n_4;
  wire ap_enable_reg_pp2_iter1_reg_n_4;
  wire ap_ready;
  wire ap_ready_INST_0_i_10_n_4;
  wire ap_ready_INST_0_i_11_n_4;
  wire ap_ready_INST_0_i_12_n_4;
  wire ap_ready_INST_0_i_13_n_4;
  wire ap_ready_INST_0_i_14_n_4;
  wire ap_ready_INST_0_i_1_n_6;
  wire ap_ready_INST_0_i_1_n_7;
  wire ap_ready_INST_0_i_2_n_4;
  wire ap_ready_INST_0_i_2_n_5;
  wire ap_ready_INST_0_i_2_n_6;
  wire ap_ready_INST_0_i_2_n_7;
  wire ap_ready_INST_0_i_3_n_4;
  wire ap_ready_INST_0_i_4_n_4;
  wire ap_ready_INST_0_i_5_n_4;
  wire ap_ready_INST_0_i_6_n_4;
  wire ap_ready_INST_0_i_6_n_5;
  wire ap_ready_INST_0_i_6_n_6;
  wire ap_ready_INST_0_i_6_n_7;
  wire ap_ready_INST_0_i_7_n_4;
  wire ap_ready_INST_0_i_8_n_4;
  wire ap_ready_INST_0_i_9_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [7:0]axi_data_V1_i_reg_219;
  wire \axi_data_V1_i_reg_219[0]_i_1_n_4 ;
  wire \axi_data_V1_i_reg_219[1]_i_1_n_4 ;
  wire \axi_data_V1_i_reg_219[2]_i_1_n_4 ;
  wire \axi_data_V1_i_reg_219[3]_i_1_n_4 ;
  wire \axi_data_V1_i_reg_219[4]_i_1_n_4 ;
  wire \axi_data_V1_i_reg_219[5]_i_1_n_4 ;
  wire \axi_data_V1_i_reg_219[6]_i_1_n_4 ;
  wire \axi_data_V1_i_reg_219[7]_i_1_n_4 ;
  wire [7:0]axi_data_V_1_i_reg_274;
  wire \axi_data_V_1_i_reg_274[0]_i_1_n_4 ;
  wire \axi_data_V_1_i_reg_274[1]_i_1_n_4 ;
  wire \axi_data_V_1_i_reg_274[2]_i_1_n_4 ;
  wire \axi_data_V_1_i_reg_274[3]_i_1_n_4 ;
  wire \axi_data_V_1_i_reg_274[4]_i_1_n_4 ;
  wire \axi_data_V_1_i_reg_274[5]_i_1_n_4 ;
  wire \axi_data_V_1_i_reg_274[6]_i_1_n_4 ;
  wire \axi_data_V_1_i_reg_274[7]_i_1_n_4 ;
  wire \axi_data_V_1_i_reg_274_reg[0]_0 ;
  wire [7:0]axi_data_V_3_i_reg_334;
  wire \axi_data_V_3_i_reg_334[0]_i_1_n_4 ;
  wire \axi_data_V_3_i_reg_334[1]_i_1_n_4 ;
  wire \axi_data_V_3_i_reg_334[2]_i_1_n_4 ;
  wire \axi_data_V_3_i_reg_334[3]_i_1_n_4 ;
  wire \axi_data_V_3_i_reg_334[4]_i_1_n_4 ;
  wire \axi_data_V_3_i_reg_334[5]_i_1_n_4 ;
  wire \axi_data_V_3_i_reg_334[6]_i_1_n_4 ;
  wire \axi_data_V_3_i_reg_334[7]_i_1_n_4 ;
  wire axi_last_V1_i_reg_209;
  wire \axi_last_V1_i_reg_209[0]_i_1_n_4 ;
  wire axi_last_V_3_i_reg_322;
  wire \axi_last_V_3_i_reg_322[0]_i_1_n_4 ;
  wire brmerge_i_reg_457;
  wire \brmerge_i_reg_457[0]_i_1_n_4 ;
  wire \brmerge_i_reg_457[0]_i_2_n_4 ;
  wire \brmerge_i_reg_457[0]_i_3_n_4 ;
  wire \brmerge_i_reg_457[0]_i_4_n_4 ;
  wire \eol_2_i_reg_311[0]_i_1_n_4 ;
  wire \eol_2_i_reg_311[0]_i_2_n_4 ;
  wire \eol_2_i_reg_311_reg_n_4_[0] ;
  wire eol_i_reg_251;
  wire \eol_i_reg_251_reg_n_4_[0] ;
  wire eol_reg_263;
  wire \eol_reg_263[0]_i_2_n_4 ;
  wire \eol_reg_263_reg_n_4_[0] ;
  wire exitcond7_i_fu_373_p2;
  wire exitcond_i_fu_384_p2;
  wire \exitcond_i_reg_448[0]_i_1_n_4 ;
  wire \exitcond_i_reg_448_reg_n_4_[0] ;
  wire [31:0]i_V_fu_378_p2;
  wire [31:0]i_V_reg_443;
  wire \i_V_reg_443_reg[12]_i_1_n_4 ;
  wire \i_V_reg_443_reg[12]_i_1_n_5 ;
  wire \i_V_reg_443_reg[12]_i_1_n_6 ;
  wire \i_V_reg_443_reg[12]_i_1_n_7 ;
  wire \i_V_reg_443_reg[16]_i_1_n_4 ;
  wire \i_V_reg_443_reg[16]_i_1_n_5 ;
  wire \i_V_reg_443_reg[16]_i_1_n_6 ;
  wire \i_V_reg_443_reg[16]_i_1_n_7 ;
  wire \i_V_reg_443_reg[20]_i_1_n_4 ;
  wire \i_V_reg_443_reg[20]_i_1_n_5 ;
  wire \i_V_reg_443_reg[20]_i_1_n_6 ;
  wire \i_V_reg_443_reg[20]_i_1_n_7 ;
  wire \i_V_reg_443_reg[24]_i_1_n_4 ;
  wire \i_V_reg_443_reg[24]_i_1_n_5 ;
  wire \i_V_reg_443_reg[24]_i_1_n_6 ;
  wire \i_V_reg_443_reg[24]_i_1_n_7 ;
  wire \i_V_reg_443_reg[28]_i_1_n_4 ;
  wire \i_V_reg_443_reg[28]_i_1_n_5 ;
  wire \i_V_reg_443_reg[28]_i_1_n_6 ;
  wire \i_V_reg_443_reg[28]_i_1_n_7 ;
  wire \i_V_reg_443_reg[31]_i_1_n_6 ;
  wire \i_V_reg_443_reg[31]_i_1_n_7 ;
  wire \i_V_reg_443_reg[4]_i_1_n_4 ;
  wire \i_V_reg_443_reg[4]_i_1_n_5 ;
  wire \i_V_reg_443_reg[4]_i_1_n_6 ;
  wire \i_V_reg_443_reg[4]_i_1_n_7 ;
  wire \i_V_reg_443_reg[8]_i_1_n_4 ;
  wire \i_V_reg_443_reg[8]_i_1_n_5 ;
  wire \i_V_reg_443_reg[8]_i_1_n_6 ;
  wire \i_V_reg_443_reg[8]_i_1_n_7 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire sof_1_i_fu_152;
  wire sof_1_i_fu_1520;
  wire \sof_1_i_fu_152[0]_i_1_n_4 ;
  wire srcImg_cols_V_c13_full_n;
  wire srcImg_cols_V_c_empty_n;
  wire srcImg_data_stream_0_full_n;
  wire srcImg_rows_V_c12_full_n;
  wire srcImg_rows_V_c_empty_n;
  wire start_for_hls_otsu_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_4;
  wire t_V_6_reg_240;
  wire \t_V_6_reg_240[0]_i_11_n_4 ;
  wire \t_V_6_reg_240[0]_i_12_n_4 ;
  wire \t_V_6_reg_240[0]_i_13_n_4 ;
  wire \t_V_6_reg_240[0]_i_14_n_4 ;
  wire \t_V_6_reg_240[0]_i_15_n_4 ;
  wire \t_V_6_reg_240[0]_i_16_n_4 ;
  wire \t_V_6_reg_240[0]_i_17_n_4 ;
  wire \t_V_6_reg_240[0]_i_18_n_4 ;
  wire \t_V_6_reg_240[0]_i_5_n_4 ;
  wire \t_V_6_reg_240[0]_i_7_n_4 ;
  wire \t_V_6_reg_240[0]_i_8_n_4 ;
  wire \t_V_6_reg_240[0]_i_9_n_4 ;
  wire [31:0]t_V_6_reg_240_reg;
  wire \t_V_6_reg_240_reg[0]_i_10_n_4 ;
  wire \t_V_6_reg_240_reg[0]_i_10_n_5 ;
  wire \t_V_6_reg_240_reg[0]_i_10_n_6 ;
  wire \t_V_6_reg_240_reg[0]_i_10_n_7 ;
  wire \t_V_6_reg_240_reg[0]_i_3_n_10 ;
  wire \t_V_6_reg_240_reg[0]_i_3_n_11 ;
  wire \t_V_6_reg_240_reg[0]_i_3_n_4 ;
  wire \t_V_6_reg_240_reg[0]_i_3_n_5 ;
  wire \t_V_6_reg_240_reg[0]_i_3_n_6 ;
  wire \t_V_6_reg_240_reg[0]_i_3_n_7 ;
  wire \t_V_6_reg_240_reg[0]_i_3_n_8 ;
  wire \t_V_6_reg_240_reg[0]_i_3_n_9 ;
  wire \t_V_6_reg_240_reg[0]_i_4_n_6 ;
  wire \t_V_6_reg_240_reg[0]_i_4_n_7 ;
  wire \t_V_6_reg_240_reg[0]_i_6_n_4 ;
  wire \t_V_6_reg_240_reg[0]_i_6_n_5 ;
  wire \t_V_6_reg_240_reg[0]_i_6_n_6 ;
  wire \t_V_6_reg_240_reg[0]_i_6_n_7 ;
  wire \t_V_6_reg_240_reg[12]_i_1_n_10 ;
  wire \t_V_6_reg_240_reg[12]_i_1_n_11 ;
  wire \t_V_6_reg_240_reg[12]_i_1_n_4 ;
  wire \t_V_6_reg_240_reg[12]_i_1_n_5 ;
  wire \t_V_6_reg_240_reg[12]_i_1_n_6 ;
  wire \t_V_6_reg_240_reg[12]_i_1_n_7 ;
  wire \t_V_6_reg_240_reg[12]_i_1_n_8 ;
  wire \t_V_6_reg_240_reg[12]_i_1_n_9 ;
  wire \t_V_6_reg_240_reg[16]_i_1_n_10 ;
  wire \t_V_6_reg_240_reg[16]_i_1_n_11 ;
  wire \t_V_6_reg_240_reg[16]_i_1_n_4 ;
  wire \t_V_6_reg_240_reg[16]_i_1_n_5 ;
  wire \t_V_6_reg_240_reg[16]_i_1_n_6 ;
  wire \t_V_6_reg_240_reg[16]_i_1_n_7 ;
  wire \t_V_6_reg_240_reg[16]_i_1_n_8 ;
  wire \t_V_6_reg_240_reg[16]_i_1_n_9 ;
  wire \t_V_6_reg_240_reg[20]_i_1_n_10 ;
  wire \t_V_6_reg_240_reg[20]_i_1_n_11 ;
  wire \t_V_6_reg_240_reg[20]_i_1_n_4 ;
  wire \t_V_6_reg_240_reg[20]_i_1_n_5 ;
  wire \t_V_6_reg_240_reg[20]_i_1_n_6 ;
  wire \t_V_6_reg_240_reg[20]_i_1_n_7 ;
  wire \t_V_6_reg_240_reg[20]_i_1_n_8 ;
  wire \t_V_6_reg_240_reg[20]_i_1_n_9 ;
  wire \t_V_6_reg_240_reg[24]_i_1_n_10 ;
  wire \t_V_6_reg_240_reg[24]_i_1_n_11 ;
  wire \t_V_6_reg_240_reg[24]_i_1_n_4 ;
  wire \t_V_6_reg_240_reg[24]_i_1_n_5 ;
  wire \t_V_6_reg_240_reg[24]_i_1_n_6 ;
  wire \t_V_6_reg_240_reg[24]_i_1_n_7 ;
  wire \t_V_6_reg_240_reg[24]_i_1_n_8 ;
  wire \t_V_6_reg_240_reg[24]_i_1_n_9 ;
  wire \t_V_6_reg_240_reg[28]_i_1_n_10 ;
  wire \t_V_6_reg_240_reg[28]_i_1_n_11 ;
  wire \t_V_6_reg_240_reg[28]_i_1_n_5 ;
  wire \t_V_6_reg_240_reg[28]_i_1_n_6 ;
  wire \t_V_6_reg_240_reg[28]_i_1_n_7 ;
  wire \t_V_6_reg_240_reg[28]_i_1_n_8 ;
  wire \t_V_6_reg_240_reg[28]_i_1_n_9 ;
  wire \t_V_6_reg_240_reg[4]_i_1_n_10 ;
  wire \t_V_6_reg_240_reg[4]_i_1_n_11 ;
  wire \t_V_6_reg_240_reg[4]_i_1_n_4 ;
  wire \t_V_6_reg_240_reg[4]_i_1_n_5 ;
  wire \t_V_6_reg_240_reg[4]_i_1_n_6 ;
  wire \t_V_6_reg_240_reg[4]_i_1_n_7 ;
  wire \t_V_6_reg_240_reg[4]_i_1_n_8 ;
  wire \t_V_6_reg_240_reg[4]_i_1_n_9 ;
  wire \t_V_6_reg_240_reg[8]_i_1_n_10 ;
  wire \t_V_6_reg_240_reg[8]_i_1_n_11 ;
  wire \t_V_6_reg_240_reg[8]_i_1_n_4 ;
  wire \t_V_6_reg_240_reg[8]_i_1_n_5 ;
  wire \t_V_6_reg_240_reg[8]_i_1_n_6 ;
  wire \t_V_6_reg_240_reg[8]_i_1_n_7 ;
  wire \t_V_6_reg_240_reg[8]_i_1_n_8 ;
  wire \t_V_6_reg_240_reg[8]_i_1_n_9 ;
  wire [31:0]t_V_reg_229;
  wire [7:0]tmp_data_V_reg_419;
  wire tmp_last_V_reg_427;
  wire [7:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [3:3]NLW_ap_ready_INST_0_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_ap_ready_INST_0_i_1_O_UNCONNECTED;
  wire [3:0]NLW_ap_ready_INST_0_i_2_O_UNCONNECTED;
  wire [3:0]NLW_ap_ready_INST_0_i_6_O_UNCONNECTED;
  wire [3:2]\NLW_i_V_reg_443_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_443_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_6_reg_240_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_6_reg_240_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_t_V_6_reg_240_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_6_reg_240_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_6_reg_240_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h45)) 
    \AXI_video_strm_V_data_V_0_payload_A[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_A));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \AXI_video_strm_V_data_V_0_payload_B[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h9)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4 ),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_4),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_4),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAA808A80)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(video_in_TVALID),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4 ),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4 ),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I2(video_in_TVALID),
        .I3(AXI_video_strm_V_data_V_0_ack_in),
        .O(AXI_video_strm_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_4 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_state),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE0F0C000)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4 ),
        .I1(video_in_TVALID),
        .I2(ap_rst_n),
        .I3(video_in_TREADY),
        .I4(\AXI_video_strm_V_dest_V_0_state_reg_n_4_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(video_in_TVALID),
        .I1(video_in_TREADY),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4 ),
        .I3(\AXI_video_strm_V_dest_V_0_state_reg_n_4_[0] ),
        .O(AXI_video_strm_V_dest_V_0_state));
  LUT5 #(
    .INIT(32'h00000EEE)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(\axi_data_V_1_i_reg_274_reg[0]_0 ),
        .I1(brmerge_i_reg_457),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_4 ),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_4 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(\eol_2_i_reg_311_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_n_4),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_4 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_0_state),
        .Q(video_in_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(video_in_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_4_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_4 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_4 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(video_in_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_4_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_4 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_4 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4 ),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_4_[0] ),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_4),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_4),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAA808A80)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(video_in_TVALID),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_4_[0] ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4 ),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4 ),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_4_[0] ),
        .I2(video_in_TVALID),
        .I3(AXI_video_strm_V_last_V_0_ack_in),
        .O(AXI_video_strm_V_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_4 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_state),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_4_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_4 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_4 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_4_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_4 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_4 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4 ),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_4_[0] ),
        .I2(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_4),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_4),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAA808A80)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(video_in_TVALID),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_4_[0] ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4 ),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4 ),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_4_[0] ),
        .I2(video_in_TVALID),
        .I3(AXI_video_strm_V_user_V_0_ack_in),
        .O(AXI_video_strm_V_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_4 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_state),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(axi_data_V_1_i_reg_274[0]),
        .I1(brmerge_i_reg_457),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(axi_data_V_1_i_reg_274[1]),
        .I1(brmerge_i_reg_457),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(axi_data_V_1_i_reg_274[2]),
        .I1(brmerge_i_reg_457),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(axi_data_V_1_i_reg_274[3]),
        .I1(brmerge_i_reg_457),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(axi_data_V_1_i_reg_274[4]),
        .I1(brmerge_i_reg_457),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(axi_data_V_1_i_reg_274[5]),
        .I1(brmerge_i_reg_457),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(axi_data_V_1_i_reg_274[6]),
        .I1(brmerge_i_reg_457),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0800080008000000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(srcImg_data_stream_0_full_n),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\exitcond_i_reg_448_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I5(brmerge_i_reg_457),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(axi_data_V_1_i_reg_274[7]),
        .I1(brmerge_i_reg_457),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond7_i_fu_373_p2),
        .I2(internal_empty_n_reg_1),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAEAEAEEEEEEEAEEE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I1(ap_CS_fsm_state2),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I3(AXI_video_strm_V_user_V_0_payload_A),
        .I4(AXI_video_strm_V_user_V_0_sel),
        .I5(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q),
        .I1(srcImg_rows_V_c_empty_n),
        .I2(srcImg_rows_V_c12_full_n),
        .I3(srcImg_cols_V_c13_full_n),
        .I4(srcImg_cols_V_c_empty_n),
        .I5(internal_full_n_reg),
        .O(AXIvideo2Mat_U0_img_rows_V_out_write));
  LUT5 #(
    .INIT(32'h88800080)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(AXI_video_strm_V_user_V_0_sel),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFF44FF44FF444F44)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(exitcond7_i_fu_373_p2),
        .I1(ap_CS_fsm_state4),
        .I2(ap_enable_reg_pp1_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\ap_CS_fsm[5]_i_2_n_4 ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_4),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[5]_i_2_n_4 ),
        .I3(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'h00001F00)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I1(brmerge_i_reg_457),
        .I2(srcImg_data_stream_0_full_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(\exitcond_i_reg_448_reg_n_4_[0] ),
        .O(\ap_CS_fsm[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAABAAFFAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I2(\eol_2_i_reg_311_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_enable_reg_pp2_iter1_reg_n_4),
        .I5(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I1(\eol_2_i_reg_311_reg_n_4_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1_reg_n_4),
        .I4(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(exitcond_i_fu_384_p2),
        .I1(ap_enable_reg_pp1_iter0_i_2_n_4),
        .I2(exitcond7_i_fu_373_p2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1_n_4));
  LUT6 #(
    .INIT(64'h04040444FFFFFFFF)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(\exitcond_i_reg_448_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_4),
        .I2(srcImg_data_stream_0_full_n),
        .I3(brmerge_i_reg_457),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFD00000000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond7_i_fu_373_p2),
        .I2(ap_enable_reg_pp1_iter1_reg_n_4),
        .I3(\ap_CS_fsm[5]_i_2_n_4 ),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter1_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\eol_2_i_reg_311_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_4),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I4(AXI_video_strm_V_last_V_0_data_out),
        .I5(ap_enable_reg_pp2_iter0_i_2_n_4),
        .O(ap_enable_reg_pp2_iter0_i_1_n_4));
  LUT3 #(
    .INIT(8'h57)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_CS_fsm_state7),
        .O(ap_enable_reg_pp2_iter0_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDF001000000000)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_4),
        .I3(\eol_2_i_reg_311_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp2_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp2_iter1_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_ready_INST_0
       (.I0(exitcond7_i_fu_373_p2),
        .I1(ap_CS_fsm_state4),
        .O(ap_ready));
  CARRY4 ap_ready_INST_0_i_1
       (.CI(ap_ready_INST_0_i_2_n_4),
        .CO({NLW_ap_ready_INST_0_i_1_CO_UNCONNECTED[3],exitcond7_i_fu_373_p2,ap_ready_INST_0_i_1_n_6,ap_ready_INST_0_i_1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_ready_INST_0_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,ap_ready_INST_0_i_3_n_4,ap_ready_INST_0_i_4_n_4,ap_ready_INST_0_i_5_n_4}));
  LUT3 #(
    .INIT(8'h01)) 
    ap_ready_INST_0_i_10
       (.I0(t_V_reg_229[13]),
        .I1(t_V_reg_229[14]),
        .I2(t_V_reg_229[12]),
        .O(ap_ready_INST_0_i_10_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    ap_ready_INST_0_i_11
       (.I0(t_V_reg_229[10]),
        .I1(t_V_reg_229[11]),
        .I2(t_V_reg_229[9]),
        .O(ap_ready_INST_0_i_11_n_4));
  LUT3 #(
    .INIT(8'h80)) 
    ap_ready_INST_0_i_12
       (.I0(t_V_reg_229[6]),
        .I1(t_V_reg_229[7]),
        .I2(t_V_reg_229[8]),
        .O(ap_ready_INST_0_i_12_n_4));
  LUT3 #(
    .INIT(8'h04)) 
    ap_ready_INST_0_i_13
       (.I0(t_V_reg_229[4]),
        .I1(t_V_reg_229[5]),
        .I2(t_V_reg_229[3]),
        .O(ap_ready_INST_0_i_13_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    ap_ready_INST_0_i_14
       (.I0(t_V_reg_229[0]),
        .I1(t_V_reg_229[1]),
        .I2(t_V_reg_229[2]),
        .O(ap_ready_INST_0_i_14_n_4));
  CARRY4 ap_ready_INST_0_i_2
       (.CI(ap_ready_INST_0_i_6_n_4),
        .CO({ap_ready_INST_0_i_2_n_4,ap_ready_INST_0_i_2_n_5,ap_ready_INST_0_i_2_n_6,ap_ready_INST_0_i_2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_ready_INST_0_i_2_O_UNCONNECTED[3:0]),
        .S({ap_ready_INST_0_i_7_n_4,ap_ready_INST_0_i_8_n_4,ap_ready_INST_0_i_9_n_4,ap_ready_INST_0_i_10_n_4}));
  LUT2 #(
    .INIT(4'h1)) 
    ap_ready_INST_0_i_3
       (.I0(t_V_reg_229[31]),
        .I1(t_V_reg_229[30]),
        .O(ap_ready_INST_0_i_3_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    ap_ready_INST_0_i_4
       (.I0(t_V_reg_229[28]),
        .I1(t_V_reg_229[29]),
        .I2(t_V_reg_229[27]),
        .O(ap_ready_INST_0_i_4_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    ap_ready_INST_0_i_5
       (.I0(t_V_reg_229[25]),
        .I1(t_V_reg_229[26]),
        .I2(t_V_reg_229[24]),
        .O(ap_ready_INST_0_i_5_n_4));
  CARRY4 ap_ready_INST_0_i_6
       (.CI(1'b0),
        .CO({ap_ready_INST_0_i_6_n_4,ap_ready_INST_0_i_6_n_5,ap_ready_INST_0_i_6_n_6,ap_ready_INST_0_i_6_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_ready_INST_0_i_6_O_UNCONNECTED[3:0]),
        .S({ap_ready_INST_0_i_11_n_4,ap_ready_INST_0_i_12_n_4,ap_ready_INST_0_i_13_n_4,ap_ready_INST_0_i_14_n_4}));
  LUT3 #(
    .INIT(8'h01)) 
    ap_ready_INST_0_i_7
       (.I0(t_V_reg_229[22]),
        .I1(t_V_reg_229[23]),
        .I2(t_V_reg_229[21]),
        .O(ap_ready_INST_0_i_7_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    ap_ready_INST_0_i_8
       (.I0(t_V_reg_229[19]),
        .I1(t_V_reg_229[20]),
        .I2(t_V_reg_229[18]),
        .O(ap_ready_INST_0_i_8_n_4));
  LUT3 #(
    .INIT(8'h01)) 
    ap_ready_INST_0_i_9
       (.I0(t_V_reg_229[16]),
        .I1(t_V_reg_229[17]),
        .I2(t_V_reg_229[15]),
        .O(ap_ready_INST_0_i_9_n_4));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_219[0]_i_1 
       (.I0(tmp_data_V_reg_419[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_334[0]),
        .O(\axi_data_V1_i_reg_219[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_219[1]_i_1 
       (.I0(tmp_data_V_reg_419[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_334[1]),
        .O(\axi_data_V1_i_reg_219[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_219[2]_i_1 
       (.I0(tmp_data_V_reg_419[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_334[2]),
        .O(\axi_data_V1_i_reg_219[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_219[3]_i_1 
       (.I0(tmp_data_V_reg_419[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_334[3]),
        .O(\axi_data_V1_i_reg_219[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_219[4]_i_1 
       (.I0(tmp_data_V_reg_419[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_334[4]),
        .O(\axi_data_V1_i_reg_219[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_219[5]_i_1 
       (.I0(tmp_data_V_reg_419[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_334[5]),
        .O(\axi_data_V1_i_reg_219[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_219[6]_i_1 
       (.I0(tmp_data_V_reg_419[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_334[6]),
        .O(\axi_data_V1_i_reg_219[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_219[7]_i_1 
       (.I0(tmp_data_V_reg_419[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_334[7]),
        .O(\axi_data_V1_i_reg_219[7]_i_1_n_4 ));
  FDRE \axi_data_V1_i_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_219[0]_i_1_n_4 ),
        .Q(axi_data_V1_i_reg_219[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_219[1]_i_1_n_4 ),
        .Q(axi_data_V1_i_reg_219[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_219[2]_i_1_n_4 ),
        .Q(axi_data_V1_i_reg_219[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_219[3]_i_1_n_4 ),
        .Q(axi_data_V1_i_reg_219[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_219[4]_i_1_n_4 ),
        .Q(axi_data_V1_i_reg_219[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_219[5]_i_1_n_4 ),
        .Q(axi_data_V1_i_reg_219[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_219_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_219[6]_i_1_n_4 ),
        .Q(axi_data_V1_i_reg_219[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_219_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_219[7]_i_1_n_4 ),
        .Q(axi_data_V1_i_reg_219[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_274[0]_i_1 
       (.I0(axi_data_V1_i_reg_219[0]),
        .I1(\axi_data_V_1_i_reg_274_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_274[0]),
        .I3(brmerge_i_reg_457),
        .I4(AXI_video_strm_V_data_V_0_data_out[0]),
        .O(\axi_data_V_1_i_reg_274[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_274[1]_i_1 
       (.I0(axi_data_V1_i_reg_219[1]),
        .I1(\axi_data_V_1_i_reg_274_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_274[1]),
        .I3(brmerge_i_reg_457),
        .I4(AXI_video_strm_V_data_V_0_data_out[1]),
        .O(\axi_data_V_1_i_reg_274[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_274[2]_i_1 
       (.I0(axi_data_V1_i_reg_219[2]),
        .I1(\axi_data_V_1_i_reg_274_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_274[2]),
        .I3(brmerge_i_reg_457),
        .I4(AXI_video_strm_V_data_V_0_data_out[2]),
        .O(\axi_data_V_1_i_reg_274[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_274[3]_i_1 
       (.I0(axi_data_V1_i_reg_219[3]),
        .I1(\axi_data_V_1_i_reg_274_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_274[3]),
        .I3(brmerge_i_reg_457),
        .I4(AXI_video_strm_V_data_V_0_data_out[3]),
        .O(\axi_data_V_1_i_reg_274[3]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_274[4]_i_1 
       (.I0(axi_data_V1_i_reg_219[4]),
        .I1(\axi_data_V_1_i_reg_274_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_274[4]),
        .I3(brmerge_i_reg_457),
        .I4(AXI_video_strm_V_data_V_0_data_out[4]),
        .O(\axi_data_V_1_i_reg_274[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_274[5]_i_1 
       (.I0(axi_data_V1_i_reg_219[5]),
        .I1(\axi_data_V_1_i_reg_274_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_274[5]),
        .I3(brmerge_i_reg_457),
        .I4(AXI_video_strm_V_data_V_0_data_out[5]),
        .O(\axi_data_V_1_i_reg_274[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_274[6]_i_1 
       (.I0(axi_data_V1_i_reg_219[6]),
        .I1(\axi_data_V_1_i_reg_274_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_274[6]),
        .I3(brmerge_i_reg_457),
        .I4(AXI_video_strm_V_data_V_0_data_out[6]),
        .O(\axi_data_V_1_i_reg_274[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_274[7]_i_1 
       (.I0(axi_data_V1_i_reg_219[7]),
        .I1(\axi_data_V_1_i_reg_274_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_274[7]),
        .I3(brmerge_i_reg_457),
        .I4(AXI_video_strm_V_data_V_0_data_out[7]),
        .O(\axi_data_V_1_i_reg_274[7]_i_1_n_4 ));
  FDRE \axi_data_V_1_i_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_263),
        .D(\axi_data_V_1_i_reg_274[0]_i_1_n_4 ),
        .Q(axi_data_V_1_i_reg_274[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_274_reg[1] 
       (.C(ap_clk),
        .CE(eol_reg_263),
        .D(\axi_data_V_1_i_reg_274[1]_i_1_n_4 ),
        .Q(axi_data_V_1_i_reg_274[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_274_reg[2] 
       (.C(ap_clk),
        .CE(eol_reg_263),
        .D(\axi_data_V_1_i_reg_274[2]_i_1_n_4 ),
        .Q(axi_data_V_1_i_reg_274[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_274_reg[3] 
       (.C(ap_clk),
        .CE(eol_reg_263),
        .D(\axi_data_V_1_i_reg_274[3]_i_1_n_4 ),
        .Q(axi_data_V_1_i_reg_274[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_274_reg[4] 
       (.C(ap_clk),
        .CE(eol_reg_263),
        .D(\axi_data_V_1_i_reg_274[4]_i_1_n_4 ),
        .Q(axi_data_V_1_i_reg_274[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_274_reg[5] 
       (.C(ap_clk),
        .CE(eol_reg_263),
        .D(\axi_data_V_1_i_reg_274[5]_i_1_n_4 ),
        .Q(axi_data_V_1_i_reg_274[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_274_reg[6] 
       (.C(ap_clk),
        .CE(eol_reg_263),
        .D(\axi_data_V_1_i_reg_274[6]_i_1_n_4 ),
        .Q(axi_data_V_1_i_reg_274[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_274_reg[7] 
       (.C(ap_clk),
        .CE(eol_reg_263),
        .D(\axi_data_V_1_i_reg_274[7]_i_1_n_4 ),
        .Q(axi_data_V_1_i_reg_274[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_334[0]_i_1 
       (.I0(axi_data_V_1_i_reg_274[0]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(\axi_data_V_3_i_reg_334[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_334[1]_i_1 
       (.I0(axi_data_V_1_i_reg_274[1]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(\axi_data_V_3_i_reg_334[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_334[2]_i_1 
       (.I0(axi_data_V_1_i_reg_274[2]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(\axi_data_V_3_i_reg_334[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_334[3]_i_1 
       (.I0(axi_data_V_1_i_reg_274[3]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(\axi_data_V_3_i_reg_334[3]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_334[4]_i_1 
       (.I0(axi_data_V_1_i_reg_274[4]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(\axi_data_V_3_i_reg_334[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_334[5]_i_1 
       (.I0(axi_data_V_1_i_reg_274[5]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(\axi_data_V_3_i_reg_334[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_334[6]_i_1 
       (.I0(axi_data_V_1_i_reg_274[6]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(\axi_data_V_3_i_reg_334[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_334[7]_i_1 
       (.I0(axi_data_V_1_i_reg_274[7]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(\axi_data_V_3_i_reg_334[7]_i_1_n_4 ));
  FDRE \axi_data_V_3_i_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_311[0]_i_1_n_4 ),
        .D(\axi_data_V_3_i_reg_334[0]_i_1_n_4 ),
        .Q(axi_data_V_3_i_reg_334[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_311[0]_i_1_n_4 ),
        .D(\axi_data_V_3_i_reg_334[1]_i_1_n_4 ),
        .Q(axi_data_V_3_i_reg_334[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_311[0]_i_1_n_4 ),
        .D(\axi_data_V_3_i_reg_334[2]_i_1_n_4 ),
        .Q(axi_data_V_3_i_reg_334[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_311[0]_i_1_n_4 ),
        .D(\axi_data_V_3_i_reg_334[3]_i_1_n_4 ),
        .Q(axi_data_V_3_i_reg_334[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_311[0]_i_1_n_4 ),
        .D(\axi_data_V_3_i_reg_334[4]_i_1_n_4 ),
        .Q(axi_data_V_3_i_reg_334[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_311[0]_i_1_n_4 ),
        .D(\axi_data_V_3_i_reg_334[5]_i_1_n_4 ),
        .Q(axi_data_V_3_i_reg_334[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_311[0]_i_1_n_4 ),
        .D(\axi_data_V_3_i_reg_334[6]_i_1_n_4 ),
        .Q(axi_data_V_3_i_reg_334[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_311[0]_i_1_n_4 ),
        .D(\axi_data_V_3_i_reg_334[7]_i_1_n_4 ),
        .Q(axi_data_V_3_i_reg_334[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_209[0]_i_1 
       (.I0(tmp_last_V_reg_427),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_322),
        .O(\axi_last_V1_i_reg_209[0]_i_1_n_4 ));
  FDRE \axi_last_V1_i_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_209[0]_i_1_n_4 ),
        .Q(axi_last_V1_i_reg_209),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_322[0]_i_1 
       (.I0(\eol_reg_263_reg_n_4_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_322[0]_i_1_n_4 ));
  FDRE \axi_last_V_3_i_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_311[0]_i_1_n_4 ),
        .D(\axi_last_V_3_i_reg_322[0]_i_1_n_4 ),
        .Q(axi_last_V_3_i_reg_322),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCAFFFFFFCA0000)) 
    \brmerge_i_reg_457[0]_i_1 
       (.I0(\brmerge_i_reg_457[0]_i_2_n_4 ),
        .I1(\eol_i_reg_251_reg_n_4_[0] ),
        .I2(\brmerge_i_reg_457[0]_i_3_n_4 ),
        .I3(sof_1_i_fu_152),
        .I4(\brmerge_i_reg_457[0]_i_4_n_4 ),
        .I5(brmerge_i_reg_457),
        .O(\brmerge_i_reg_457[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \brmerge_i_reg_457[0]_i_2 
       (.I0(\eol_reg_263_reg_n_4_[0] ),
        .I1(brmerge_i_reg_457),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\brmerge_i_reg_457[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \brmerge_i_reg_457[0]_i_3 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_4),
        .I1(\exitcond_i_reg_448_reg_n_4_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\brmerge_i_reg_457[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \brmerge_i_reg_457[0]_i_4 
       (.I0(exitcond_i_fu_384_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[5]_i_2_n_4 ),
        .O(\brmerge_i_reg_457[0]_i_4_n_4 ));
  FDRE \brmerge_i_reg_457_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_reg_457[0]_i_1_n_4 ),
        .Q(brmerge_i_reg_457),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \eol_2_i_reg_311[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp2_iter1_reg_n_4),
        .I2(\eol_2_i_reg_311_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .O(\eol_2_i_reg_311[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_311[0]_i_2 
       (.I0(\eol_i_reg_251_reg_n_4_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_311[0]_i_2_n_4 ));
  FDRE \eol_2_i_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_311[0]_i_1_n_4 ),
        .D(\eol_2_i_reg_311[0]_i_2_n_4 ),
        .Q(\eol_2_i_reg_311_reg_n_4_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \eol_i_reg_251[0]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_payload_A),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(brmerge_i_reg_457),
        .I4(\eol_reg_263_reg_n_4_[0] ),
        .I5(\axi_data_V_1_i_reg_274_reg[0]_0 ),
        .O(eol_i_reg_251));
  FDRE \eol_i_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_263),
        .D(eol_i_reg_251),
        .Q(\eol_i_reg_251_reg_n_4_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4F)) 
    \eol_reg_263[0]_i_1 
       (.I0(exitcond7_i_fu_373_p2),
        .I1(ap_CS_fsm_state4),
        .I2(\axi_data_V_1_i_reg_274_reg[0]_0 ),
        .O(eol_reg_263));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_reg_263[0]_i_2 
       (.I0(axi_last_V1_i_reg_209),
        .I1(\axi_data_V_1_i_reg_274_reg[0]_0 ),
        .I2(\eol_reg_263_reg_n_4_[0] ),
        .I3(brmerge_i_reg_457),
        .I4(AXI_video_strm_V_last_V_0_data_out),
        .O(\eol_reg_263[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hDFDFDFFFFFFFFFFF)) 
    \eol_reg_263[0]_i_3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\exitcond_i_reg_448_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_4),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I4(brmerge_i_reg_457),
        .I5(srcImg_data_stream_0_full_n),
        .O(\axi_data_V_1_i_reg_274_reg[0]_0 ));
  FDRE \eol_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_263),
        .D(\eol_reg_263[0]_i_2_n_4 ),
        .Q(\eol_reg_263_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \exitcond_i_reg_448[0]_i_1 
       (.I0(\exitcond_i_reg_448_reg_n_4_[0] ),
        .I1(\ap_CS_fsm[5]_i_2_n_4 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_384_p2),
        .O(\exitcond_i_reg_448[0]_i_1_n_4 ));
  FDRE \exitcond_i_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_448[0]_i_1_n_4 ),
        .Q(\exitcond_i_reg_448_reg_n_4_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_443[0]_i_1 
       (.I0(t_V_reg_229[0]),
        .O(i_V_fu_378_p2[0]));
  FDRE \i_V_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[0]),
        .Q(i_V_reg_443[0]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[10]),
        .Q(i_V_reg_443[10]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[11]),
        .Q(i_V_reg_443[11]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[12]),
        .Q(i_V_reg_443[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_443_reg[12]_i_1 
       (.CI(\i_V_reg_443_reg[8]_i_1_n_4 ),
        .CO({\i_V_reg_443_reg[12]_i_1_n_4 ,\i_V_reg_443_reg[12]_i_1_n_5 ,\i_V_reg_443_reg[12]_i_1_n_6 ,\i_V_reg_443_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_378_p2[12:9]),
        .S(t_V_reg_229[12:9]));
  FDRE \i_V_reg_443_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[13]),
        .Q(i_V_reg_443[13]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[14]),
        .Q(i_V_reg_443[14]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[15]),
        .Q(i_V_reg_443[15]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[16]),
        .Q(i_V_reg_443[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_443_reg[16]_i_1 
       (.CI(\i_V_reg_443_reg[12]_i_1_n_4 ),
        .CO({\i_V_reg_443_reg[16]_i_1_n_4 ,\i_V_reg_443_reg[16]_i_1_n_5 ,\i_V_reg_443_reg[16]_i_1_n_6 ,\i_V_reg_443_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_378_p2[16:13]),
        .S(t_V_reg_229[16:13]));
  FDRE \i_V_reg_443_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[17]),
        .Q(i_V_reg_443[17]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[18]),
        .Q(i_V_reg_443[18]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[19]),
        .Q(i_V_reg_443[19]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[1]),
        .Q(i_V_reg_443[1]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[20]),
        .Q(i_V_reg_443[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_443_reg[20]_i_1 
       (.CI(\i_V_reg_443_reg[16]_i_1_n_4 ),
        .CO({\i_V_reg_443_reg[20]_i_1_n_4 ,\i_V_reg_443_reg[20]_i_1_n_5 ,\i_V_reg_443_reg[20]_i_1_n_6 ,\i_V_reg_443_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_378_p2[20:17]),
        .S(t_V_reg_229[20:17]));
  FDRE \i_V_reg_443_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[21]),
        .Q(i_V_reg_443[21]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[22]),
        .Q(i_V_reg_443[22]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[23]),
        .Q(i_V_reg_443[23]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[24]),
        .Q(i_V_reg_443[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_443_reg[24]_i_1 
       (.CI(\i_V_reg_443_reg[20]_i_1_n_4 ),
        .CO({\i_V_reg_443_reg[24]_i_1_n_4 ,\i_V_reg_443_reg[24]_i_1_n_5 ,\i_V_reg_443_reg[24]_i_1_n_6 ,\i_V_reg_443_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_378_p2[24:21]),
        .S(t_V_reg_229[24:21]));
  FDRE \i_V_reg_443_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[25]),
        .Q(i_V_reg_443[25]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[26]),
        .Q(i_V_reg_443[26]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[27]),
        .Q(i_V_reg_443[27]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[28]),
        .Q(i_V_reg_443[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_443_reg[28]_i_1 
       (.CI(\i_V_reg_443_reg[24]_i_1_n_4 ),
        .CO({\i_V_reg_443_reg[28]_i_1_n_4 ,\i_V_reg_443_reg[28]_i_1_n_5 ,\i_V_reg_443_reg[28]_i_1_n_6 ,\i_V_reg_443_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_378_p2[28:25]),
        .S(t_V_reg_229[28:25]));
  FDRE \i_V_reg_443_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[29]),
        .Q(i_V_reg_443[29]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[2]),
        .Q(i_V_reg_443[2]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[30]),
        .Q(i_V_reg_443[30]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[31]),
        .Q(i_V_reg_443[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_443_reg[31]_i_1 
       (.CI(\i_V_reg_443_reg[28]_i_1_n_4 ),
        .CO({\NLW_i_V_reg_443_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_443_reg[31]_i_1_n_6 ,\i_V_reg_443_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_443_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_378_p2[31:29]}),
        .S({1'b0,t_V_reg_229[31:29]}));
  FDRE \i_V_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[3]),
        .Q(i_V_reg_443[3]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[4]),
        .Q(i_V_reg_443[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_443_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_443_reg[4]_i_1_n_4 ,\i_V_reg_443_reg[4]_i_1_n_5 ,\i_V_reg_443_reg[4]_i_1_n_6 ,\i_V_reg_443_reg[4]_i_1_n_7 }),
        .CYINIT(t_V_reg_229[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_378_p2[4:1]),
        .S(t_V_reg_229[4:1]));
  FDRE \i_V_reg_443_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[5]),
        .Q(i_V_reg_443[5]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[6]),
        .Q(i_V_reg_443[6]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[7]),
        .Q(i_V_reg_443[7]),
        .R(1'b0));
  FDRE \i_V_reg_443_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[8]),
        .Q(i_V_reg_443[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_443_reg[8]_i_1 
       (.CI(\i_V_reg_443_reg[4]_i_1_n_4 ),
        .CO({\i_V_reg_443_reg[8]_i_1_n_4 ,\i_V_reg_443_reg[8]_i_1_n_5 ,\i_V_reg_443_reg[8]_i_1_n_6 ,\i_V_reg_443_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_378_p2[8:5]),
        .S(t_V_reg_229[8:5]));
  FDRE \i_V_reg_443_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_378_p2[9]),
        .Q(i_V_reg_443[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2
       (.I0(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I1(srcImg_rows_V_c12_full_n),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__0
       (.I0(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I1(srcImg_cols_V_c13_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFF1FFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_2__0 
       (.I0(brmerge_i_reg_457),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_4),
        .I3(\exitcond_i_reg_448_reg_n_4_[0] ),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(srcImg_data_stream_0_full_n),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDF0000)) 
    \sof_1_i_fu_152[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_4 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_384_p2),
        .I4(ap_CS_fsm_state3),
        .I5(sof_1_i_fu_152),
        .O(\sof_1_i_fu_152[0]_i_1_n_4 ));
  FDRE \sof_1_i_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_152[0]_i_1_n_4 ),
        .Q(sof_1_i_fu_152),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h77707700)) 
    start_once_reg_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond7_i_fu_373_p2),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_hls_otsu_U0_full_n),
        .O(start_once_reg_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_4),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000FFDF00000000)) 
    \t_V_6_reg_240[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_4 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_384_p2),
        .I4(exitcond7_i_fu_373_p2),
        .I5(ap_CS_fsm_state4),
        .O(t_V_6_reg_240));
  LUT3 #(
    .INIT(8'h01)) 
    \t_V_6_reg_240[0]_i_11 
       (.I0(t_V_6_reg_240_reg[22]),
        .I1(t_V_6_reg_240_reg[23]),
        .I2(t_V_6_reg_240_reg[21]),
        .O(\t_V_6_reg_240[0]_i_11_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \t_V_6_reg_240[0]_i_12 
       (.I0(t_V_6_reg_240_reg[19]),
        .I1(t_V_6_reg_240_reg[20]),
        .I2(t_V_6_reg_240_reg[18]),
        .O(\t_V_6_reg_240[0]_i_12_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \t_V_6_reg_240[0]_i_13 
       (.I0(t_V_6_reg_240_reg[16]),
        .I1(t_V_6_reg_240_reg[17]),
        .I2(t_V_6_reg_240_reg[15]),
        .O(\t_V_6_reg_240[0]_i_13_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \t_V_6_reg_240[0]_i_14 
       (.I0(t_V_6_reg_240_reg[13]),
        .I1(t_V_6_reg_240_reg[14]),
        .I2(t_V_6_reg_240_reg[12]),
        .O(\t_V_6_reg_240[0]_i_14_n_4 ));
  LUT3 #(
    .INIT(8'h04)) 
    \t_V_6_reg_240[0]_i_15 
       (.I0(t_V_6_reg_240_reg[11]),
        .I1(t_V_6_reg_240_reg[9]),
        .I2(t_V_6_reg_240_reg[10]),
        .O(\t_V_6_reg_240[0]_i_15_n_4 ));
  LUT3 #(
    .INIT(8'h04)) 
    \t_V_6_reg_240[0]_i_16 
       (.I0(t_V_6_reg_240_reg[8]),
        .I1(t_V_6_reg_240_reg[7]),
        .I2(t_V_6_reg_240_reg[6]),
        .O(\t_V_6_reg_240[0]_i_16_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \t_V_6_reg_240[0]_i_17 
       (.I0(t_V_6_reg_240_reg[4]),
        .I1(t_V_6_reg_240_reg[5]),
        .I2(t_V_6_reg_240_reg[3]),
        .O(\t_V_6_reg_240[0]_i_17_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \t_V_6_reg_240[0]_i_18 
       (.I0(t_V_6_reg_240_reg[0]),
        .I1(t_V_6_reg_240_reg[1]),
        .I2(t_V_6_reg_240_reg[2]),
        .O(\t_V_6_reg_240[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_6_reg_240[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_4 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_384_p2),
        .O(sof_1_i_fu_1520));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_6_reg_240[0]_i_5 
       (.I0(t_V_6_reg_240_reg[0]),
        .O(\t_V_6_reg_240[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \t_V_6_reg_240[0]_i_7 
       (.I0(t_V_6_reg_240_reg[31]),
        .I1(t_V_6_reg_240_reg[30]),
        .O(\t_V_6_reg_240[0]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \t_V_6_reg_240[0]_i_8 
       (.I0(t_V_6_reg_240_reg[28]),
        .I1(t_V_6_reg_240_reg[29]),
        .I2(t_V_6_reg_240_reg[27]),
        .O(\t_V_6_reg_240[0]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \t_V_6_reg_240[0]_i_9 
       (.I0(t_V_6_reg_240_reg[25]),
        .I1(t_V_6_reg_240_reg[26]),
        .I2(t_V_6_reg_240_reg[24]),
        .O(\t_V_6_reg_240[0]_i_9_n_4 ));
  FDRE \t_V_6_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[0]_i_3_n_11 ),
        .Q(t_V_6_reg_240_reg[0]),
        .R(t_V_6_reg_240));
  CARRY4 \t_V_6_reg_240_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\t_V_6_reg_240_reg[0]_i_10_n_4 ,\t_V_6_reg_240_reg[0]_i_10_n_5 ,\t_V_6_reg_240_reg[0]_i_10_n_6 ,\t_V_6_reg_240_reg[0]_i_10_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_6_reg_240_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\t_V_6_reg_240[0]_i_15_n_4 ,\t_V_6_reg_240[0]_i_16_n_4 ,\t_V_6_reg_240[0]_i_17_n_4 ,\t_V_6_reg_240[0]_i_18_n_4 }));
  CARRY4 \t_V_6_reg_240_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_6_reg_240_reg[0]_i_3_n_4 ,\t_V_6_reg_240_reg[0]_i_3_n_5 ,\t_V_6_reg_240_reg[0]_i_3_n_6 ,\t_V_6_reg_240_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_6_reg_240_reg[0]_i_3_n_8 ,\t_V_6_reg_240_reg[0]_i_3_n_9 ,\t_V_6_reg_240_reg[0]_i_3_n_10 ,\t_V_6_reg_240_reg[0]_i_3_n_11 }),
        .S({t_V_6_reg_240_reg[3:1],\t_V_6_reg_240[0]_i_5_n_4 }));
  CARRY4 \t_V_6_reg_240_reg[0]_i_4 
       (.CI(\t_V_6_reg_240_reg[0]_i_6_n_4 ),
        .CO({\NLW_t_V_6_reg_240_reg[0]_i_4_CO_UNCONNECTED [3],exitcond_i_fu_384_p2,\t_V_6_reg_240_reg[0]_i_4_n_6 ,\t_V_6_reg_240_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_6_reg_240_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\t_V_6_reg_240[0]_i_7_n_4 ,\t_V_6_reg_240[0]_i_8_n_4 ,\t_V_6_reg_240[0]_i_9_n_4 }));
  CARRY4 \t_V_6_reg_240_reg[0]_i_6 
       (.CI(\t_V_6_reg_240_reg[0]_i_10_n_4 ),
        .CO({\t_V_6_reg_240_reg[0]_i_6_n_4 ,\t_V_6_reg_240_reg[0]_i_6_n_5 ,\t_V_6_reg_240_reg[0]_i_6_n_6 ,\t_V_6_reg_240_reg[0]_i_6_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_6_reg_240_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\t_V_6_reg_240[0]_i_11_n_4 ,\t_V_6_reg_240[0]_i_12_n_4 ,\t_V_6_reg_240[0]_i_13_n_4 ,\t_V_6_reg_240[0]_i_14_n_4 }));
  FDRE \t_V_6_reg_240_reg[10] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[8]_i_1_n_9 ),
        .Q(t_V_6_reg_240_reg[10]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[11] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[8]_i_1_n_8 ),
        .Q(t_V_6_reg_240_reg[11]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[12] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[12]_i_1_n_11 ),
        .Q(t_V_6_reg_240_reg[12]),
        .R(t_V_6_reg_240));
  CARRY4 \t_V_6_reg_240_reg[12]_i_1 
       (.CI(\t_V_6_reg_240_reg[8]_i_1_n_4 ),
        .CO({\t_V_6_reg_240_reg[12]_i_1_n_4 ,\t_V_6_reg_240_reg[12]_i_1_n_5 ,\t_V_6_reg_240_reg[12]_i_1_n_6 ,\t_V_6_reg_240_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_240_reg[12]_i_1_n_8 ,\t_V_6_reg_240_reg[12]_i_1_n_9 ,\t_V_6_reg_240_reg[12]_i_1_n_10 ,\t_V_6_reg_240_reg[12]_i_1_n_11 }),
        .S(t_V_6_reg_240_reg[15:12]));
  FDRE \t_V_6_reg_240_reg[13] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[12]_i_1_n_10 ),
        .Q(t_V_6_reg_240_reg[13]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[14] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[12]_i_1_n_9 ),
        .Q(t_V_6_reg_240_reg[14]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[15] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[12]_i_1_n_8 ),
        .Q(t_V_6_reg_240_reg[15]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[16] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[16]_i_1_n_11 ),
        .Q(t_V_6_reg_240_reg[16]),
        .R(t_V_6_reg_240));
  CARRY4 \t_V_6_reg_240_reg[16]_i_1 
       (.CI(\t_V_6_reg_240_reg[12]_i_1_n_4 ),
        .CO({\t_V_6_reg_240_reg[16]_i_1_n_4 ,\t_V_6_reg_240_reg[16]_i_1_n_5 ,\t_V_6_reg_240_reg[16]_i_1_n_6 ,\t_V_6_reg_240_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_240_reg[16]_i_1_n_8 ,\t_V_6_reg_240_reg[16]_i_1_n_9 ,\t_V_6_reg_240_reg[16]_i_1_n_10 ,\t_V_6_reg_240_reg[16]_i_1_n_11 }),
        .S(t_V_6_reg_240_reg[19:16]));
  FDRE \t_V_6_reg_240_reg[17] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[16]_i_1_n_10 ),
        .Q(t_V_6_reg_240_reg[17]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[18] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[16]_i_1_n_9 ),
        .Q(t_V_6_reg_240_reg[18]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[19] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[16]_i_1_n_8 ),
        .Q(t_V_6_reg_240_reg[19]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[0]_i_3_n_10 ),
        .Q(t_V_6_reg_240_reg[1]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[20] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[20]_i_1_n_11 ),
        .Q(t_V_6_reg_240_reg[20]),
        .R(t_V_6_reg_240));
  CARRY4 \t_V_6_reg_240_reg[20]_i_1 
       (.CI(\t_V_6_reg_240_reg[16]_i_1_n_4 ),
        .CO({\t_V_6_reg_240_reg[20]_i_1_n_4 ,\t_V_6_reg_240_reg[20]_i_1_n_5 ,\t_V_6_reg_240_reg[20]_i_1_n_6 ,\t_V_6_reg_240_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_240_reg[20]_i_1_n_8 ,\t_V_6_reg_240_reg[20]_i_1_n_9 ,\t_V_6_reg_240_reg[20]_i_1_n_10 ,\t_V_6_reg_240_reg[20]_i_1_n_11 }),
        .S(t_V_6_reg_240_reg[23:20]));
  FDRE \t_V_6_reg_240_reg[21] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[20]_i_1_n_10 ),
        .Q(t_V_6_reg_240_reg[21]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[22] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[20]_i_1_n_9 ),
        .Q(t_V_6_reg_240_reg[22]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[23] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[20]_i_1_n_8 ),
        .Q(t_V_6_reg_240_reg[23]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[24] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[24]_i_1_n_11 ),
        .Q(t_V_6_reg_240_reg[24]),
        .R(t_V_6_reg_240));
  CARRY4 \t_V_6_reg_240_reg[24]_i_1 
       (.CI(\t_V_6_reg_240_reg[20]_i_1_n_4 ),
        .CO({\t_V_6_reg_240_reg[24]_i_1_n_4 ,\t_V_6_reg_240_reg[24]_i_1_n_5 ,\t_V_6_reg_240_reg[24]_i_1_n_6 ,\t_V_6_reg_240_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_240_reg[24]_i_1_n_8 ,\t_V_6_reg_240_reg[24]_i_1_n_9 ,\t_V_6_reg_240_reg[24]_i_1_n_10 ,\t_V_6_reg_240_reg[24]_i_1_n_11 }),
        .S(t_V_6_reg_240_reg[27:24]));
  FDRE \t_V_6_reg_240_reg[25] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[24]_i_1_n_10 ),
        .Q(t_V_6_reg_240_reg[25]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[26] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[24]_i_1_n_9 ),
        .Q(t_V_6_reg_240_reg[26]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[27] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[24]_i_1_n_8 ),
        .Q(t_V_6_reg_240_reg[27]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[28] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[28]_i_1_n_11 ),
        .Q(t_V_6_reg_240_reg[28]),
        .R(t_V_6_reg_240));
  CARRY4 \t_V_6_reg_240_reg[28]_i_1 
       (.CI(\t_V_6_reg_240_reg[24]_i_1_n_4 ),
        .CO({\NLW_t_V_6_reg_240_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_6_reg_240_reg[28]_i_1_n_5 ,\t_V_6_reg_240_reg[28]_i_1_n_6 ,\t_V_6_reg_240_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_240_reg[28]_i_1_n_8 ,\t_V_6_reg_240_reg[28]_i_1_n_9 ,\t_V_6_reg_240_reg[28]_i_1_n_10 ,\t_V_6_reg_240_reg[28]_i_1_n_11 }),
        .S(t_V_6_reg_240_reg[31:28]));
  FDRE \t_V_6_reg_240_reg[29] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[28]_i_1_n_10 ),
        .Q(t_V_6_reg_240_reg[29]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[0]_i_3_n_9 ),
        .Q(t_V_6_reg_240_reg[2]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[30] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[28]_i_1_n_9 ),
        .Q(t_V_6_reg_240_reg[30]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[31] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[28]_i_1_n_8 ),
        .Q(t_V_6_reg_240_reg[31]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[0]_i_3_n_8 ),
        .Q(t_V_6_reg_240_reg[3]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[4]_i_1_n_11 ),
        .Q(t_V_6_reg_240_reg[4]),
        .R(t_V_6_reg_240));
  CARRY4 \t_V_6_reg_240_reg[4]_i_1 
       (.CI(\t_V_6_reg_240_reg[0]_i_3_n_4 ),
        .CO({\t_V_6_reg_240_reg[4]_i_1_n_4 ,\t_V_6_reg_240_reg[4]_i_1_n_5 ,\t_V_6_reg_240_reg[4]_i_1_n_6 ,\t_V_6_reg_240_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_240_reg[4]_i_1_n_8 ,\t_V_6_reg_240_reg[4]_i_1_n_9 ,\t_V_6_reg_240_reg[4]_i_1_n_10 ,\t_V_6_reg_240_reg[4]_i_1_n_11 }),
        .S(t_V_6_reg_240_reg[7:4]));
  FDRE \t_V_6_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[4]_i_1_n_10 ),
        .Q(t_V_6_reg_240_reg[5]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[4]_i_1_n_9 ),
        .Q(t_V_6_reg_240_reg[6]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[7] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[4]_i_1_n_8 ),
        .Q(t_V_6_reg_240_reg[7]),
        .R(t_V_6_reg_240));
  FDRE \t_V_6_reg_240_reg[8] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[8]_i_1_n_11 ),
        .Q(t_V_6_reg_240_reg[8]),
        .R(t_V_6_reg_240));
  CARRY4 \t_V_6_reg_240_reg[8]_i_1 
       (.CI(\t_V_6_reg_240_reg[4]_i_1_n_4 ),
        .CO({\t_V_6_reg_240_reg[8]_i_1_n_4 ,\t_V_6_reg_240_reg[8]_i_1_n_5 ,\t_V_6_reg_240_reg[8]_i_1_n_6 ,\t_V_6_reg_240_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_240_reg[8]_i_1_n_8 ,\t_V_6_reg_240_reg[8]_i_1_n_9 ,\t_V_6_reg_240_reg[8]_i_1_n_10 ,\t_V_6_reg_240_reg[8]_i_1_n_11 }),
        .S(t_V_6_reg_240_reg[11:8]));
  FDRE \t_V_6_reg_240_reg[9] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1520),
        .D(\t_V_6_reg_240_reg[8]_i_1_n_10 ),
        .Q(t_V_6_reg_240_reg[9]),
        .R(t_V_6_reg_240));
  FDRE \t_V_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[0]),
        .Q(t_V_reg_229[0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[10]),
        .Q(t_V_reg_229[10]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[11]),
        .Q(t_V_reg_229[11]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[12]),
        .Q(t_V_reg_229[12]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[13]),
        .Q(t_V_reg_229[13]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[14]),
        .Q(t_V_reg_229[14]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[15]),
        .Q(t_V_reg_229[15]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[16]),
        .Q(t_V_reg_229[16]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[17]),
        .Q(t_V_reg_229[17]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[18]),
        .Q(t_V_reg_229[18]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[19]),
        .Q(t_V_reg_229[19]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[1]),
        .Q(t_V_reg_229[1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[20]),
        .Q(t_V_reg_229[20]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[21]),
        .Q(t_V_reg_229[21]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[22]),
        .Q(t_V_reg_229[22]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[23]),
        .Q(t_V_reg_229[23]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[24]),
        .Q(t_V_reg_229[24]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[25]),
        .Q(t_V_reg_229[25]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[26]),
        .Q(t_V_reg_229[26]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[27]),
        .Q(t_V_reg_229[27]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[28]),
        .Q(t_V_reg_229[28]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[29]),
        .Q(t_V_reg_229[29]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[2]),
        .Q(t_V_reg_229[2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[30]),
        .Q(t_V_reg_229[30]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[31]),
        .Q(t_V_reg_229[31]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[3]),
        .Q(t_V_reg_229[3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[4]),
        .Q(t_V_reg_229[4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[5]),
        .Q(t_V_reg_229[5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[6]),
        .Q(t_V_reg_229[6]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[7]),
        .Q(t_V_reg_229[7]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[8]),
        .Q(t_V_reg_229[8]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_229_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_443[9]),
        .Q(t_V_reg_229[9]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_419[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  FDRE \tmp_data_V_reg_419_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_419[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_419[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_419[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_419[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_419[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_419[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_419[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_419_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_419[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_427[0]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_4_[0] ),
        .I1(ap_CS_fsm_state2),
        .O(AXI_video_strm_V_data_V_0_sel2));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_427[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_427),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Dilate" *) 
module hls_ocr_0_Dilate
   (DOBDO,
    \right_border_buf_0_4_fu_154_reg[7]_0 ,
    start_once_reg,
    Dilate_U0_ap_ready,
    Dilate_U0_ap_idle,
    Dilate_U0_p_src_data_stream_V_read,
    ram_reg,
    E,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    ap_rst_n_inv,
    ap_rst_n,
    Dilate_U0_ap_start,
    start_for_threshold_filter_U0_full_n,
    dilateImg_data_strea_full_n,
    erodeImg_data_stream_empty_n);
  output [7:0]DOBDO;
  output [7:0]\right_border_buf_0_4_fu_154_reg[7]_0 ;
  output start_once_reg;
  output Dilate_U0_ap_ready;
  output Dilate_U0_ap_idle;
  output Dilate_U0_p_src_data_stream_V_read;
  output ram_reg;
  output [0:0]E;
  output \mOutPtr_reg[0] ;
  output \mOutPtr_reg[1] ;
  output [6:0]D;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ap_rst_n_inv;
  input ap_rst_n;
  input Dilate_U0_ap_start;
  input start_for_threshold_filter_U0_full_n;
  input dilateImg_data_strea_full_n;
  input erodeImg_data_stream_empty_n;

  wire [6:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire Dilate_U0_ap_idle;
  wire Dilate_U0_ap_ready;
  wire Dilate_U0_ap_start;
  wire Dilate_U0_p_src_data_stream_V_read;
  wire [0:0]E;
  wire \SRL_SIG[0][7]_i_10__0_n_4 ;
  wire \SRL_SIG[0][7]_i_11__0_n_4 ;
  wire \SRL_SIG[0][7]_i_4__0_n_4 ;
  wire \SRL_SIG[0][7]_i_5__0_n_4 ;
  wire \SRL_SIG[0][7]_i_6__0_n_4 ;
  wire \SRL_SIG[0][7]_i_7__0_n_4 ;
  wire \SRL_SIG[0][7]_i_8__0_n_4 ;
  wire \SRL_SIG[0][7]_i_9__0_n_4 ;
  wire \SRL_SIG_reg[0][7]_i_3__0_n_4 ;
  wire \SRL_SIG_reg[0][7]_i_3__0_n_5 ;
  wire \SRL_SIG_reg[0][7]_i_3__0_n_6 ;
  wire \SRL_SIG_reg[0][7]_i_3__0_n_7 ;
  wire \ap_CS_fsm[2]_i_3__0_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_4;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter4_i_1_n_4;
  wire ap_enable_reg_pp0_iter4_reg_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_fu_424_p2;
  wire brmerge_reg_841;
  wire ce1121_out;
  wire [7:0]col_buf_0_val_0_0_fu_467_p3;
  wire [7:0]col_buf_0_val_0_0_reg_870;
  wire col_buf_0_val_0_0_reg_8700;
  wire [7:0]col_buf_0_val_0_0_reg_870_pp0_iter2_reg;
  wire [7:0]col_buf_0_val_0_0_reg_870_pp0_iter3_reg;
  wire [7:0]col_buf_0_val_1_0_fu_486_p3;
  wire [7:0]col_buf_0_val_2_0_fu_505_p3;
  wire dilateImg_data_strea_full_n;
  wire erodeImg_data_stream_empty_n;
  wire exitcond388_i_i_fu_330_p2;
  wire exitcond388_i_i_reg_823;
  wire \exitcond388_i_i_reg_823[0]_i_2__0_n_4 ;
  wire exitcond388_i_i_reg_823_pp0_iter1_reg;
  wire exitcond388_i_i_reg_823_pp0_iter2_reg;
  wire [8:0]i_V_fu_258_p2;
  wire [8:0]i_V_reg_780;
  wire \i_V_reg_780[8]_i_2__0_n_4 ;
  wire icmp_fu_286_p2;
  wire \icmp_reg_794[0]_i_1__0_n_4 ;
  wire \icmp_reg_794[0]_i_3__0_n_4 ;
  wire \icmp_reg_794_reg_n_4_[0] ;
  wire [9:0]j_V_fu_336_p2;
  wire k_buf_0_val_3_U_n_12;
  wire k_buf_0_val_3_U_n_14;
  wire k_buf_0_val_3_U_n_23;
  wire k_buf_0_val_3_U_n_24;
  wire \k_buf_0_val_3_addr_reg_848[2]_i_1__0_n_4 ;
  wire \k_buf_0_val_3_addr_reg_848[3]_i_1__0_n_4 ;
  wire \k_buf_0_val_3_addr_reg_848[5]_i_1__0_n_4 ;
  wire \k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4 ;
  wire \k_buf_0_val_3_addr_reg_848[6]_i_2__0_n_4 ;
  wire k_buf_0_val_4_U_n_28;
  wire k_buf_0_val_4_U_n_29;
  wire k_buf_0_val_4_U_n_32;
  wire k_buf_0_val_4_U_n_33;
  wire k_buf_0_val_4_ce1;
  wire k_buf_0_val_5_U_n_15;
  wire k_buf_0_val_5_U_n_16;
  wire k_buf_0_val_5_U_n_17;
  wire k_buf_0_val_5_U_n_18;
  wire k_buf_0_val_5_U_n_26;
  wire k_buf_0_val_5_U_n_35;
  wire k_buf_0_val_5_U_n_36;
  wire k_buf_0_val_5_U_n_37;
  wire [9:2]k_buf_0_val_5_addr_reg_860;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire or_cond_i_i_fu_436_p2;
  wire or_cond_i_i_i_reg_832;
  wire \or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ;
  wire or_cond_i_i_reg_866;
  wire \or_cond_i_i_reg_866[0]_i_2__0_n_4 ;
  wire or_cond_i_i_reg_866_pp0_iter1_reg;
  wire or_cond_i_i_reg_866_pp0_iter2_reg;
  wire or_cond_i_i_reg_866_pp0_iter3_reg;
  wire p_1_in;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]right_border_buf_0_4_fu_154;
  wire [7:0]\right_border_buf_0_4_fu_154_reg[7]_0 ;
  wire [7:0]right_border_buf_0_s_fu_150;
  wire [1:0]row_assign_13_1_t_reg_813;
  wire [1:1]row_assign_13_2_t_fu_320_p2;
  wire [1:0]row_assign_13_2_t_reg_818;
  wire [7:0]src_kernel_win_0_va_19_fu_126;
  wire src_kernel_win_0_va_19_fu_1260;
  wire [7:0]src_kernel_win_0_va_20_fu_130;
  wire src_kernel_win_0_va_20_fu_1300;
  wire [7:0]src_kernel_win_0_va_21_fu_134;
  wire [7:0]src_kernel_win_0_va_22_fu_138;
  wire src_kernel_win_0_va_22_fu_1380;
  wire [7:0]src_kernel_win_0_va_23_fu_142;
  wire [7:0]src_kernel_win_0_va_24_fu_146;
  wire [7:0]src_kernel_win_0_va_26_fu_538_p3;
  wire [7:0]src_kernel_win_0_va_26_reg_877;
  wire [7:0]src_kernel_win_0_va_26_reg_877_pp0_iter2_reg;
  wire [7:0]src_kernel_win_0_va_27_fu_556_p3;
  wire [7:0]src_kernel_win_0_va_27_reg_884;
  wire [7:0]src_kernel_win_0_va_fu_122;
  wire start_for_threshold_filter_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__2_n_4;
  wire t_V_5_reg_241;
  wire t_V_5_reg_2410;
  wire \t_V_5_reg_241[2]_i_1_n_4 ;
  wire \t_V_5_reg_241[3]_i_1_n_4 ;
  wire \t_V_5_reg_241[4]_i_1_n_4 ;
  wire \t_V_5_reg_241[5]_i_1_n_4 ;
  wire \t_V_5_reg_241[6]_i_1_n_4 ;
  wire \t_V_5_reg_241[9]_i_4_n_4 ;
  wire [9:1]t_V_5_reg_241_reg__0;
  wire [0:0]t_V_5_reg_241_reg__0__0;
  wire t_V_reg_230;
  wire \t_V_reg_230_reg_n_4_[0] ;
  wire \t_V_reg_230_reg_n_4_[1] ;
  wire \t_V_reg_230_reg_n_4_[2] ;
  wire \t_V_reg_230_reg_n_4_[3] ;
  wire \t_V_reg_230_reg_n_4_[4] ;
  wire \t_V_reg_230_reg_n_4_[5] ;
  wire \t_V_reg_230_reg_n_4_[6] ;
  wire \t_V_reg_230_reg_n_4_[7] ;
  wire \t_V_reg_230_reg_n_4_[8] ;
  wire [7:0]temp_0_i_i_i_059_i_1_fu_674_p3;
  wire [7:0]temp_0_i_i_i_059_i_2_fu_688_p3;
  wire [7:0]temp_0_i_i_i_059_i_2_reg_902;
  wire temp_0_i_i_i_059_i_2_reg_9020;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_10_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_11_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_12_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_13_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_14_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_15_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_16_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_17_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_18_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_19_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_20_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_21_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_22_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_23_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_24_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_25_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_26_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_27_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_28_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_29_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_30_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_7_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_8_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902[7]_i_9_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_5 ;
  wire \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_6 ;
  wire \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_7 ;
  wire \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_5 ;
  wire \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_6 ;
  wire \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_7 ;
  wire \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4 ;
  wire \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_5 ;
  wire \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_6 ;
  wire \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_7 ;
  wire [7:1]temp_0_i_i_i_059_i_3_fu_662_p3;
  wire [7:1]temp_0_i_i_i_059_i_7_fu_606_p3;
  wire [7:0]temp_0_i_i_i_059_i_8_fu_618_p3;
  wire [7:0]temp_0_i_i_i_059_i_9_fu_632_p3;
  wire [7:0]temp_0_i_i_i_059_i_9_reg_896;
  wire temp_0_i_i_i_059_i_9_reg_8960;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_10_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_11_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_12_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_13_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_14_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_15_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_16_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_17_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_18_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_19_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_20_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_21_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_22_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_23_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_24_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_25_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_26_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_27_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_28_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_29_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_30_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_7_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_8_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896[7]_i_9_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_5 ;
  wire \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_6 ;
  wire \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_7 ;
  wire \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_5 ;
  wire \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_6 ;
  wire \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_7 ;
  wire \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4 ;
  wire \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_5 ;
  wire \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_6 ;
  wire \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_7 ;
  wire [7:0]temp_0_i_i_i_059_i_s_fu_575_p3;
  wire [7:0]temp_0_i_i_i_059_i_s_reg_890;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_10__0_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_11__0_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_4__0_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_5__0_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_6__0_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_7__0_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_8__0_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_9__0_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_5 ;
  wire \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_6 ;
  wire \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_7 ;
  wire \tmp_13_reg_799[0]_i_1_n_4 ;
  wire \tmp_13_reg_799_reg_n_4_[0] ;
  wire tmp_14_fu_304_p2;
  wire tmp_14_reg_807;
  wire tmp_187_not_fu_270_p2;
  wire tmp_187_not_reg_789;
  wire \tmp_217_2_reg_803[0]_i_1_n_4 ;
  wire \tmp_217_2_reg_803_reg_n_4_[0] ;
  wire [1:0]tmp_32_reg_836;
  wire \tmp_32_reg_836[0]_i_1_n_4 ;
  wire \tmp_32_reg_836[1]_i_1_n_4 ;
  wire tmp_s_fu_264_p2;
  wire tmp_s_reg_785;
  wire [9:0]x_fu_412_p3;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[1]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[1]),
        .I2(\SRL_SIG_reg[0][7]_i_3__0_n_4 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[2]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[2]),
        .I2(\SRL_SIG_reg[0][7]_i_3__0_n_4 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[3]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[3]),
        .I2(\SRL_SIG_reg[0][7]_i_3__0_n_4 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[4]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[4]),
        .I2(\SRL_SIG_reg[0][7]_i_3__0_n_4 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[5]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[5]),
        .I2(\SRL_SIG_reg[0][7]_i_3__0_n_4 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[6]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[6]),
        .I2(\SRL_SIG_reg[0][7]_i_3__0_n_4 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_10__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[2]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[2]),
        .I2(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[3]),
        .I3(temp_0_i_i_i_059_i_2_reg_902[3]),
        .O(\SRL_SIG[0][7]_i_10__0_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_11__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[0]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[0]),
        .I2(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[1]),
        .I3(temp_0_i_i_i_059_i_2_reg_902[1]),
        .O(\SRL_SIG[0][7]_i_11__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(dilateImg_data_strea_full_n),
        .I1(or_cond_i_i_reg_866_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_4),
        .I3(k_buf_0_val_3_U_n_14),
        .O(E));
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[7]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[7]),
        .I2(\SRL_SIG_reg[0][7]_i_3__0_n_4 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_4__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[6]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[6]),
        .I2(temp_0_i_i_i_059_i_2_reg_902[7]),
        .I3(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[7]),
        .O(\SRL_SIG[0][7]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_5__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[4]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[4]),
        .I2(temp_0_i_i_i_059_i_2_reg_902[5]),
        .I3(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[5]),
        .O(\SRL_SIG[0][7]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_6__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[2]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[2]),
        .I2(temp_0_i_i_i_059_i_2_reg_902[3]),
        .I3(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[3]),
        .O(\SRL_SIG[0][7]_i_6__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_7__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[0]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[0]),
        .I2(temp_0_i_i_i_059_i_2_reg_902[1]),
        .I3(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[1]),
        .O(\SRL_SIG[0][7]_i_7__0_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_8__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[6]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[6]),
        .I2(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[7]),
        .I3(temp_0_i_i_i_059_i_2_reg_902[7]),
        .O(\SRL_SIG[0][7]_i_8__0_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_9__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[4]),
        .I1(temp_0_i_i_i_059_i_2_reg_902[4]),
        .I2(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[5]),
        .I3(temp_0_i_i_i_059_i_2_reg_902[5]),
        .O(\SRL_SIG[0][7]_i_9__0_n_4 ));
  CARRY4 \SRL_SIG_reg[0][7]_i_3__0 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][7]_i_3__0_n_4 ,\SRL_SIG_reg[0][7]_i_3__0_n_5 ,\SRL_SIG_reg[0][7]_i_3__0_n_6 ,\SRL_SIG_reg[0][7]_i_3__0_n_7 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_4__0_n_4 ,\SRL_SIG[0][7]_i_5__0_n_4 ,\SRL_SIG[0][7]_i_6__0_n_4 ,\SRL_SIG[0][7]_i_7__0_n_4 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_8__0_n_4 ,\SRL_SIG[0][7]_i_9__0_n_4 ,\SRL_SIG[0][7]_i_10__0_n_4 ,\SRL_SIG[0][7]_i_11__0_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Dilate_U0_ap_ready),
        .I1(Dilate_U0_ap_start),
        .I2(start_for_threshold_filter_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\icmp_reg_794[0]_i_3__0_n_4 ),
        .I2(\t_V_reg_230_reg_n_4_[1] ),
        .I3(\t_V_reg_230_reg_n_4_[0] ),
        .I4(tmp_187_not_fu_270_p2),
        .O(Dilate_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state8),
        .I1(Dilate_U0_ap_start),
        .I2(start_for_threshold_filter_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFEAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\icmp_reg_794[0]_i_1__0_n_4 ),
        .I1(k_buf_0_val_3_U_n_14),
        .I2(\ap_CS_fsm[2]_i_3__0_n_4 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hD0DDDDDD)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(exitcond388_i_i_fu_330_p2),
        .O(\ap_CS_fsm[2]_i_3__0_n_4 ));
  LUT6 #(
    .INIT(64'h0080AAAA00800080)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(col_buf_0_val_0_0_reg_8700),
        .I1(exitcond388_i_i_fu_330_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_enable_reg_pp0_iter4_reg_n_4),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(\icmp_reg_794[0]_i_1__0_n_4 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(col_buf_0_val_0_0_reg_8700),
        .I4(exitcond388_i_i_fu_330_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(exitcond388_i_i_fu_330_p2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(k_buf_0_val_3_U_n_14),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(k_buf_0_val_3_U_n_14),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_4),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter3_i_1__1
       (.I0(k_buf_0_val_3_U_n_14),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(\icmp_reg_794[0]_i_1__0_n_4 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_4),
        .I2(k_buf_0_val_3_U_n_14),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter4_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    ap_idle_INST_0_i_5
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(start_once_reg),
        .I2(start_for_threshold_filter_U0_full_n),
        .I3(Dilate_U0_ap_start),
        .O(Dilate_U0_ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \brmerge_reg_841[0]_i_1__0 
       (.I0(tmp_187_not_reg_789),
        .I1(k_buf_0_val_5_U_n_16),
        .O(brmerge_fu_424_p2));
  FDRE \brmerge_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ),
        .D(brmerge_fu_424_p2),
        .Q(brmerge_reg_841),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[0]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[1]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[2]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[3]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[4]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[5]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[6]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[7]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[0]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[1]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[2]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[3]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[4]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[5]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[6]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[7]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[0]),
        .Q(col_buf_0_val_0_0_reg_870[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[1]),
        .Q(col_buf_0_val_0_0_reg_870[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[2]),
        .Q(col_buf_0_val_0_0_reg_870[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[3]),
        .Q(col_buf_0_val_0_0_reg_870[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[4]),
        .Q(col_buf_0_val_0_0_reg_870[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[5]),
        .Q(col_buf_0_val_0_0_reg_870[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[6]),
        .Q(col_buf_0_val_0_0_reg_870[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[7]),
        .Q(col_buf_0_val_0_0_reg_870[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00004000)) 
    \exitcond388_i_i_reg_823[0]_i_1__0 
       (.I0(t_V_5_reg_241_reg__0[3]),
        .I1(t_V_5_reg_241_reg__0[1]),
        .I2(t_V_5_reg_241_reg__0[7]),
        .I3(t_V_5_reg_241_reg__0[9]),
        .I4(\exitcond388_i_i_reg_823[0]_i_2__0_n_4 ),
        .O(exitcond388_i_i_fu_330_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \exitcond388_i_i_reg_823[0]_i_2__0 
       (.I0(t_V_5_reg_241_reg__0[6]),
        .I1(t_V_5_reg_241_reg__0[5]),
        .I2(t_V_5_reg_241_reg__0__0),
        .I3(t_V_5_reg_241_reg__0[8]),
        .I4(t_V_5_reg_241_reg__0[2]),
        .I5(t_V_5_reg_241_reg__0[4]),
        .O(\exitcond388_i_i_reg_823[0]_i_2__0_n_4 ));
  FDRE \exitcond388_i_i_reg_823_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(exitcond388_i_i_reg_823),
        .Q(exitcond388_i_i_reg_823_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond388_i_i_reg_823_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(exitcond388_i_i_reg_823_pp0_iter1_reg),
        .Q(exitcond388_i_i_reg_823_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond388_i_i_reg_823_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(exitcond388_i_i_fu_330_p2),
        .Q(exitcond388_i_i_reg_823),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_780[0]_i_1__0 
       (.I0(\t_V_reg_230_reg_n_4_[0] ),
        .O(i_V_fu_258_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_780[1]_i_1__0 
       (.I0(\t_V_reg_230_reg_n_4_[1] ),
        .I1(\t_V_reg_230_reg_n_4_[0] ),
        .O(i_V_fu_258_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_780[2]_i_1__0 
       (.I0(\t_V_reg_230_reg_n_4_[2] ),
        .I1(\t_V_reg_230_reg_n_4_[1] ),
        .I2(\t_V_reg_230_reg_n_4_[0] ),
        .O(i_V_fu_258_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_780[3]_i_1__0 
       (.I0(\t_V_reg_230_reg_n_4_[3] ),
        .I1(\t_V_reg_230_reg_n_4_[0] ),
        .I2(\t_V_reg_230_reg_n_4_[1] ),
        .I3(\t_V_reg_230_reg_n_4_[2] ),
        .O(i_V_fu_258_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_780[4]_i_1__0 
       (.I0(\t_V_reg_230_reg_n_4_[4] ),
        .I1(\t_V_reg_230_reg_n_4_[2] ),
        .I2(\t_V_reg_230_reg_n_4_[1] ),
        .I3(\t_V_reg_230_reg_n_4_[0] ),
        .I4(\t_V_reg_230_reg_n_4_[3] ),
        .O(i_V_fu_258_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_780[5]_i_1__0 
       (.I0(\t_V_reg_230_reg_n_4_[3] ),
        .I1(\t_V_reg_230_reg_n_4_[0] ),
        .I2(\t_V_reg_230_reg_n_4_[1] ),
        .I3(\t_V_reg_230_reg_n_4_[2] ),
        .I4(\t_V_reg_230_reg_n_4_[4] ),
        .I5(\t_V_reg_230_reg_n_4_[5] ),
        .O(i_V_fu_258_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_V_reg_780[6]_i_1__0 
       (.I0(\t_V_reg_230_reg_n_4_[6] ),
        .I1(\i_V_reg_780[8]_i_2__0_n_4 ),
        .I2(\t_V_reg_230_reg_n_4_[5] ),
        .O(i_V_fu_258_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_V_reg_780[7]_i_1__0 
       (.I0(\t_V_reg_230_reg_n_4_[7] ),
        .I1(\i_V_reg_780[8]_i_2__0_n_4 ),
        .I2(\t_V_reg_230_reg_n_4_[6] ),
        .I3(\t_V_reg_230_reg_n_4_[5] ),
        .O(i_V_fu_258_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_V_reg_780[8]_i_1__0 
       (.I0(\t_V_reg_230_reg_n_4_[8] ),
        .I1(\t_V_reg_230_reg_n_4_[5] ),
        .I2(\t_V_reg_230_reg_n_4_[6] ),
        .I3(\i_V_reg_780[8]_i_2__0_n_4 ),
        .I4(\t_V_reg_230_reg_n_4_[7] ),
        .O(i_V_fu_258_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_V_reg_780[8]_i_2__0 
       (.I0(\t_V_reg_230_reg_n_4_[3] ),
        .I1(\t_V_reg_230_reg_n_4_[0] ),
        .I2(\t_V_reg_230_reg_n_4_[1] ),
        .I3(\t_V_reg_230_reg_n_4_[2] ),
        .I4(\t_V_reg_230_reg_n_4_[4] ),
        .O(\i_V_reg_780[8]_i_2__0_n_4 ));
  FDRE \i_V_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[0]),
        .Q(i_V_reg_780[0]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[1]),
        .Q(i_V_reg_780[1]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[2]),
        .Q(i_V_reg_780[2]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[3]),
        .Q(i_V_reg_780[3]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[4]),
        .Q(i_V_reg_780[4]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[5]),
        .Q(i_V_reg_780[5]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[6]),
        .Q(i_V_reg_780[6]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[7]),
        .Q(i_V_reg_780[7]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[8]),
        .Q(i_V_reg_780[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \icmp_reg_794[0]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\icmp_reg_794[0]_i_3__0_n_4 ),
        .I2(\t_V_reg_230_reg_n_4_[1] ),
        .I3(\t_V_reg_230_reg_n_4_[0] ),
        .I4(tmp_187_not_fu_270_p2),
        .O(\icmp_reg_794[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_794[0]_i_2__0 
       (.I0(\icmp_reg_794[0]_i_3__0_n_4 ),
        .I1(\t_V_reg_230_reg_n_4_[8] ),
        .I2(\t_V_reg_230_reg_n_4_[5] ),
        .I3(\t_V_reg_230_reg_n_4_[1] ),
        .I4(\t_V_reg_230_reg_n_4_[6] ),
        .I5(\t_V_reg_230_reg_n_4_[7] ),
        .O(icmp_fu_286_p2));
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_reg_794[0]_i_3__0 
       (.I0(\t_V_reg_230_reg_n_4_[3] ),
        .I1(\t_V_reg_230_reg_n_4_[4] ),
        .I2(\t_V_reg_230_reg_n_4_[2] ),
        .O(\icmp_reg_794[0]_i_3__0_n_4 ));
  FDRE \icmp_reg_794_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1__0_n_4 ),
        .D(icmp_fu_286_p2),
        .Q(\icmp_reg_794_reg_n_4_[0] ),
        .R(1'b0));
  hls_ocr_0_Erode_k_buf_0_val_3_17 k_buf_0_val_3_U
       (.ADDRARDADDR({k_buf_0_val_5_addr_reg_860,tmp_32_reg_836}),
        .ADDRBWRADDR(x_fu_412_p3),
        .D(col_buf_0_val_0_0_fu_467_p3),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_4),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg_n_4),
        .brmerge_reg_841(brmerge_reg_841),
        .col_buf_0_val_0_0_reg_8700(col_buf_0_val_0_0_reg_8700),
        .\col_buf_0_val_0_0_reg_870_reg[0] (k_buf_0_val_3_U_n_14),
        .dilateImg_data_strea_full_n(dilateImg_data_strea_full_n),
        .erodeImg_data_stream_empty_n(erodeImg_data_stream_empty_n),
        .\icmp_reg_794_reg[0] (\icmp_reg_794_reg_n_4_[0] ),
        .or_cond_i_i_i_reg_832(or_cond_i_i_i_reg_832),
        .or_cond_i_i_reg_866_pp0_iter3_reg(or_cond_i_i_reg_866_pp0_iter3_reg),
        .ram_reg(k_buf_0_val_3_U_n_12),
        .\src_kernel_win_0_va_24_fu_146_reg[7] (src_kernel_win_0_va_24_fu_146),
        .\src_kernel_win_0_va_26_reg_877_reg[1] (k_buf_0_val_3_U_n_23),
        .\src_kernel_win_0_va_26_reg_877_reg[6] (k_buf_0_val_3_U_n_24),
        .\tmp_217_2_reg_803_reg[0] (\tmp_217_2_reg_803_reg_n_4_[0] ),
        .tmp_s_reg_785(tmp_s_reg_785));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hA802)) 
    \k_buf_0_val_3_addr_reg_848[2]_i_1__0 
       (.I0(k_buf_0_val_5_U_n_17),
        .I1(t_V_5_reg_241_reg__0__0),
        .I2(t_V_5_reg_241_reg__0[1]),
        .I3(t_V_5_reg_241_reg__0[2]),
        .O(\k_buf_0_val_3_addr_reg_848[2]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hAAA80002)) 
    \k_buf_0_val_3_addr_reg_848[3]_i_1__0 
       (.I0(k_buf_0_val_5_U_n_17),
        .I1(t_V_5_reg_241_reg__0[2]),
        .I2(t_V_5_reg_241_reg__0[1]),
        .I3(t_V_5_reg_241_reg__0__0),
        .I4(t_V_5_reg_241_reg__0[3]),
        .O(\k_buf_0_val_3_addr_reg_848[3]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \k_buf_0_val_3_addr_reg_848[5]_i_1__0 
       (.I0(t_V_5_reg_241_reg__0[8]),
        .I1(t_V_5_reg_241_reg__0[6]),
        .I2(t_V_5_reg_241_reg__0[7]),
        .I3(t_V_5_reg_241_reg__0[9]),
        .I4(k_buf_0_val_5_U_n_15),
        .I5(t_V_5_reg_241_reg__0[5]),
        .O(\k_buf_0_val_3_addr_reg_848[5]_i_1__0_n_4 ));
  LUT3 #(
    .INIT(8'h20)) 
    \k_buf_0_val_3_addr_reg_848[6]_i_1__0 
       (.I0(col_buf_0_val_0_0_reg_8700),
        .I1(exitcond388_i_i_fu_330_p2),
        .I2(k_buf_0_val_5_U_n_16),
        .O(\k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FFFF00FE0000)) 
    \k_buf_0_val_3_addr_reg_848[6]_i_2__0 
       (.I0(t_V_5_reg_241_reg__0[8]),
        .I1(t_V_5_reg_241_reg__0[7]),
        .I2(t_V_5_reg_241_reg__0[9]),
        .I3(t_V_5_reg_241_reg__0[5]),
        .I4(k_buf_0_val_5_U_n_15),
        .I5(t_V_5_reg_241_reg__0[6]),
        .O(\k_buf_0_val_3_addr_reg_848[6]_i_2__0_n_4 ));
  FDSE \k_buf_0_val_3_addr_reg_848_reg[2] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ),
        .D(\k_buf_0_val_3_addr_reg_848[2]_i_1__0_n_4 ),
        .Q(k_buf_0_val_5_addr_reg_860[2]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4 ));
  FDSE \k_buf_0_val_3_addr_reg_848_reg[3] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ),
        .D(\k_buf_0_val_3_addr_reg_848[3]_i_1__0_n_4 ),
        .Q(k_buf_0_val_5_addr_reg_860[3]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4 ));
  FDSE \k_buf_0_val_3_addr_reg_848_reg[4] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ),
        .D(k_buf_0_val_5_U_n_18),
        .Q(k_buf_0_val_5_addr_reg_860[4]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4 ));
  FDSE \k_buf_0_val_3_addr_reg_848_reg[5] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ),
        .D(\k_buf_0_val_3_addr_reg_848[5]_i_1__0_n_4 ),
        .Q(k_buf_0_val_5_addr_reg_860[5]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4 ));
  FDSE \k_buf_0_val_3_addr_reg_848_reg[6] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ),
        .D(\k_buf_0_val_3_addr_reg_848[6]_i_2__0_n_4 ),
        .Q(k_buf_0_val_5_addr_reg_860[6]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4 ));
  FDRE \k_buf_0_val_3_addr_reg_848_reg[7] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ),
        .D(x_fu_412_p3[7]),
        .Q(k_buf_0_val_5_addr_reg_860[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_848_reg[8] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ),
        .D(x_fu_412_p3[8]),
        .Q(k_buf_0_val_5_addr_reg_860[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_848_reg[9] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ),
        .D(x_fu_412_p3[9]),
        .Q(k_buf_0_val_5_addr_reg_860[9]),
        .R(1'b0));
  hls_ocr_0_Erode_k_buf_0_val_3_18 k_buf_0_val_4_U
       (.ADDRARDADDR({k_buf_0_val_5_addr_reg_860,tmp_32_reg_836}),
        .ADDRBWRADDR(x_fu_412_p3),
        .D(src_kernel_win_0_va_27_fu_556_p3),
        .Q(row_assign_13_2_t_reg_818),
        .WEA(k_buf_0_val_4_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(k_buf_0_val_3_U_n_12),
        .brmerge_reg_841(brmerge_reg_841),
        .ram_reg(ram_reg_0),
        .ram_reg_0(k_buf_0_val_5_U_n_26),
        .ram_reg_1({col_buf_0_val_2_0_fu_505_p3[7:6],col_buf_0_val_2_0_fu_505_p3[4],col_buf_0_val_2_0_fu_505_p3[1]}),
        .ram_reg_2(k_buf_0_val_5_U_n_35),
        .ram_reg_3(k_buf_0_val_5_U_n_36),
        .ram_reg_4(k_buf_0_val_5_U_n_37),
        .ram_reg_5(k_buf_0_val_3_U_n_23),
        .\right_border_buf_0_4_fu_154_reg[7] (\right_border_buf_0_4_fu_154_reg[7]_0 ),
        .\right_border_buf_0_4_fu_154_reg[7]_0 (col_buf_0_val_1_0_fu_486_p3),
        .\right_border_buf_0_4_fu_154_reg[7]_1 (right_border_buf_0_4_fu_154),
        .\row_assign_13_1_t_reg_813_reg[1] (row_assign_13_1_t_reg_813),
        .\src_kernel_win_0_va_26_reg_877_reg[4] ({src_kernel_win_0_va_26_fu_538_p3[4],src_kernel_win_0_va_26_fu_538_p3[1]}),
        .\src_kernel_win_0_va_27_reg_884_reg[2] (k_buf_0_val_4_U_n_33),
        .\src_kernel_win_0_va_27_reg_884_reg[3] (k_buf_0_val_4_U_n_32),
        .\src_kernel_win_0_va_27_reg_884_reg[5] (k_buf_0_val_4_U_n_29),
        .\src_kernel_win_0_va_27_reg_884_reg[6] (k_buf_0_val_4_U_n_28),
        .tmp_14_reg_807(tmp_14_reg_807),
        .\tmp_32_reg_836_reg[0] (col_buf_0_val_0_0_fu_467_p3));
  hls_ocr_0_Erode_k_buf_0_val_3_19 k_buf_0_val_5_U
       (.ADDRARDADDR({k_buf_0_val_5_addr_reg_860,tmp_32_reg_836}),
        .ADDRBWRADDR(x_fu_412_p3),
        .D({src_kernel_win_0_va_26_fu_538_p3[7:5],src_kernel_win_0_va_26_fu_538_p3[3:2],src_kernel_win_0_va_26_fu_538_p3[0]}),
        .Q({t_V_5_reg_241_reg__0,t_V_5_reg_241_reg__0__0}),
        .WEA(k_buf_0_val_4_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(k_buf_0_val_3_U_n_12),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_4),
        .brmerge_reg_841(brmerge_reg_841),
        .col_buf_0_val_0_0_reg_8700(col_buf_0_val_0_0_reg_8700),
        .\icmp_reg_794_reg[0] (\icmp_reg_794_reg_n_4_[0] ),
        .\k_buf_0_val_3_addr_reg_848_reg[4] (k_buf_0_val_5_U_n_17),
        .\k_buf_0_val_3_addr_reg_848_reg[4]_0 (k_buf_0_val_5_U_n_18),
        .or_cond_i_i_i_reg_832(or_cond_i_i_i_reg_832),
        .ram_reg(k_buf_0_val_5_U_n_15),
        .ram_reg_0(k_buf_0_val_5_U_n_16),
        .ram_reg_1(ram_reg),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3({col_buf_0_val_1_0_fu_486_p3[7],col_buf_0_val_1_0_fu_486_p3[0]}),
        .ram_reg_4(k_buf_0_val_3_U_n_24),
        .ram_reg_5(k_buf_0_val_4_U_n_28),
        .ram_reg_6(k_buf_0_val_4_U_n_29),
        .ram_reg_7(k_buf_0_val_4_U_n_32),
        .ram_reg_8(k_buf_0_val_4_U_n_33),
        .\right_border_buf_0_s_fu_150_reg[7] (col_buf_0_val_2_0_fu_505_p3),
        .\right_border_buf_0_s_fu_150_reg[7]_0 (right_border_buf_0_s_fu_150),
        .\row_assign_13_1_t_reg_813_reg[1] (row_assign_13_1_t_reg_813),
        .\src_kernel_win_0_va_26_reg_877_reg[0] (k_buf_0_val_5_U_n_26),
        .\src_kernel_win_0_va_26_reg_877_reg[2] (k_buf_0_val_5_U_n_37),
        .\src_kernel_win_0_va_26_reg_877_reg[3] (k_buf_0_val_5_U_n_36),
        .\src_kernel_win_0_va_26_reg_877_reg[5] (k_buf_0_val_5_U_n_35),
        .\tmp_13_reg_799_reg[0] (\tmp_13_reg_799_reg_n_4_[0] ),
        .tmp_14_reg_807(tmp_14_reg_807),
        .\tmp_32_reg_836_reg[0] ({col_buf_0_val_0_0_fu_467_p3[7],col_buf_0_val_0_0_fu_467_p3[5],col_buf_0_val_0_0_fu_467_p3[3:2],col_buf_0_val_0_0_fu_467_p3[0]}),
        .tmp_s_reg_785(tmp_s_reg_785));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \mOutPtr[0]_i_2 
       (.I0(k_buf_0_val_3_U_n_14),
        .I1(ap_enable_reg_pp0_iter4_reg_n_4),
        .I2(or_cond_i_i_reg_866_pp0_iter3_reg),
        .I3(dilateImg_data_strea_full_n),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__9 
       (.I0(start_once_reg),
        .I1(Dilate_U0_ap_start),
        .I2(start_for_threshold_filter_U0_full_n),
        .O(\mOutPtr_reg[1] ));
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mOutPtr[1]_i_3 
       (.I0(or_cond_i_i_i_reg_832),
        .I1(tmp_s_reg_785),
        .I2(\icmp_reg_794_reg_n_4_[0] ),
        .I3(col_buf_0_val_0_0_reg_8700),
        .I4(ap_enable_reg_pp0_iter1_reg_n_4),
        .O(Dilate_U0_p_src_data_stream_V_read));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_i_reg_832[0]_i_1__0 
       (.I0(col_buf_0_val_0_0_reg_8700),
        .I1(exitcond388_i_i_fu_330_p2),
        .O(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_i_reg_832[0]_i_2__0 
       (.I0(k_buf_0_val_5_U_n_17),
        .I1(k_buf_0_val_5_U_n_16),
        .O(p_1_in));
  FDRE \or_cond_i_i_i_reg_832_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ),
        .D(p_1_in),
        .Q(or_cond_i_i_i_reg_832),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \or_cond_i_i_reg_866[0]_i_1__0 
       (.I0(\icmp_reg_794_reg_n_4_[0] ),
        .I1(\or_cond_i_i_reg_866[0]_i_2__0_n_4 ),
        .I2(t_V_5_reg_241_reg__0[8]),
        .I3(t_V_5_reg_241_reg__0[3]),
        .I4(t_V_5_reg_241_reg__0[1]),
        .O(or_cond_i_i_fu_436_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_i_reg_866[0]_i_2__0 
       (.I0(t_V_5_reg_241_reg__0[6]),
        .I1(t_V_5_reg_241_reg__0[5]),
        .I2(t_V_5_reg_241_reg__0[7]),
        .I3(t_V_5_reg_241_reg__0[9]),
        .I4(t_V_5_reg_241_reg__0[2]),
        .I5(t_V_5_reg_241_reg__0[4]),
        .O(\or_cond_i_i_reg_866[0]_i_2__0_n_4 ));
  FDRE \or_cond_i_i_reg_866_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(or_cond_i_i_reg_866),
        .Q(or_cond_i_i_reg_866_pp0_iter1_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_866_pp0_iter2_reg[0]_i_1__0 
       (.I0(k_buf_0_val_3_U_n_14),
        .O(ap_block_pp0_stage0_subdone3_in));
  FDRE \or_cond_i_i_reg_866_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(or_cond_i_i_reg_866_pp0_iter1_reg),
        .Q(or_cond_i_i_reg_866_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_reg_866_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(or_cond_i_i_reg_866_pp0_iter2_reg),
        .Q(or_cond_i_i_reg_866_pp0_iter3_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_reg_866_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ),
        .D(or_cond_i_i_fu_436_p2),
        .Q(or_cond_i_i_reg_866),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \right_border_buf_0_4_fu_154[7]_i_1 
       (.I0(\icmp_reg_794_reg_n_4_[0] ),
        .I1(tmp_s_reg_785),
        .I2(or_cond_i_i_i_reg_832),
        .I3(col_buf_0_val_0_0_reg_8700),
        .I4(ap_enable_reg_pp0_iter1_reg_n_4),
        .O(ce1121_out));
  FDRE \right_border_buf_0_4_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[0]),
        .Q(right_border_buf_0_4_fu_154[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[1]),
        .Q(right_border_buf_0_4_fu_154[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[2]),
        .Q(right_border_buf_0_4_fu_154[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[3]),
        .Q(right_border_buf_0_4_fu_154[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[4]),
        .Q(right_border_buf_0_4_fu_154[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[5]),
        .Q(right_border_buf_0_4_fu_154[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[6]),
        .Q(right_border_buf_0_4_fu_154[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[7]),
        .Q(right_border_buf_0_4_fu_154[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[0]),
        .Q(right_border_buf_0_s_fu_150[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[1]),
        .Q(right_border_buf_0_s_fu_150[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[2]),
        .Q(right_border_buf_0_s_fu_150[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[3]),
        .Q(right_border_buf_0_s_fu_150[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[4]),
        .Q(right_border_buf_0_s_fu_150[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[5]),
        .Q(right_border_buf_0_s_fu_150[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[6]),
        .Q(right_border_buf_0_s_fu_150[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[7]),
        .Q(right_border_buf_0_s_fu_150[7]),
        .R(1'b0));
  FDRE \row_assign_13_1_t_reg_813_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1__0_n_4 ),
        .D(i_V_fu_258_p2[0]),
        .Q(row_assign_13_1_t_reg_813[0]),
        .R(1'b0));
  FDRE \row_assign_13_1_t_reg_813_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1__0_n_4 ),
        .D(\t_V_reg_230_reg_n_4_[1] ),
        .Q(row_assign_13_1_t_reg_813[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_13_2_t_reg_818[1]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[0] ),
        .I1(\t_V_reg_230_reg_n_4_[1] ),
        .O(row_assign_13_2_t_fu_320_p2));
  FDRE \row_assign_13_2_t_reg_818_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1__0_n_4 ),
        .D(\t_V_reg_230_reg_n_4_[0] ),
        .Q(row_assign_13_2_t_reg_818[0]),
        .R(1'b0));
  FDRE \row_assign_13_2_t_reg_818_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1__0_n_4 ),
        .D(row_assign_13_2_t_fu_320_p2),
        .Q(row_assign_13_2_t_reg_818[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(src_kernel_win_0_va_fu_122[0]),
        .Q(src_kernel_win_0_va_19_fu_126[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(src_kernel_win_0_va_fu_122[1]),
        .Q(src_kernel_win_0_va_19_fu_126[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(src_kernel_win_0_va_fu_122[2]),
        .Q(src_kernel_win_0_va_19_fu_126[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(src_kernel_win_0_va_fu_122[3]),
        .Q(src_kernel_win_0_va_19_fu_126[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(src_kernel_win_0_va_fu_122[4]),
        .Q(src_kernel_win_0_va_19_fu_126[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(src_kernel_win_0_va_fu_122[5]),
        .Q(src_kernel_win_0_va_19_fu_126[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(src_kernel_win_0_va_fu_122[6]),
        .Q(src_kernel_win_0_va_19_fu_126[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_19_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(src_kernel_win_0_va_fu_122[7]),
        .Q(src_kernel_win_0_va_19_fu_126[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_20_fu_130[7]_i_1 
       (.I0(exitcond388_i_i_reg_823_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(k_buf_0_val_3_U_n_14),
        .O(src_kernel_win_0_va_20_fu_1300));
  FDRE \src_kernel_win_0_va_20_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_26_reg_877[0]),
        .Q(src_kernel_win_0_va_20_fu_130[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_26_reg_877[1]),
        .Q(src_kernel_win_0_va_20_fu_130[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_26_reg_877[2]),
        .Q(src_kernel_win_0_va_20_fu_130[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_26_reg_877[3]),
        .Q(src_kernel_win_0_va_20_fu_130[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_26_reg_877[4]),
        .Q(src_kernel_win_0_va_20_fu_130[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_26_reg_877[5]),
        .Q(src_kernel_win_0_va_20_fu_130[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_26_reg_877[6]),
        .Q(src_kernel_win_0_va_20_fu_130[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_26_reg_877[7]),
        .Q(src_kernel_win_0_va_20_fu_130[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_20_fu_130[0]),
        .Q(src_kernel_win_0_va_21_fu_134[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_20_fu_130[1]),
        .Q(src_kernel_win_0_va_21_fu_134[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_20_fu_130[2]),
        .Q(src_kernel_win_0_va_21_fu_134[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_20_fu_130[3]),
        .Q(src_kernel_win_0_va_21_fu_134[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_20_fu_130[4]),
        .Q(src_kernel_win_0_va_21_fu_134[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_20_fu_130[5]),
        .Q(src_kernel_win_0_va_21_fu_134[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_20_fu_130[6]),
        .Q(src_kernel_win_0_va_21_fu_134[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_20_fu_1300),
        .D(src_kernel_win_0_va_20_fu_130[7]),
        .Q(src_kernel_win_0_va_21_fu_134[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \src_kernel_win_0_va_22_fu_138[7]_i_1 
       (.I0(exitcond388_i_i_reg_823),
        .I1(col_buf_0_val_0_0_reg_8700),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .O(src_kernel_win_0_va_22_fu_1380));
  FDRE \src_kernel_win_0_va_22_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_27_fu_556_p3[0]),
        .Q(src_kernel_win_0_va_22_fu_138[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_27_fu_556_p3[1]),
        .Q(src_kernel_win_0_va_22_fu_138[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_27_fu_556_p3[2]),
        .Q(src_kernel_win_0_va_22_fu_138[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_27_fu_556_p3[3]),
        .Q(src_kernel_win_0_va_22_fu_138[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_27_fu_556_p3[4]),
        .Q(src_kernel_win_0_va_22_fu_138[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_27_fu_556_p3[5]),
        .Q(src_kernel_win_0_va_22_fu_138[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_27_fu_556_p3[6]),
        .Q(src_kernel_win_0_va_22_fu_138[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_27_fu_556_p3[7]),
        .Q(src_kernel_win_0_va_22_fu_138[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_22_fu_138[0]),
        .Q(src_kernel_win_0_va_23_fu_142[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_22_fu_138[1]),
        .Q(src_kernel_win_0_va_23_fu_142[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_22_fu_138[2]),
        .Q(src_kernel_win_0_va_23_fu_142[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_22_fu_138[3]),
        .Q(src_kernel_win_0_va_23_fu_142[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_22_fu_138[4]),
        .Q(src_kernel_win_0_va_23_fu_142[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_22_fu_138[5]),
        .Q(src_kernel_win_0_va_23_fu_142[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_22_fu_138[6]),
        .Q(src_kernel_win_0_va_23_fu_142[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_23_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_22_fu_1380),
        .D(src_kernel_win_0_va_22_fu_138[7]),
        .Q(src_kernel_win_0_va_23_fu_142[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[0]),
        .Q(src_kernel_win_0_va_24_fu_146[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[1]),
        .Q(src_kernel_win_0_va_24_fu_146[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[2]),
        .Q(src_kernel_win_0_va_24_fu_146[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[3]),
        .Q(src_kernel_win_0_va_24_fu_146[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[4]),
        .Q(src_kernel_win_0_va_24_fu_146[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[5]),
        .Q(src_kernel_win_0_va_24_fu_146[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[6]),
        .Q(src_kernel_win_0_va_24_fu_146[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[7]),
        .Q(src_kernel_win_0_va_24_fu_146[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_26_reg_877[0]),
        .Q(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_26_reg_877[1]),
        .Q(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_26_reg_877[2]),
        .Q(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_26_reg_877[3]),
        .Q(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_26_reg_877[4]),
        .Q(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_26_reg_877[5]),
        .Q(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_26_reg_877[6]),
        .Q(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_26_reg_877[7]),
        .Q(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_26_fu_538_p3[0]),
        .Q(src_kernel_win_0_va_26_reg_877[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_26_fu_538_p3[1]),
        .Q(src_kernel_win_0_va_26_reg_877[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_26_fu_538_p3[2]),
        .Q(src_kernel_win_0_va_26_reg_877[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_26_fu_538_p3[3]),
        .Q(src_kernel_win_0_va_26_reg_877[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_26_fu_538_p3[4]),
        .Q(src_kernel_win_0_va_26_reg_877[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_26_fu_538_p3[5]),
        .Q(src_kernel_win_0_va_26_reg_877[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_26_fu_538_p3[6]),
        .Q(src_kernel_win_0_va_26_reg_877[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_26_reg_877_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_26_fu_538_p3[7]),
        .Q(src_kernel_win_0_va_26_reg_877[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_27_reg_884_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_27_fu_556_p3[0]),
        .Q(src_kernel_win_0_va_27_reg_884[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_27_reg_884_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_27_fu_556_p3[1]),
        .Q(src_kernel_win_0_va_27_reg_884[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_27_reg_884_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_27_fu_556_p3[2]),
        .Q(src_kernel_win_0_va_27_reg_884[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_27_reg_884_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_27_fu_556_p3[3]),
        .Q(src_kernel_win_0_va_27_reg_884[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_27_reg_884_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_27_fu_556_p3[4]),
        .Q(src_kernel_win_0_va_27_reg_884[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_27_reg_884_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_27_fu_556_p3[5]),
        .Q(src_kernel_win_0_va_27_reg_884[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_27_reg_884_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_27_fu_556_p3[6]),
        .Q(src_kernel_win_0_va_27_reg_884[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_27_reg_884_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_27_fu_556_p3[7]),
        .Q(src_kernel_win_0_va_27_reg_884[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_fu_122[7]_i_1 
       (.I0(exitcond388_i_i_reg_823_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(k_buf_0_val_3_U_n_14),
        .O(src_kernel_win_0_va_19_fu_1260));
  FDRE \src_kernel_win_0_va_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[0]),
        .Q(src_kernel_win_0_va_fu_122[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[1]),
        .Q(src_kernel_win_0_va_fu_122[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[2]),
        .Q(src_kernel_win_0_va_fu_122[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[3]),
        .Q(src_kernel_win_0_va_fu_122[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[4]),
        .Q(src_kernel_win_0_va_fu_122[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[5]),
        .Q(src_kernel_win_0_va_fu_122[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[6]),
        .Q(src_kernel_win_0_va_fu_122[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_19_fu_1260),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[7]),
        .Q(src_kernel_win_0_va_fu_122[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00EA)) 
    start_once_reg_i_1__2
       (.I0(start_once_reg),
        .I1(start_for_threshold_filter_U0_full_n),
        .I2(Dilate_U0_ap_start),
        .I3(Dilate_U0_ap_ready),
        .O(start_once_reg_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_4),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_5_reg_241[0]_i_1 
       (.I0(t_V_5_reg_241_reg__0__0),
        .O(j_V_fu_336_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_5_reg_241[1]_i_1 
       (.I0(t_V_5_reg_241_reg__0__0),
        .I1(t_V_5_reg_241_reg__0[1]),
        .O(j_V_fu_336_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_5_reg_241[2]_i_1 
       (.I0(t_V_5_reg_241_reg__0[2]),
        .I1(t_V_5_reg_241_reg__0[1]),
        .I2(t_V_5_reg_241_reg__0__0),
        .O(\t_V_5_reg_241[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_5_reg_241[3]_i_1 
       (.I0(t_V_5_reg_241_reg__0[3]),
        .I1(t_V_5_reg_241_reg__0[2]),
        .I2(t_V_5_reg_241_reg__0__0),
        .I3(t_V_5_reg_241_reg__0[1]),
        .O(\t_V_5_reg_241[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_5_reg_241[4]_i_1 
       (.I0(t_V_5_reg_241_reg__0[4]),
        .I1(t_V_5_reg_241_reg__0[3]),
        .I2(t_V_5_reg_241_reg__0[1]),
        .I3(t_V_5_reg_241_reg__0__0),
        .I4(t_V_5_reg_241_reg__0[2]),
        .O(\t_V_5_reg_241[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_5_reg_241[5]_i_1 
       (.I0(t_V_5_reg_241_reg__0[5]),
        .I1(t_V_5_reg_241_reg__0[4]),
        .I2(t_V_5_reg_241_reg__0[2]),
        .I3(t_V_5_reg_241_reg__0__0),
        .I4(t_V_5_reg_241_reg__0[1]),
        .I5(t_V_5_reg_241_reg__0[3]),
        .O(\t_V_5_reg_241[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_5_reg_241[6]_i_1 
       (.I0(t_V_5_reg_241_reg__0[6]),
        .I1(\t_V_5_reg_241[9]_i_4_n_4 ),
        .O(\t_V_5_reg_241[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \t_V_5_reg_241[7]_i_1 
       (.I0(t_V_5_reg_241_reg__0[7]),
        .I1(\t_V_5_reg_241[9]_i_4_n_4 ),
        .I2(t_V_5_reg_241_reg__0[6]),
        .O(j_V_fu_336_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \t_V_5_reg_241[8]_i_1 
       (.I0(t_V_5_reg_241_reg__0[8]),
        .I1(t_V_5_reg_241_reg__0[6]),
        .I2(\t_V_5_reg_241[9]_i_4_n_4 ),
        .I3(t_V_5_reg_241_reg__0[7]),
        .O(j_V_fu_336_p2[8]));
  LUT4 #(
    .INIT(16'hF700)) 
    \t_V_5_reg_241[9]_i_1 
       (.I0(col_buf_0_val_0_0_reg_8700),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond388_i_i_fu_330_p2),
        .I3(\icmp_reg_794[0]_i_1__0_n_4 ),
        .O(t_V_5_reg_241));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_5_reg_241[9]_i_2 
       (.I0(col_buf_0_val_0_0_reg_8700),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond388_i_i_fu_330_p2),
        .O(t_V_5_reg_2410));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \t_V_5_reg_241[9]_i_3 
       (.I0(t_V_5_reg_241_reg__0[9]),
        .I1(t_V_5_reg_241_reg__0[8]),
        .I2(t_V_5_reg_241_reg__0[7]),
        .I3(\t_V_5_reg_241[9]_i_4_n_4 ),
        .I4(t_V_5_reg_241_reg__0[6]),
        .O(j_V_fu_336_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_5_reg_241[9]_i_4 
       (.I0(t_V_5_reg_241_reg__0[4]),
        .I1(t_V_5_reg_241_reg__0[2]),
        .I2(t_V_5_reg_241_reg__0__0),
        .I3(t_V_5_reg_241_reg__0[1]),
        .I4(t_V_5_reg_241_reg__0[3]),
        .I5(t_V_5_reg_241_reg__0[5]),
        .O(\t_V_5_reg_241[9]_i_4_n_4 ));
  FDRE \t_V_5_reg_241_reg[0] 
       (.C(ap_clk),
        .CE(t_V_5_reg_2410),
        .D(j_V_fu_336_p2[0]),
        .Q(t_V_5_reg_241_reg__0__0),
        .R(t_V_5_reg_241));
  FDRE \t_V_5_reg_241_reg[1] 
       (.C(ap_clk),
        .CE(t_V_5_reg_2410),
        .D(j_V_fu_336_p2[1]),
        .Q(t_V_5_reg_241_reg__0[1]),
        .R(t_V_5_reg_241));
  FDRE \t_V_5_reg_241_reg[2] 
       (.C(ap_clk),
        .CE(t_V_5_reg_2410),
        .D(\t_V_5_reg_241[2]_i_1_n_4 ),
        .Q(t_V_5_reg_241_reg__0[2]),
        .R(t_V_5_reg_241));
  FDRE \t_V_5_reg_241_reg[3] 
       (.C(ap_clk),
        .CE(t_V_5_reg_2410),
        .D(\t_V_5_reg_241[3]_i_1_n_4 ),
        .Q(t_V_5_reg_241_reg__0[3]),
        .R(t_V_5_reg_241));
  FDRE \t_V_5_reg_241_reg[4] 
       (.C(ap_clk),
        .CE(t_V_5_reg_2410),
        .D(\t_V_5_reg_241[4]_i_1_n_4 ),
        .Q(t_V_5_reg_241_reg__0[4]),
        .R(t_V_5_reg_241));
  FDRE \t_V_5_reg_241_reg[5] 
       (.C(ap_clk),
        .CE(t_V_5_reg_2410),
        .D(\t_V_5_reg_241[5]_i_1_n_4 ),
        .Q(t_V_5_reg_241_reg__0[5]),
        .R(t_V_5_reg_241));
  FDRE \t_V_5_reg_241_reg[6] 
       (.C(ap_clk),
        .CE(t_V_5_reg_2410),
        .D(\t_V_5_reg_241[6]_i_1_n_4 ),
        .Q(t_V_5_reg_241_reg__0[6]),
        .R(t_V_5_reg_241));
  FDRE \t_V_5_reg_241_reg[7] 
       (.C(ap_clk),
        .CE(t_V_5_reg_2410),
        .D(j_V_fu_336_p2[7]),
        .Q(t_V_5_reg_241_reg__0[7]),
        .R(t_V_5_reg_241));
  FDRE \t_V_5_reg_241_reg[8] 
       (.C(ap_clk),
        .CE(t_V_5_reg_2410),
        .D(j_V_fu_336_p2[8]),
        .Q(t_V_5_reg_241_reg__0[8]),
        .R(t_V_5_reg_241));
  FDRE \t_V_5_reg_241_reg[9] 
       (.C(ap_clk),
        .CE(t_V_5_reg_2410),
        .D(j_V_fu_336_p2[9]),
        .Q(t_V_5_reg_241_reg__0[9]),
        .R(t_V_5_reg_241));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \t_V_reg_230[8]_i_1__0 
       (.I0(Dilate_U0_ap_start),
        .I1(start_for_threshold_filter_U0_full_n),
        .I2(start_once_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(ap_CS_fsm_state8),
        .O(t_V_reg_230));
  FDRE \t_V_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[0]),
        .Q(\t_V_reg_230_reg_n_4_[0] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[1]),
        .Q(\t_V_reg_230_reg_n_4_[1] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[2]),
        .Q(\t_V_reg_230_reg_n_4_[2] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[3]),
        .Q(\t_V_reg_230_reg_n_4_[3] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[4]),
        .Q(\t_V_reg_230_reg_n_4_[4] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[5]),
        .Q(\t_V_reg_230_reg_n_4_[5] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[6]),
        .Q(\t_V_reg_230_reg_n_4_[6] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[7]),
        .Q(\t_V_reg_230_reg_n_4_[7] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[8]),
        .Q(\t_V_reg_230_reg_n_4_[8] ),
        .R(t_V_reg_230));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_902[0]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[0]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[0]),
        .I2(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_688_p3[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_2_reg_902[0]_i_2 
       (.I0(src_kernel_win_0_va_19_fu_126[0]),
        .I1(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[0]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[0]),
        .I3(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_1_fu_674_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_902[1]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[1]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[1]),
        .I2(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_688_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_2_reg_902[1]_i_2 
       (.I0(src_kernel_win_0_va_19_fu_126[1]),
        .I1(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[1]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[1]),
        .I3(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_1_fu_674_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_902[2]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[2]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[2]),
        .I2(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_688_p3[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_2_reg_902[2]_i_2 
       (.I0(src_kernel_win_0_va_19_fu_126[2]),
        .I1(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[2]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[2]),
        .I3(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_1_fu_674_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_902[3]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[3]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[3]),
        .I2(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_688_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_2_reg_902[3]_i_2 
       (.I0(src_kernel_win_0_va_19_fu_126[3]),
        .I1(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[3]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[3]),
        .I3(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_1_fu_674_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_902[4]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[4]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[4]),
        .I2(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_688_p3[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_2_reg_902[4]_i_2 
       (.I0(src_kernel_win_0_va_19_fu_126[4]),
        .I1(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[4]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[4]),
        .I3(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_1_fu_674_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_902[5]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[5]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[5]),
        .I2(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_688_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_2_reg_902[5]_i_2 
       (.I0(src_kernel_win_0_va_19_fu_126[5]),
        .I1(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[5]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[5]),
        .I3(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_1_fu_674_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_902[6]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[6]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[6]),
        .I2(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_688_p3[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_2_reg_902[6]_i_2 
       (.I0(src_kernel_win_0_va_19_fu_126[6]),
        .I1(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[6]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[6]),
        .I3(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_1_fu_674_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_1 
       (.I0(or_cond_i_i_reg_866_pp0_iter2_reg),
        .I1(k_buf_0_val_3_U_n_14),
        .O(temp_0_i_i_i_059_i_2_reg_9020));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_10 
       (.I0(src_kernel_win_0_va_fu_122[0]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[0]),
        .I2(temp_0_i_i_i_059_i_1_fu_674_p3[1]),
        .I3(src_kernel_win_0_va_fu_122[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_11 
       (.I0(src_kernel_win_0_va_fu_122[6]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[6]),
        .I2(src_kernel_win_0_va_fu_122[7]),
        .I3(temp_0_i_i_i_059_i_1_fu_674_p3[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_12 
       (.I0(src_kernel_win_0_va_fu_122[4]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[4]),
        .I2(src_kernel_win_0_va_fu_122[5]),
        .I3(temp_0_i_i_i_059_i_1_fu_674_p3[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_13 
       (.I0(src_kernel_win_0_va_fu_122[2]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[2]),
        .I2(src_kernel_win_0_va_fu_122[3]),
        .I3(temp_0_i_i_i_059_i_1_fu_674_p3[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_14 
       (.I0(src_kernel_win_0_va_fu_122[0]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[0]),
        .I2(src_kernel_win_0_va_fu_122[1]),
        .I3(temp_0_i_i_i_059_i_1_fu_674_p3[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_15 
       (.I0(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[6]),
        .I1(temp_0_i_i_i_059_i_9_reg_896[6]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[7]),
        .I3(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_16 
       (.I0(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[4]),
        .I1(temp_0_i_i_i_059_i_9_reg_896[4]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[5]),
        .I3(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_17 
       (.I0(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[2]),
        .I1(temp_0_i_i_i_059_i_9_reg_896[2]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[3]),
        .I3(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_18 
       (.I0(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[0]),
        .I1(temp_0_i_i_i_059_i_9_reg_896[0]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[1]),
        .I3(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_19 
       (.I0(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[6]),
        .I1(temp_0_i_i_i_059_i_9_reg_896[6]),
        .I2(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[7]),
        .I3(temp_0_i_i_i_059_i_9_reg_896[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_19_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_2 
       (.I0(src_kernel_win_0_va_fu_122[7]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[7]),
        .I2(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_688_p3[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_20 
       (.I0(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[4]),
        .I1(temp_0_i_i_i_059_i_9_reg_896[4]),
        .I2(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[5]),
        .I3(temp_0_i_i_i_059_i_9_reg_896[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_20_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_21 
       (.I0(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[2]),
        .I1(temp_0_i_i_i_059_i_9_reg_896[2]),
        .I2(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[3]),
        .I3(temp_0_i_i_i_059_i_9_reg_896[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_21_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_22 
       (.I0(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[0]),
        .I1(temp_0_i_i_i_059_i_9_reg_896[0]),
        .I2(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[1]),
        .I3(temp_0_i_i_i_059_i_9_reg_896[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_23 
       (.I0(src_kernel_win_0_va_19_fu_126[6]),
        .I1(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I2(temp_0_i_i_i_059_i_9_reg_896[6]),
        .I3(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[6]),
        .I4(temp_0_i_i_i_059_i_3_fu_662_p3[7]),
        .I5(src_kernel_win_0_va_19_fu_126[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_24 
       (.I0(src_kernel_win_0_va_19_fu_126[4]),
        .I1(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I2(temp_0_i_i_i_059_i_9_reg_896[4]),
        .I3(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[4]),
        .I4(temp_0_i_i_i_059_i_3_fu_662_p3[5]),
        .I5(src_kernel_win_0_va_19_fu_126[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_24_n_4 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_25 
       (.I0(src_kernel_win_0_va_19_fu_126[2]),
        .I1(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I2(temp_0_i_i_i_059_i_9_reg_896[2]),
        .I3(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[2]),
        .I4(temp_0_i_i_i_059_i_3_fu_662_p3[3]),
        .I5(src_kernel_win_0_va_19_fu_126[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_25_n_4 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_26 
       (.I0(src_kernel_win_0_va_19_fu_126[0]),
        .I1(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I2(temp_0_i_i_i_059_i_9_reg_896[0]),
        .I3(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[0]),
        .I4(temp_0_i_i_i_059_i_3_fu_662_p3[1]),
        .I5(src_kernel_win_0_va_19_fu_126[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_26_n_4 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_27 
       (.I0(src_kernel_win_0_va_19_fu_126[6]),
        .I1(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[6]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[6]),
        .I3(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I4(src_kernel_win_0_va_19_fu_126[7]),
        .I5(temp_0_i_i_i_059_i_3_fu_662_p3[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_28 
       (.I0(src_kernel_win_0_va_19_fu_126[4]),
        .I1(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[4]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[4]),
        .I3(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I4(src_kernel_win_0_va_19_fu_126[5]),
        .I5(temp_0_i_i_i_059_i_3_fu_662_p3[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_29 
       (.I0(src_kernel_win_0_va_19_fu_126[2]),
        .I1(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[2]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[2]),
        .I3(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I4(src_kernel_win_0_va_19_fu_126[3]),
        .I5(temp_0_i_i_i_059_i_3_fu_662_p3[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_29_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_3 
       (.I0(src_kernel_win_0_va_19_fu_126[7]),
        .I1(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[7]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[7]),
        .I3(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_1_fu_674_p3[7]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_30 
       (.I0(src_kernel_win_0_va_19_fu_126[0]),
        .I1(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[0]),
        .I2(temp_0_i_i_i_059_i_9_reg_896[0]),
        .I3(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .I4(src_kernel_win_0_va_19_fu_126[1]),
        .I5(temp_0_i_i_i_059_i_3_fu_662_p3[1]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_30_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_31 
       (.I0(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[7]),
        .I1(temp_0_i_i_i_059_i_9_reg_896[7]),
        .I2(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_3_fu_662_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_32 
       (.I0(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[5]),
        .I1(temp_0_i_i_i_059_i_9_reg_896[5]),
        .I2(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_3_fu_662_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_33 
       (.I0(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[3]),
        .I1(temp_0_i_i_i_059_i_9_reg_896[3]),
        .I2(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_3_fu_662_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_34 
       (.I0(src_kernel_win_0_va_26_reg_877_pp0_iter2_reg[1]),
        .I1(temp_0_i_i_i_059_i_9_reg_896[1]),
        .I2(\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_3_fu_662_p3[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_7 
       (.I0(src_kernel_win_0_va_fu_122[6]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[6]),
        .I2(temp_0_i_i_i_059_i_1_fu_674_p3[7]),
        .I3(src_kernel_win_0_va_fu_122[7]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_8 
       (.I0(src_kernel_win_0_va_fu_122[4]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[4]),
        .I2(temp_0_i_i_i_059_i_1_fu_674_p3[5]),
        .I3(src_kernel_win_0_va_fu_122[5]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_2_reg_902[7]_i_9 
       (.I0(src_kernel_win_0_va_fu_122[2]),
        .I1(temp_0_i_i_i_059_i_1_fu_674_p3[2]),
        .I2(temp_0_i_i_i_059_i_1_fu_674_p3[3]),
        .I3(src_kernel_win_0_va_fu_122[3]),
        .O(\temp_0_i_i_i_059_i_2_reg_902[7]_i_9_n_4 ));
  FDRE \temp_0_i_i_i_059_i_2_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_9020),
        .D(temp_0_i_i_i_059_i_2_fu_688_p3[0]),
        .Q(temp_0_i_i_i_059_i_2_reg_902[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_902_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_9020),
        .D(temp_0_i_i_i_059_i_2_fu_688_p3[1]),
        .Q(temp_0_i_i_i_059_i_2_reg_902[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_902_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_9020),
        .D(temp_0_i_i_i_059_i_2_fu_688_p3[2]),
        .Q(temp_0_i_i_i_059_i_2_reg_902[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_902_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_9020),
        .D(temp_0_i_i_i_059_i_2_fu_688_p3[3]),
        .Q(temp_0_i_i_i_059_i_2_reg_902[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_902_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_9020),
        .D(temp_0_i_i_i_059_i_2_fu_688_p3[4]),
        .Q(temp_0_i_i_i_059_i_2_reg_902[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_902_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_9020),
        .D(temp_0_i_i_i_059_i_2_fu_688_p3[5]),
        .Q(temp_0_i_i_i_059_i_2_reg_902[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_902_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_9020),
        .D(temp_0_i_i_i_059_i_2_fu_688_p3[6]),
        .Q(temp_0_i_i_i_059_i_2_reg_902[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_2_reg_902_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_2_reg_9020),
        .D(temp_0_i_i_i_059_i_2_fu_688_p3[7]),
        .Q(temp_0_i_i_i_059_i_2_reg_902[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4 ,\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_5 ,\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_6 ,\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_2_reg_902[7]_i_7_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_8_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_9_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_10_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_2_reg_902[7]_i_11_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_12_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_13_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_14_n_4 }));
  CARRY4 \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4 ,\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_5 ,\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_6 ,\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_2_reg_902[7]_i_15_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_16_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_17_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_18_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_2_reg_902[7]_i_19_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_20_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_21_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_22_n_4 }));
  CARRY4 \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4 ,\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_5 ,\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_6 ,\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_2_reg_902[7]_i_23_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_24_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_25_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_26_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_2_reg_902[7]_i_27_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_28_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_29_n_4 ,\temp_0_i_i_i_059_i_2_reg_902[7]_i_30_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_896[0]_i_1 
       (.I0(src_kernel_win_0_va_20_fu_130[0]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[0]),
        .I2(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_9_fu_632_p3[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_9_reg_896[0]_i_2 
       (.I0(src_kernel_win_0_va_21_fu_134[0]),
        .I1(src_kernel_win_0_va_27_reg_884[0]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[0]),
        .I3(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_8_fu_618_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_896[1]_i_1 
       (.I0(src_kernel_win_0_va_20_fu_130[1]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[1]),
        .I2(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_9_fu_632_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_9_reg_896[1]_i_2 
       (.I0(src_kernel_win_0_va_21_fu_134[1]),
        .I1(src_kernel_win_0_va_27_reg_884[1]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[1]),
        .I3(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_8_fu_618_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_896[2]_i_1 
       (.I0(src_kernel_win_0_va_20_fu_130[2]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[2]),
        .I2(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_9_fu_632_p3[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_9_reg_896[2]_i_2 
       (.I0(src_kernel_win_0_va_21_fu_134[2]),
        .I1(src_kernel_win_0_va_27_reg_884[2]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[2]),
        .I3(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_8_fu_618_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_896[3]_i_1 
       (.I0(src_kernel_win_0_va_20_fu_130[3]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[3]),
        .I2(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_9_fu_632_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_9_reg_896[3]_i_2 
       (.I0(src_kernel_win_0_va_21_fu_134[3]),
        .I1(src_kernel_win_0_va_27_reg_884[3]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[3]),
        .I3(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_8_fu_618_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_896[4]_i_1 
       (.I0(src_kernel_win_0_va_20_fu_130[4]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[4]),
        .I2(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_9_fu_632_p3[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_9_reg_896[4]_i_2 
       (.I0(src_kernel_win_0_va_21_fu_134[4]),
        .I1(src_kernel_win_0_va_27_reg_884[4]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[4]),
        .I3(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_8_fu_618_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_896[5]_i_1 
       (.I0(src_kernel_win_0_va_20_fu_130[5]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[5]),
        .I2(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_9_fu_632_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_9_reg_896[5]_i_2 
       (.I0(src_kernel_win_0_va_21_fu_134[5]),
        .I1(src_kernel_win_0_va_27_reg_884[5]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[5]),
        .I3(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_8_fu_618_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_896[6]_i_1 
       (.I0(src_kernel_win_0_va_20_fu_130[6]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[6]),
        .I2(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_9_fu_632_p3[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_9_reg_896[6]_i_2 
       (.I0(src_kernel_win_0_va_21_fu_134[6]),
        .I1(src_kernel_win_0_va_27_reg_884[6]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[6]),
        .I3(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_8_fu_618_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_1 
       (.I0(or_cond_i_i_reg_866_pp0_iter1_reg),
        .I1(k_buf_0_val_3_U_n_14),
        .O(temp_0_i_i_i_059_i_9_reg_8960));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_10 
       (.I0(src_kernel_win_0_va_20_fu_130[0]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[0]),
        .I2(temp_0_i_i_i_059_i_8_fu_618_p3[1]),
        .I3(src_kernel_win_0_va_20_fu_130[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_11 
       (.I0(src_kernel_win_0_va_20_fu_130[6]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[6]),
        .I2(src_kernel_win_0_va_20_fu_130[7]),
        .I3(temp_0_i_i_i_059_i_8_fu_618_p3[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_12 
       (.I0(src_kernel_win_0_va_20_fu_130[4]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[4]),
        .I2(src_kernel_win_0_va_20_fu_130[5]),
        .I3(temp_0_i_i_i_059_i_8_fu_618_p3[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_13 
       (.I0(src_kernel_win_0_va_20_fu_130[2]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[2]),
        .I2(src_kernel_win_0_va_20_fu_130[3]),
        .I3(temp_0_i_i_i_059_i_8_fu_618_p3[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_14 
       (.I0(src_kernel_win_0_va_20_fu_130[0]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[0]),
        .I2(src_kernel_win_0_va_20_fu_130[1]),
        .I3(temp_0_i_i_i_059_i_8_fu_618_p3[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_15 
       (.I0(src_kernel_win_0_va_27_reg_884[6]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[6]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[7]),
        .I3(src_kernel_win_0_va_27_reg_884[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_16 
       (.I0(src_kernel_win_0_va_27_reg_884[4]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[4]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[5]),
        .I3(src_kernel_win_0_va_27_reg_884[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_17 
       (.I0(src_kernel_win_0_va_27_reg_884[2]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[2]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[3]),
        .I3(src_kernel_win_0_va_27_reg_884[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_18 
       (.I0(src_kernel_win_0_va_27_reg_884[0]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[0]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[1]),
        .I3(src_kernel_win_0_va_27_reg_884[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_19 
       (.I0(src_kernel_win_0_va_27_reg_884[6]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[6]),
        .I2(src_kernel_win_0_va_27_reg_884[7]),
        .I3(temp_0_i_i_i_059_i_s_reg_890[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_19_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_2 
       (.I0(src_kernel_win_0_va_20_fu_130[7]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[7]),
        .I2(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_9_fu_632_p3[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_20 
       (.I0(src_kernel_win_0_va_27_reg_884[4]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[4]),
        .I2(src_kernel_win_0_va_27_reg_884[5]),
        .I3(temp_0_i_i_i_059_i_s_reg_890[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_20_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_21 
       (.I0(src_kernel_win_0_va_27_reg_884[2]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[2]),
        .I2(src_kernel_win_0_va_27_reg_884[3]),
        .I3(temp_0_i_i_i_059_i_s_reg_890[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_21_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_22 
       (.I0(src_kernel_win_0_va_27_reg_884[0]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[0]),
        .I2(src_kernel_win_0_va_27_reg_884[1]),
        .I3(temp_0_i_i_i_059_i_s_reg_890[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_23 
       (.I0(src_kernel_win_0_va_21_fu_134[6]),
        .I1(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I2(temp_0_i_i_i_059_i_s_reg_890[6]),
        .I3(src_kernel_win_0_va_27_reg_884[6]),
        .I4(temp_0_i_i_i_059_i_7_fu_606_p3[7]),
        .I5(src_kernel_win_0_va_21_fu_134[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_24 
       (.I0(src_kernel_win_0_va_21_fu_134[4]),
        .I1(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I2(temp_0_i_i_i_059_i_s_reg_890[4]),
        .I3(src_kernel_win_0_va_27_reg_884[4]),
        .I4(temp_0_i_i_i_059_i_7_fu_606_p3[5]),
        .I5(src_kernel_win_0_va_21_fu_134[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_24_n_4 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_25 
       (.I0(src_kernel_win_0_va_21_fu_134[2]),
        .I1(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I2(temp_0_i_i_i_059_i_s_reg_890[2]),
        .I3(src_kernel_win_0_va_27_reg_884[2]),
        .I4(temp_0_i_i_i_059_i_7_fu_606_p3[3]),
        .I5(src_kernel_win_0_va_21_fu_134[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_25_n_4 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_26 
       (.I0(src_kernel_win_0_va_21_fu_134[0]),
        .I1(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I2(temp_0_i_i_i_059_i_s_reg_890[0]),
        .I3(src_kernel_win_0_va_27_reg_884[0]),
        .I4(temp_0_i_i_i_059_i_7_fu_606_p3[1]),
        .I5(src_kernel_win_0_va_21_fu_134[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_26_n_4 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_27 
       (.I0(src_kernel_win_0_va_21_fu_134[6]),
        .I1(src_kernel_win_0_va_27_reg_884[6]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[6]),
        .I3(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I4(src_kernel_win_0_va_21_fu_134[7]),
        .I5(temp_0_i_i_i_059_i_7_fu_606_p3[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_28 
       (.I0(src_kernel_win_0_va_21_fu_134[4]),
        .I1(src_kernel_win_0_va_27_reg_884[4]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[4]),
        .I3(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I4(src_kernel_win_0_va_21_fu_134[5]),
        .I5(temp_0_i_i_i_059_i_7_fu_606_p3[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_29 
       (.I0(src_kernel_win_0_va_21_fu_134[2]),
        .I1(src_kernel_win_0_va_27_reg_884[2]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[2]),
        .I3(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I4(src_kernel_win_0_va_21_fu_134[3]),
        .I5(temp_0_i_i_i_059_i_7_fu_606_p3[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_29_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_3 
       (.I0(src_kernel_win_0_va_21_fu_134[7]),
        .I1(src_kernel_win_0_va_27_reg_884[7]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[7]),
        .I3(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_8_fu_618_p3[7]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_30 
       (.I0(src_kernel_win_0_va_21_fu_134[0]),
        .I1(src_kernel_win_0_va_27_reg_884[0]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[0]),
        .I3(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .I4(src_kernel_win_0_va_21_fu_134[1]),
        .I5(temp_0_i_i_i_059_i_7_fu_606_p3[1]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_30_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_31 
       (.I0(src_kernel_win_0_va_27_reg_884[7]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[7]),
        .I2(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_7_fu_606_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_32 
       (.I0(src_kernel_win_0_va_27_reg_884[5]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[5]),
        .I2(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_7_fu_606_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_33 
       (.I0(src_kernel_win_0_va_27_reg_884[3]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[3]),
        .I2(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_7_fu_606_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_34 
       (.I0(src_kernel_win_0_va_27_reg_884[1]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[1]),
        .I2(\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_7_fu_606_p3[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_7 
       (.I0(src_kernel_win_0_va_20_fu_130[6]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[6]),
        .I2(temp_0_i_i_i_059_i_8_fu_618_p3[7]),
        .I3(src_kernel_win_0_va_20_fu_130[7]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_8 
       (.I0(src_kernel_win_0_va_20_fu_130[4]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[4]),
        .I2(temp_0_i_i_i_059_i_8_fu_618_p3[5]),
        .I3(src_kernel_win_0_va_20_fu_130[5]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_9_reg_896[7]_i_9 
       (.I0(src_kernel_win_0_va_20_fu_130[2]),
        .I1(temp_0_i_i_i_059_i_8_fu_618_p3[2]),
        .I2(temp_0_i_i_i_059_i_8_fu_618_p3[3]),
        .I3(src_kernel_win_0_va_20_fu_130[3]),
        .O(\temp_0_i_i_i_059_i_9_reg_896[7]_i_9_n_4 ));
  FDRE \temp_0_i_i_i_059_i_9_reg_896_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_8960),
        .D(temp_0_i_i_i_059_i_9_fu_632_p3[0]),
        .Q(temp_0_i_i_i_059_i_9_reg_896[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_896_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_8960),
        .D(temp_0_i_i_i_059_i_9_fu_632_p3[1]),
        .Q(temp_0_i_i_i_059_i_9_reg_896[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_896_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_8960),
        .D(temp_0_i_i_i_059_i_9_fu_632_p3[2]),
        .Q(temp_0_i_i_i_059_i_9_reg_896[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_896_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_8960),
        .D(temp_0_i_i_i_059_i_9_fu_632_p3[3]),
        .Q(temp_0_i_i_i_059_i_9_reg_896[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_896_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_8960),
        .D(temp_0_i_i_i_059_i_9_fu_632_p3[4]),
        .Q(temp_0_i_i_i_059_i_9_reg_896[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_896_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_8960),
        .D(temp_0_i_i_i_059_i_9_fu_632_p3[5]),
        .Q(temp_0_i_i_i_059_i_9_reg_896[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_896_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_8960),
        .D(temp_0_i_i_i_059_i_9_fu_632_p3[6]),
        .Q(temp_0_i_i_i_059_i_9_reg_896[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_9_reg_896_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_9_reg_8960),
        .D(temp_0_i_i_i_059_i_9_fu_632_p3[7]),
        .Q(temp_0_i_i_i_059_i_9_reg_896[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4 ,\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_5 ,\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_6 ,\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_9_reg_896[7]_i_7_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_8_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_9_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_10_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_9_reg_896[7]_i_11_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_12_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_13_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_14_n_4 }));
  CARRY4 \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4 ,\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_5 ,\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_6 ,\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_9_reg_896[7]_i_15_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_16_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_17_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_18_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_9_reg_896[7]_i_19_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_20_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_21_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_22_n_4 }));
  CARRY4 \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4 ,\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_5 ,\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_6 ,\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_9_reg_896[7]_i_23_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_24_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_25_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_26_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_9_reg_896[7]_i_27_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_28_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_29_n_4 ,\temp_0_i_i_i_059_i_9_reg_896[7]_i_30_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[0]_i_1__0 
       (.I0(src_kernel_win_0_va_22_fu_138[0]),
        .I1(src_kernel_win_0_va_23_fu_142[0]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[1]_i_1__0 
       (.I0(src_kernel_win_0_va_22_fu_138[1]),
        .I1(src_kernel_win_0_va_23_fu_142[1]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[2]_i_1__0 
       (.I0(src_kernel_win_0_va_22_fu_138[2]),
        .I1(src_kernel_win_0_va_23_fu_142[2]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[3]_i_1__0 
       (.I0(src_kernel_win_0_va_22_fu_138[3]),
        .I1(src_kernel_win_0_va_23_fu_142[3]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[4]_i_1__0 
       (.I0(src_kernel_win_0_va_22_fu_138[4]),
        .I1(src_kernel_win_0_va_23_fu_142[4]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[5]_i_1__0 
       (.I0(src_kernel_win_0_va_22_fu_138[5]),
        .I1(src_kernel_win_0_va_23_fu_142[5]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[6]_i_1__0 
       (.I0(src_kernel_win_0_va_22_fu_138[6]),
        .I1(src_kernel_win_0_va_23_fu_142[6]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_10__0 
       (.I0(src_kernel_win_0_va_22_fu_138[2]),
        .I1(src_kernel_win_0_va_23_fu_142[2]),
        .I2(src_kernel_win_0_va_22_fu_138[3]),
        .I3(src_kernel_win_0_va_23_fu_142[3]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_10__0_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_11__0 
       (.I0(src_kernel_win_0_va_22_fu_138[0]),
        .I1(src_kernel_win_0_va_23_fu_142[0]),
        .I2(src_kernel_win_0_va_22_fu_138[1]),
        .I3(src_kernel_win_0_va_23_fu_142[1]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_11__0_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0 
       (.I0(or_cond_i_i_reg_866),
        .I1(col_buf_0_val_0_0_reg_8700),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_2__0 
       (.I0(src_kernel_win_0_va_22_fu_138[7]),
        .I1(src_kernel_win_0_va_23_fu_142[7]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_4__0 
       (.I0(src_kernel_win_0_va_22_fu_138[6]),
        .I1(src_kernel_win_0_va_23_fu_142[6]),
        .I2(src_kernel_win_0_va_23_fu_142[7]),
        .I3(src_kernel_win_0_va_22_fu_138[7]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_5__0 
       (.I0(src_kernel_win_0_va_22_fu_138[4]),
        .I1(src_kernel_win_0_va_23_fu_142[4]),
        .I2(src_kernel_win_0_va_23_fu_142[5]),
        .I3(src_kernel_win_0_va_22_fu_138[5]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_6__0 
       (.I0(src_kernel_win_0_va_22_fu_138[2]),
        .I1(src_kernel_win_0_va_23_fu_142[2]),
        .I2(src_kernel_win_0_va_23_fu_142[3]),
        .I3(src_kernel_win_0_va_22_fu_138[3]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_6__0_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_7__0 
       (.I0(src_kernel_win_0_va_22_fu_138[0]),
        .I1(src_kernel_win_0_va_23_fu_142[0]),
        .I2(src_kernel_win_0_va_23_fu_142[1]),
        .I3(src_kernel_win_0_va_22_fu_138[1]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_7__0_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_8__0 
       (.I0(src_kernel_win_0_va_22_fu_138[6]),
        .I1(src_kernel_win_0_va_23_fu_142[6]),
        .I2(src_kernel_win_0_va_22_fu_138[7]),
        .I3(src_kernel_win_0_va_23_fu_142[7]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_8__0_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_9__0 
       (.I0(src_kernel_win_0_va_22_fu_138[4]),
        .I1(src_kernel_win_0_va_23_fu_142[4]),
        .I2(src_kernel_win_0_va_22_fu_138[5]),
        .I3(src_kernel_win_0_va_23_fu_142[5]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_9__0_n_4 ));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(\temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4 ),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[0]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(\temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4 ),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[1]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(\temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4 ),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[2]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(\temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4 ),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[3]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(\temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4 ),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[4]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(\temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4 ),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[5]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(\temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4 ),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[6]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(\temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4 ),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[7]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4 ,\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_5 ,\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_6 ,\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_s_reg_890[7]_i_4__0_n_4 ,\temp_0_i_i_i_059_i_s_reg_890[7]_i_5__0_n_4 ,\temp_0_i_i_i_059_i_s_reg_890[7]_i_6__0_n_4 ,\temp_0_i_i_i_059_i_s_reg_890[7]_i_7__0_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_s_reg_890[7]_i_8__0_n_4 ,\temp_0_i_i_i_059_i_s_reg_890[7]_i_9__0_n_4 ,\temp_0_i_i_i_059_i_s_reg_890[7]_i_10__0_n_4 ,\temp_0_i_i_i_059_i_s_reg_890[7]_i_11__0_n_4 }));
  LUT4 #(
    .INIT(16'h03AA)) 
    \tmp_13_reg_799[0]_i_1 
       (.I0(\tmp_13_reg_799_reg_n_4_[0] ),
        .I1(\t_V_reg_230_reg_n_4_[0] ),
        .I2(icmp_fu_286_p2),
        .I3(\icmp_reg_794[0]_i_1__0_n_4 ),
        .O(\tmp_13_reg_799[0]_i_1_n_4 ));
  FDRE \tmp_13_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_13_reg_799[0]_i_1_n_4 ),
        .Q(\tmp_13_reg_799_reg_n_4_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \tmp_14_reg_807[0]_i_1 
       (.I0(tmp_187_not_fu_270_p2),
        .I1(\t_V_reg_230_reg_n_4_[3] ),
        .I2(\t_V_reg_230_reg_n_4_[4] ),
        .I3(\t_V_reg_230_reg_n_4_[2] ),
        .I4(\t_V_reg_230_reg_n_4_[1] ),
        .I5(\t_V_reg_230_reg_n_4_[0] ),
        .O(tmp_14_fu_304_p2));
  FDRE \tmp_14_reg_807_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1__0_n_4 ),
        .D(tmp_14_fu_304_p2),
        .Q(tmp_14_reg_807),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_187_not_reg_789[0]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[5] ),
        .I1(\t_V_reg_230_reg_n_4_[6] ),
        .I2(\t_V_reg_230_reg_n_4_[7] ),
        .I3(\t_V_reg_230_reg_n_4_[8] ),
        .O(tmp_187_not_fu_270_p2));
  FDRE \tmp_187_not_reg_789_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1__0_n_4 ),
        .D(tmp_187_not_fu_270_p2),
        .Q(tmp_187_not_reg_789),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h4F444444)) 
    \tmp_217_2_reg_803[0]_i_1 
       (.I0(\icmp_reg_794[0]_i_1__0_n_4 ),
        .I1(\tmp_217_2_reg_803_reg_n_4_[0] ),
        .I2(icmp_fu_286_p2),
        .I3(ap_CS_fsm_state2),
        .I4(\t_V_reg_230_reg_n_4_[0] ),
        .O(\tmp_217_2_reg_803[0]_i_1_n_4 ));
  FDRE \tmp_217_2_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_217_2_reg_803[0]_i_1_n_4 ),
        .Q(\tmp_217_2_reg_803_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_32_reg_836[0]_i_1 
       (.I0(k_buf_0_val_5_U_n_17),
        .I1(t_V_5_reg_241_reg__0__0),
        .O(\tmp_32_reg_836[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tmp_32_reg_836[1]_i_1 
       (.I0(k_buf_0_val_5_U_n_17),
        .I1(t_V_5_reg_241_reg__0[1]),
        .I2(t_V_5_reg_241_reg__0__0),
        .O(\tmp_32_reg_836[1]_i_1_n_4 ));
  FDSE \tmp_32_reg_836_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ),
        .D(\tmp_32_reg_836[0]_i_1_n_4 ),
        .Q(tmp_32_reg_836[0]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4 ));
  FDSE \tmp_32_reg_836_reg[1] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1__0_n_4 ),
        .D(\tmp_32_reg_836[1]_i_1_n_4 ),
        .Q(tmp_32_reg_836[1]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tmp_s_reg_785[0]_i_1__0 
       (.I0(\t_V_reg_230_reg_n_4_[8] ),
        .I1(\t_V_reg_230_reg_n_4_[7] ),
        .I2(\t_V_reg_230_reg_n_4_[6] ),
        .I3(\t_V_reg_230_reg_n_4_[5] ),
        .O(tmp_s_fu_264_p2));
  FDRE \tmp_s_reg_785_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1__0_n_4 ),
        .D(tmp_s_fu_264_p2),
        .Q(tmp_s_reg_785),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Erode" *) 
module hls_ocr_0_Erode
   (E,
    \mOutPtr_reg[0] ,
    ap_idle,
    Erode_U0_ap_ready,
    start_once_reg,
    Erode_U0_p_src_data_stream_V_read,
    D,
    erodeImg_data_stream_full_n,
    Dilate_U0_ap_idle,
    Q,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[0]_0 ,
    Mat2AXIvideo_U0_ap_start,
    ap_rst_n,
    ap_clk,
    otusImg_data_stream_s_dout,
    ap_rst_n_inv,
    Erode_U0_ap_start,
    start_for_Dilate_U0_full_n,
    otusImg_data_stream_s_empty_n);
  output [0:0]E;
  output \mOutPtr_reg[0] ;
  output ap_idle;
  output Erode_U0_ap_ready;
  output start_once_reg;
  output Erode_U0_p_src_data_stream_V_read;
  output [7:0]D;
  input erodeImg_data_stream_full_n;
  input Dilate_U0_ap_idle;
  input [0:0]Q;
  input internal_empty_n_reg;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input Mat2AXIvideo_U0_ap_start;
  input ap_rst_n;
  input ap_clk;
  input [0:0]otusImg_data_stream_s_dout;
  input ap_rst_n_inv;
  input Erode_U0_ap_start;
  input start_for_Dilate_U0_full_n;
  input otusImg_data_stream_s_empty_n;

  wire [7:0]D;
  wire Dilate_U0_ap_idle;
  wire [0:0]E;
  wire Erode_U0_ap_idle;
  wire Erode_U0_ap_ready;
  wire Erode_U0_ap_start;
  wire Erode_U0_p_src_data_stream_V_read;
  wire Mat2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG[0][7]_i_10_n_4 ;
  wire \SRL_SIG[0][7]_i_11_n_4 ;
  wire \SRL_SIG[0][7]_i_4_n_4 ;
  wire \SRL_SIG[0][7]_i_5_n_4 ;
  wire \SRL_SIG[0][7]_i_6_n_4 ;
  wire \SRL_SIG[0][7]_i_7_n_4 ;
  wire \SRL_SIG[0][7]_i_8_n_4 ;
  wire \SRL_SIG[0][7]_i_9_n_4 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_4 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_5 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_6 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_7 ;
  wire \ap_CS_fsm[2]_i_2_n_4 ;
  wire \ap_CS_fsm[2]_i_4_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter4_reg_n_4;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_fu_424_p2;
  wire brmerge_reg_841;
  wire ce1121_out;
  wire [7:0]col_buf_0_val_0_0_fu_467_p3;
  wire [7:0]col_buf_0_val_0_0_reg_870;
  wire col_buf_0_val_0_0_reg_8700;
  wire [7:0]col_buf_0_val_0_0_reg_870_pp0_iter2_reg;
  wire [7:0]col_buf_0_val_0_0_reg_870_pp0_iter3_reg;
  wire [7:0]col_buf_0_val_1_0_fu_486_p3;
  wire [7:0]col_buf_0_val_2_0_fu_505_p3;
  wire erodeImg_data_stream_full_n;
  wire exitcond388_i_i_fu_330_p2;
  wire exitcond388_i_i_reg_823;
  wire \exitcond388_i_i_reg_823[0]_i_2_n_4 ;
  wire exitcond388_i_i_reg_823_pp0_iter1_reg;
  wire exitcond388_i_i_reg_823_pp0_iter2_reg;
  wire [8:0]i_V_fu_258_p2;
  wire [8:0]i_V_reg_780;
  wire \i_V_reg_780[8]_i_2_n_4 ;
  wire icmp_fu_286_p2;
  wire \icmp_reg_794[0]_i_1_n_4 ;
  wire \icmp_reg_794[0]_i_3_n_4 ;
  wire \icmp_reg_794_reg_n_4_[0] ;
  wire internal_empty_n_reg;
  wire [9:0]j_V_fu_336_p2;
  wire k_buf_0_val_3_U_n_10;
  wire k_buf_0_val_3_U_n_11;
  wire k_buf_0_val_3_U_n_21;
  wire k_buf_0_val_3_U_n_22;
  wire k_buf_0_val_3_U_n_23;
  wire k_buf_0_val_3_U_n_4;
  wire k_buf_0_val_3_U_n_5;
  wire k_buf_0_val_3_U_n_6;
  wire k_buf_0_val_3_U_n_7;
  wire k_buf_0_val_3_U_n_8;
  wire k_buf_0_val_3_U_n_9;
  wire \k_buf_0_val_3_addr_reg_848[2]_i_1_n_4 ;
  wire \k_buf_0_val_3_addr_reg_848[3]_i_1_n_4 ;
  wire \k_buf_0_val_3_addr_reg_848[5]_i_1_n_4 ;
  wire \k_buf_0_val_3_addr_reg_848[6]_i_1_n_4 ;
  wire \k_buf_0_val_3_addr_reg_848[6]_i_2_n_4 ;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_U_n_10;
  wire k_buf_0_val_4_U_n_11;
  wire k_buf_0_val_4_U_n_4;
  wire k_buf_0_val_4_U_n_5;
  wire k_buf_0_val_4_U_n_6;
  wire k_buf_0_val_4_U_n_7;
  wire k_buf_0_val_4_U_n_8;
  wire k_buf_0_val_4_U_n_9;
  wire k_buf_0_val_4_ce1;
  wire k_buf_0_val_5_U_n_16;
  wire k_buf_0_val_5_U_n_17;
  wire k_buf_0_val_5_U_n_18;
  wire k_buf_0_val_5_U_n_19;
  wire k_buf_0_val_5_U_n_21;
  wire k_buf_0_val_5_U_n_33;
  wire [9:2]k_buf_0_val_5_addr_reg_860;
  wire \mOutPtr_reg[0] ;
  wire or_cond_i_i_fu_436_p2;
  wire or_cond_i_i_i_reg_832;
  wire \or_cond_i_i_i_reg_832[0]_i_1_n_4 ;
  wire or_cond_i_i_reg_866;
  wire \or_cond_i_i_reg_866[0]_i_2_n_4 ;
  wire or_cond_i_i_reg_866_pp0_iter1_reg;
  wire or_cond_i_i_reg_866_pp0_iter2_reg;
  wire or_cond_i_i_reg_866_pp0_iter3_reg;
  wire [0:0]otusImg_data_stream_s_dout;
  wire otusImg_data_stream_s_empty_n;
  wire p_1_in;
  wire [7:0]right_border_buf_0_1_fu_154;
  wire [7:0]right_border_buf_0_s_fu_150;
  wire [1:0]row_assign_7_1_t_reg_813;
  wire [1:1]row_assign_7_2_t_fu_320_p2;
  wire [1:0]row_assign_7_2_t_reg_818;
  wire [7:0]src_kernel_win_0_va_1_fu_126;
  wire [7:0]src_kernel_win_0_va_2_fu_130;
  wire \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ;
  wire [7:0]src_kernel_win_0_va_3_fu_134;
  wire [7:0]src_kernel_win_0_va_4_fu_138;
  wire src_kernel_win_0_va_4_fu_1380;
  wire [7:0]src_kernel_win_0_va_5_fu_142;
  wire [7:0]src_kernel_win_0_va_6_fu_146;
  wire [7:0]src_kernel_win_0_va_8_fu_538_p3;
  wire [7:0]src_kernel_win_0_va_8_reg_877;
  wire [7:0]src_kernel_win_0_va_8_reg_877_pp0_iter2_reg;
  wire [7:0]src_kernel_win_0_va_9_fu_556_p3;
  wire [7:0]src_kernel_win_0_va_9_reg_884;
  wire [7:0]src_kernel_win_0_va_fu_122;
  wire \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ;
  wire start_for_Dilate_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_4;
  wire t_V_4_reg_241;
  wire t_V_4_reg_2410;
  wire \t_V_4_reg_241[2]_i_1_n_4 ;
  wire \t_V_4_reg_241[3]_i_1_n_4 ;
  wire \t_V_4_reg_241[4]_i_1_n_4 ;
  wire \t_V_4_reg_241[5]_i_1_n_4 ;
  wire \t_V_4_reg_241[6]_i_1_n_4 ;
  wire \t_V_4_reg_241[9]_i_4_n_4 ;
  wire [9:1]t_V_4_reg_241_reg__0;
  wire [0:0]t_V_4_reg_241_reg__0__0;
  wire t_V_reg_230;
  wire \t_V_reg_230_reg_n_4_[0] ;
  wire \t_V_reg_230_reg_n_4_[1] ;
  wire \t_V_reg_230_reg_n_4_[2] ;
  wire \t_V_reg_230_reg_n_4_[3] ;
  wire \t_V_reg_230_reg_n_4_[4] ;
  wire \t_V_reg_230_reg_n_4_[5] ;
  wire \t_V_reg_230_reg_n_4_[6] ;
  wire \t_V_reg_230_reg_n_4_[7] ;
  wire \t_V_reg_230_reg_n_4_[8] ;
  wire [7:1]temp_0_i_i_i_059_i_1_fu_606_p3;
  wire [7:0]temp_0_i_i_i_059_i_2_fu_618_p3;
  wire [7:0]temp_0_i_i_i_059_i_3_fu_632_p3;
  wire [7:0]temp_0_i_i_i_059_i_3_reg_896;
  wire temp_0_i_i_i_059_i_3_reg_8960;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_10_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_11_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_12_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_13_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_14_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_15_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_16_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_17_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_18_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_19_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_20_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_21_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_22_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_23_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_24_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_25_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_26_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_27_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_28_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_29_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_30_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_7_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_8_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896[7]_i_9_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_5 ;
  wire \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_6 ;
  wire \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_7 ;
  wire \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_5 ;
  wire \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_6 ;
  wire \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_7 ;
  wire \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4 ;
  wire \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_5 ;
  wire \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_6 ;
  wire \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_7 ;
  wire [7:1]temp_0_i_i_i_059_i_4_fu_662_p3;
  wire [7:0]temp_0_i_i_i_059_i_5_fu_674_p3;
  wire [7:0]temp_0_i_i_i_059_i_6_fu_688_p3;
  wire [7:0]temp_0_i_i_i_059_i_6_reg_902;
  wire temp_0_i_i_i_059_i_6_reg_9020;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_10_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_11_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_12_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_13_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_14_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_15_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_16_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_17_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_18_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_19_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_20_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_21_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_22_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_23_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_24_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_25_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_26_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_27_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_28_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_29_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_30_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_7_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_8_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902[7]_i_9_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_5 ;
  wire \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_6 ;
  wire \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_7 ;
  wire \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_5 ;
  wire \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_6 ;
  wire \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_7 ;
  wire \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4 ;
  wire \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_5 ;
  wire \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_6 ;
  wire \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_7 ;
  wire [7:0]temp_0_i_i_i_059_i_s_fu_575_p3;
  wire [7:0]temp_0_i_i_i_059_i_s_reg_890;
  wire temp_0_i_i_i_059_i_s_reg_8900;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_10_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_11_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_4_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_5_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_6_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_7_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_8_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890[7]_i_9_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4 ;
  wire \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_5 ;
  wire \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_6 ;
  wire \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_7 ;
  wire \tmp_114_2_reg_803[0]_i_1_n_4 ;
  wire \tmp_114_2_reg_803_reg_n_4_[0] ;
  wire [1:0]tmp_15_reg_836;
  wire \tmp_15_reg_836[0]_i_1_n_4 ;
  wire \tmp_15_reg_836[1]_i_1_n_4 ;
  wire \tmp_4_reg_799[0]_i_1_n_4 ;
  wire \tmp_4_reg_799_reg_n_4_[0] ;
  wire tmp_5_fu_304_p2;
  wire tmp_5_reg_807;
  wire tmp_84_not_fu_270_p2;
  wire tmp_84_not_reg_789;
  wire tmp_s_fu_264_p2;
  wire tmp_s_reg_785;
  wire [9:0]x_fu_412_p3;
  wire [3:0]\NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[0]),
        .I1(temp_0_i_i_i_059_i_6_reg_902[0]),
        .I2(\SRL_SIG_reg[0][7]_i_3_n_4 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[1]),
        .I1(temp_0_i_i_i_059_i_6_reg_902[1]),
        .I2(\SRL_SIG_reg[0][7]_i_3_n_4 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[2]),
        .I1(temp_0_i_i_i_059_i_6_reg_902[2]),
        .I2(\SRL_SIG_reg[0][7]_i_3_n_4 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[3]),
        .I1(temp_0_i_i_i_059_i_6_reg_902[3]),
        .I2(\SRL_SIG_reg[0][7]_i_3_n_4 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[4]),
        .I1(temp_0_i_i_i_059_i_6_reg_902[4]),
        .I2(\SRL_SIG_reg[0][7]_i_3_n_4 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[5]),
        .I1(temp_0_i_i_i_059_i_6_reg_902[5]),
        .I2(\SRL_SIG_reg[0][7]_i_3_n_4 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[6]),
        .I1(temp_0_i_i_i_059_i_6_reg_902[6]),
        .I2(\SRL_SIG_reg[0][7]_i_3_n_4 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_10 
       (.I0(temp_0_i_i_i_059_i_6_reg_902[2]),
        .I1(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[2]),
        .I2(temp_0_i_i_i_059_i_6_reg_902[3]),
        .I3(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[3]),
        .O(\SRL_SIG[0][7]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_11 
       (.I0(temp_0_i_i_i_059_i_6_reg_902[0]),
        .I1(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[0]),
        .I2(temp_0_i_i_i_059_i_6_reg_902[1]),
        .I3(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[1]),
        .O(\SRL_SIG[0][7]_i_11_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(erodeImg_data_stream_full_n),
        .I1(k_buf_0_val_5_U_n_21),
        .I2(or_cond_i_i_reg_866_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4_reg_n_4),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[7]),
        .I1(temp_0_i_i_i_059_i_6_reg_902[7]),
        .I2(\SRL_SIG_reg[0][7]_i_3_n_4 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(temp_0_i_i_i_059_i_6_reg_902[6]),
        .I1(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[6]),
        .I2(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[7]),
        .I3(temp_0_i_i_i_059_i_6_reg_902[7]),
        .O(\SRL_SIG[0][7]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(temp_0_i_i_i_059_i_6_reg_902[4]),
        .I1(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[4]),
        .I2(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[5]),
        .I3(temp_0_i_i_i_059_i_6_reg_902[5]),
        .O(\SRL_SIG[0][7]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_6 
       (.I0(temp_0_i_i_i_059_i_6_reg_902[2]),
        .I1(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[2]),
        .I2(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[3]),
        .I3(temp_0_i_i_i_059_i_6_reg_902[3]),
        .O(\SRL_SIG[0][7]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \SRL_SIG[0][7]_i_7 
       (.I0(temp_0_i_i_i_059_i_6_reg_902[0]),
        .I1(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[0]),
        .I2(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[1]),
        .I3(temp_0_i_i_i_059_i_6_reg_902[1]),
        .O(\SRL_SIG[0][7]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_8 
       (.I0(temp_0_i_i_i_059_i_6_reg_902[6]),
        .I1(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[6]),
        .I2(temp_0_i_i_i_059_i_6_reg_902[7]),
        .I3(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[7]),
        .O(\SRL_SIG[0][7]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \SRL_SIG[0][7]_i_9 
       (.I0(temp_0_i_i_i_059_i_6_reg_902[4]),
        .I1(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[4]),
        .I2(temp_0_i_i_i_059_i_6_reg_902[5]),
        .I3(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[5]),
        .O(\SRL_SIG[0][7]_i_9_n_4 ));
  CARRY4 \SRL_SIG_reg[0][7]_i_3 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][7]_i_3_n_4 ,\SRL_SIG_reg[0][7]_i_3_n_5 ,\SRL_SIG_reg[0][7]_i_3_n_6 ,\SRL_SIG_reg[0][7]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][7]_i_4_n_4 ,\SRL_SIG[0][7]_i_5_n_4 ,\SRL_SIG[0][7]_i_6_n_4 ,\SRL_SIG[0][7]_i_7_n_4 }),
        .O(\NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][7]_i_8_n_4 ,\SRL_SIG[0][7]_i_9_n_4 ,\SRL_SIG[0][7]_i_10_n_4 ,\SRL_SIG[0][7]_i_11_n_4 }));
  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Erode_U0_ap_ready),
        .I1(Erode_U0_ap_start),
        .I2(start_for_Dilate_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_4 ),
        .O(Erode_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state8),
        .I1(Erode_U0_ap_start),
        .I2(start_for_Dilate_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFFF22222)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_4 ),
        .I2(k_buf_0_val_5_U_n_21),
        .I3(\ap_CS_fsm[2]_i_4_n_4 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(tmp_84_not_fu_270_p2),
        .I1(\t_V_reg_230_reg_n_4_[0] ),
        .I2(\t_V_reg_230_reg_n_4_[1] ),
        .I3(\t_V_reg_230_reg_n_4_[3] ),
        .I4(\t_V_reg_230_reg_n_4_[4] ),
        .I5(\t_V_reg_230_reg_n_4_[2] ),
        .O(\ap_CS_fsm[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hD0DDDDDD)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(exitcond388_i_i_fu_330_p2),
        .O(\ap_CS_fsm[2]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0080AAAA00800080)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(col_buf_0_val_0_0_reg_8700),
        .I1(exitcond388_i_i_fu_330_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_enable_reg_pp0_iter4_reg_n_4),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000F020F020F020)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_4 ),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(col_buf_0_val_0_0_reg_8700),
        .I5(exitcond388_i_i_fu_330_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(exitcond388_i_i_fu_330_p2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(k_buf_0_val_5_U_n_21),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(k_buf_0_val_5_U_n_21),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(k_buf_0_val_5_U_n_21),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD0FFD00000000000)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_4 ),
        .I2(ap_enable_reg_pp0_iter4_reg_n_4),
        .I3(k_buf_0_val_5_U_n_21),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter4_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFFFF)) 
    ap_idle_INST_0_i_3
       (.I0(Erode_U0_ap_idle),
        .I1(Dilate_U0_ap_idle),
        .I2(Q),
        .I3(internal_empty_n_reg),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(Mat2AXIvideo_U0_ap_start),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    ap_idle_INST_0_i_4
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(start_once_reg),
        .I2(start_for_Dilate_U0_full_n),
        .I3(Erode_U0_ap_start),
        .O(Erode_U0_ap_idle));
  LUT2 #(
    .INIT(4'hB)) 
    \brmerge_reg_841[0]_i_1 
       (.I0(tmp_84_not_reg_789),
        .I1(k_buf_0_val_5_U_n_18),
        .O(brmerge_fu_424_p2));
  FDRE \brmerge_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ),
        .D(brmerge_fu_424_p2),
        .Q(brmerge_reg_841),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[0]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[1]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[2]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[3]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[4]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[5]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[6]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870[7]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[0]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[1]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[2]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[3]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[4]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[5]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[6]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[7]),
        .Q(col_buf_0_val_0_0_reg_870_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[0]),
        .Q(col_buf_0_val_0_0_reg_870[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[1]),
        .Q(col_buf_0_val_0_0_reg_870[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[2]),
        .Q(col_buf_0_val_0_0_reg_870[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[3]),
        .Q(col_buf_0_val_0_0_reg_870[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[4]),
        .Q(col_buf_0_val_0_0_reg_870[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[5]),
        .Q(col_buf_0_val_0_0_reg_870[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[6]),
        .Q(col_buf_0_val_0_0_reg_870[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_870_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(col_buf_0_val_0_0_fu_467_p3[7]),
        .Q(col_buf_0_val_0_0_reg_870[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00004000)) 
    \exitcond388_i_i_reg_823[0]_i_1 
       (.I0(t_V_4_reg_241_reg__0[3]),
        .I1(t_V_4_reg_241_reg__0[1]),
        .I2(t_V_4_reg_241_reg__0[7]),
        .I3(t_V_4_reg_241_reg__0[9]),
        .I4(\exitcond388_i_i_reg_823[0]_i_2_n_4 ),
        .O(exitcond388_i_i_fu_330_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \exitcond388_i_i_reg_823[0]_i_2 
       (.I0(t_V_4_reg_241_reg__0[4]),
        .I1(t_V_4_reg_241_reg__0[2]),
        .I2(t_V_4_reg_241_reg__0__0),
        .I3(t_V_4_reg_241_reg__0[8]),
        .I4(t_V_4_reg_241_reg__0[5]),
        .I5(t_V_4_reg_241_reg__0[6]),
        .O(\exitcond388_i_i_reg_823[0]_i_2_n_4 ));
  FDRE \exitcond388_i_i_reg_823_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(exitcond388_i_i_reg_823),
        .Q(exitcond388_i_i_reg_823_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond388_i_i_reg_823_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(exitcond388_i_i_reg_823_pp0_iter1_reg),
        .Q(exitcond388_i_i_reg_823_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond388_i_i_reg_823_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(exitcond388_i_i_fu_330_p2),
        .Q(exitcond388_i_i_reg_823),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_780[0]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[0] ),
        .O(i_V_fu_258_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_780[1]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[1] ),
        .I1(\t_V_reg_230_reg_n_4_[0] ),
        .O(i_V_fu_258_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_780[2]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[2] ),
        .I1(\t_V_reg_230_reg_n_4_[1] ),
        .I2(\t_V_reg_230_reg_n_4_[0] ),
        .O(i_V_fu_258_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_780[3]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[3] ),
        .I1(\t_V_reg_230_reg_n_4_[0] ),
        .I2(\t_V_reg_230_reg_n_4_[1] ),
        .I3(\t_V_reg_230_reg_n_4_[2] ),
        .O(i_V_fu_258_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_780[4]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[2] ),
        .I1(\t_V_reg_230_reg_n_4_[1] ),
        .I2(\t_V_reg_230_reg_n_4_[0] ),
        .I3(\t_V_reg_230_reg_n_4_[3] ),
        .I4(\t_V_reg_230_reg_n_4_[4] ),
        .O(i_V_fu_258_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_780[5]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[5] ),
        .I1(\t_V_reg_230_reg_n_4_[2] ),
        .I2(\t_V_reg_230_reg_n_4_[1] ),
        .I3(\t_V_reg_230_reg_n_4_[0] ),
        .I4(\t_V_reg_230_reg_n_4_[3] ),
        .I5(\t_V_reg_230_reg_n_4_[4] ),
        .O(i_V_fu_258_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_780[6]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[6] ),
        .I1(\i_V_reg_780[8]_i_2_n_4 ),
        .I2(\t_V_reg_230_reg_n_4_[5] ),
        .O(i_V_fu_258_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_780[7]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[7] ),
        .I1(\i_V_reg_780[8]_i_2_n_4 ),
        .I2(\t_V_reg_230_reg_n_4_[6] ),
        .I3(\t_V_reg_230_reg_n_4_[5] ),
        .O(i_V_fu_258_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_780[8]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[8] ),
        .I1(\t_V_reg_230_reg_n_4_[5] ),
        .I2(\t_V_reg_230_reg_n_4_[6] ),
        .I3(\i_V_reg_780[8]_i_2_n_4 ),
        .I4(\t_V_reg_230_reg_n_4_[7] ),
        .O(i_V_fu_258_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_V_reg_780[8]_i_2 
       (.I0(\t_V_reg_230_reg_n_4_[4] ),
        .I1(\t_V_reg_230_reg_n_4_[3] ),
        .I2(\t_V_reg_230_reg_n_4_[0] ),
        .I3(\t_V_reg_230_reg_n_4_[1] ),
        .I4(\t_V_reg_230_reg_n_4_[2] ),
        .O(\i_V_reg_780[8]_i_2_n_4 ));
  FDRE \i_V_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[0]),
        .Q(i_V_reg_780[0]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[1]),
        .Q(i_V_reg_780[1]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[2]),
        .Q(i_V_reg_780[2]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[3]),
        .Q(i_V_reg_780[3]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[4]),
        .Q(i_V_reg_780[4]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[5]),
        .Q(i_V_reg_780[5]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[6]),
        .Q(i_V_reg_780[6]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[7]),
        .Q(i_V_reg_780[7]),
        .R(1'b0));
  FDRE \i_V_reg_780_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_258_p2[8]),
        .Q(i_V_reg_780[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_reg_794[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_4 ),
        .O(\icmp_reg_794[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \icmp_reg_794[0]_i_2 
       (.I0(\t_V_reg_230_reg_n_4_[1] ),
        .I1(\t_V_reg_230_reg_n_4_[4] ),
        .I2(\t_V_reg_230_reg_n_4_[2] ),
        .I3(\t_V_reg_230_reg_n_4_[3] ),
        .I4(\icmp_reg_794[0]_i_3_n_4 ),
        .O(icmp_fu_286_p2));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_reg_794[0]_i_3 
       (.I0(\t_V_reg_230_reg_n_4_[7] ),
        .I1(\t_V_reg_230_reg_n_4_[6] ),
        .I2(\t_V_reg_230_reg_n_4_[8] ),
        .I3(\t_V_reg_230_reg_n_4_[5] ),
        .O(\icmp_reg_794[0]_i_3_n_4 ));
  FDRE \icmp_reg_794_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1_n_4 ),
        .D(icmp_fu_286_p2),
        .Q(\icmp_reg_794_reg_n_4_[0] ),
        .R(1'b0));
  hls_ocr_0_Erode_k_buf_0_val_3 k_buf_0_val_3_U
       (.ADDRARDADDR({k_buf_0_val_5_addr_reg_860,tmp_15_reg_836}),
        .ADDRBWRADDR(x_fu_412_p3),
        .D(src_kernel_win_0_va_8_fu_538_p3[4]),
        .DIADI({k_buf_0_val_3_U_n_4,k_buf_0_val_3_U_n_5,k_buf_0_val_3_U_n_6,k_buf_0_val_3_U_n_7,k_buf_0_val_3_U_n_8,k_buf_0_val_3_U_n_9,k_buf_0_val_3_U_n_10,k_buf_0_val_3_U_n_11}),
        .Q(row_assign_7_1_t_reg_813),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_4),
        .brmerge_reg_841(brmerge_reg_841),
        .col_buf_0_val_0_0_reg_8700(col_buf_0_val_0_0_reg_8700),
        .\col_buf_0_val_0_0_reg_870_reg[7] (col_buf_0_val_0_0_fu_467_p3),
        .\icmp_reg_794_reg[0] (\icmp_reg_794_reg_n_4_[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_i_reg_832(or_cond_i_i_i_reg_832),
        .otusImg_data_stream_s_dout(otusImg_data_stream_s_dout),
        .ram_reg(col_buf_0_val_2_0_fu_505_p3[4]),
        .ram_reg_0(col_buf_0_val_1_0_fu_486_p3[4]),
        .\src_kernel_win_0_va_6_fu_146_reg[7] (src_kernel_win_0_va_6_fu_146),
        .\src_kernel_win_0_va_8_reg_877_reg[1] (k_buf_0_val_3_U_n_21),
        .\src_kernel_win_0_va_8_reg_877_reg[2] (k_buf_0_val_3_U_n_22),
        .\src_kernel_win_0_va_8_reg_877_reg[3] (k_buf_0_val_3_U_n_23),
        .\tmp_114_2_reg_803_reg[0] (\tmp_114_2_reg_803_reg_n_4_[0] ),
        .tmp_5_reg_807(tmp_5_reg_807),
        .tmp_s_reg_785(tmp_s_reg_785));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hA802)) 
    \k_buf_0_val_3_addr_reg_848[2]_i_1 
       (.I0(k_buf_0_val_5_U_n_16),
        .I1(t_V_4_reg_241_reg__0__0),
        .I2(t_V_4_reg_241_reg__0[1]),
        .I3(t_V_4_reg_241_reg__0[2]),
        .O(\k_buf_0_val_3_addr_reg_848[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hAAA80002)) 
    \k_buf_0_val_3_addr_reg_848[3]_i_1 
       (.I0(k_buf_0_val_5_U_n_16),
        .I1(t_V_4_reg_241_reg__0[2]),
        .I2(t_V_4_reg_241_reg__0[1]),
        .I3(t_V_4_reg_241_reg__0__0),
        .I4(t_V_4_reg_241_reg__0[3]),
        .O(\k_buf_0_val_3_addr_reg_848[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \k_buf_0_val_3_addr_reg_848[5]_i_1 
       (.I0(t_V_4_reg_241_reg__0[8]),
        .I1(t_V_4_reg_241_reg__0[7]),
        .I2(t_V_4_reg_241_reg__0[6]),
        .I3(t_V_4_reg_241_reg__0[9]),
        .I4(k_buf_0_val_5_U_n_17),
        .I5(t_V_4_reg_241_reg__0[5]),
        .O(\k_buf_0_val_3_addr_reg_848[5]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'h40)) 
    \k_buf_0_val_3_addr_reg_848[6]_i_1 
       (.I0(exitcond388_i_i_fu_330_p2),
        .I1(col_buf_0_val_0_0_reg_8700),
        .I2(k_buf_0_val_5_U_n_18),
        .O(\k_buf_0_val_3_addr_reg_848[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FFFF00FE0000)) 
    \k_buf_0_val_3_addr_reg_848[6]_i_2 
       (.I0(t_V_4_reg_241_reg__0[8]),
        .I1(t_V_4_reg_241_reg__0[7]),
        .I2(t_V_4_reg_241_reg__0[9]),
        .I3(t_V_4_reg_241_reg__0[5]),
        .I4(k_buf_0_val_5_U_n_17),
        .I5(t_V_4_reg_241_reg__0[6]),
        .O(\k_buf_0_val_3_addr_reg_848[6]_i_2_n_4 ));
  FDSE \k_buf_0_val_3_addr_reg_848_reg[2] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ),
        .D(\k_buf_0_val_3_addr_reg_848[2]_i_1_n_4 ),
        .Q(k_buf_0_val_5_addr_reg_860[2]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1_n_4 ));
  FDSE \k_buf_0_val_3_addr_reg_848_reg[3] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ),
        .D(\k_buf_0_val_3_addr_reg_848[3]_i_1_n_4 ),
        .Q(k_buf_0_val_5_addr_reg_860[3]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1_n_4 ));
  FDSE \k_buf_0_val_3_addr_reg_848_reg[4] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ),
        .D(k_buf_0_val_5_U_n_19),
        .Q(k_buf_0_val_5_addr_reg_860[4]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1_n_4 ));
  FDSE \k_buf_0_val_3_addr_reg_848_reg[5] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ),
        .D(\k_buf_0_val_3_addr_reg_848[5]_i_1_n_4 ),
        .Q(k_buf_0_val_5_addr_reg_860[5]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1_n_4 ));
  FDSE \k_buf_0_val_3_addr_reg_848_reg[6] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ),
        .D(\k_buf_0_val_3_addr_reg_848[6]_i_2_n_4 ),
        .Q(k_buf_0_val_5_addr_reg_860[6]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1_n_4 ));
  FDRE \k_buf_0_val_3_addr_reg_848_reg[7] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ),
        .D(x_fu_412_p3[7]),
        .Q(k_buf_0_val_5_addr_reg_860[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_848_reg[8] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ),
        .D(x_fu_412_p3[8]),
        .Q(k_buf_0_val_5_addr_reg_860[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_848_reg[9] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ),
        .D(x_fu_412_p3[9]),
        .Q(k_buf_0_val_5_addr_reg_860[9]),
        .R(1'b0));
  hls_ocr_0_Erode_k_buf_0_val_3_13 k_buf_0_val_4_U
       (.ADDRARDADDR({k_buf_0_val_5_addr_reg_860,tmp_15_reg_836}),
        .ADDRBWRADDR(x_fu_412_p3),
        .D(src_kernel_win_0_va_9_fu_556_p3),
        .DIADI({k_buf_0_val_3_U_n_4,k_buf_0_val_3_U_n_5,k_buf_0_val_3_U_n_6,k_buf_0_val_3_U_n_7,k_buf_0_val_3_U_n_8,k_buf_0_val_3_U_n_9,k_buf_0_val_3_U_n_10,k_buf_0_val_3_U_n_11}),
        .Q(row_assign_7_2_t_reg_818),
        .WEA(k_buf_0_val_4_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_841(brmerge_reg_841),
        .\icmp_reg_794_reg[0] (\icmp_reg_794_reg_n_4_[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_i_reg_832(or_cond_i_i_i_reg_832),
        .otusImg_data_stream_s_dout(otusImg_data_stream_s_dout),
        .ram_reg({k_buf_0_val_4_U_n_4,k_buf_0_val_4_U_n_5,k_buf_0_val_4_U_n_6,k_buf_0_val_4_U_n_7,k_buf_0_val_4_U_n_8,k_buf_0_val_4_U_n_9,k_buf_0_val_4_U_n_10,k_buf_0_val_4_U_n_11}),
        .ram_reg_0({col_buf_0_val_2_0_fu_505_p3[7],col_buf_0_val_2_0_fu_505_p3[5:0]}),
        .ram_reg_1(k_buf_0_val_5_U_n_33),
        .ram_reg_2(k_buf_0_val_3_U_n_23),
        .ram_reg_3(k_buf_0_val_3_U_n_22),
        .ram_reg_4(k_buf_0_val_3_U_n_21),
        .\right_border_buf_0_1_fu_154_reg[7] (col_buf_0_val_1_0_fu_486_p3),
        .\right_border_buf_0_1_fu_154_reg[7]_0 (right_border_buf_0_1_fu_154),
        .\row_assign_7_1_t_reg_813_reg[1] (row_assign_7_1_t_reg_813),
        .\src_kernel_win_0_va_8_reg_877_reg[7] ({src_kernel_win_0_va_8_fu_538_p3[7],src_kernel_win_0_va_8_fu_538_p3[3:1]}),
        .\tmp_15_reg_836_reg[0] (col_buf_0_val_0_0_fu_467_p3),
        .tmp_5_reg_807(tmp_5_reg_807),
        .tmp_s_reg_785(tmp_s_reg_785));
  hls_ocr_0_Erode_k_buf_0_val_3_14 k_buf_0_val_5_U
       (.ADDRARDADDR({k_buf_0_val_5_addr_reg_860,tmp_15_reg_836}),
        .ADDRBWRADDR(x_fu_412_p3),
        .D({src_kernel_win_0_va_8_fu_538_p3[6:5],src_kernel_win_0_va_8_fu_538_p3[0]}),
        .Q({t_V_4_reg_241_reg__0,t_V_4_reg_241_reg__0__0}),
        .WEA(k_buf_0_val_4_ce1),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_4),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg_n_4),
        .brmerge_reg_841(brmerge_reg_841),
        .col_buf_0_val_0_0_reg_8700(col_buf_0_val_0_0_reg_8700),
        .\col_buf_0_val_0_0_reg_870_reg[0] (k_buf_0_val_5_U_n_21),
        .erodeImg_data_stream_full_n(erodeImg_data_stream_full_n),
        .\icmp_reg_794_reg[0] (\icmp_reg_794_reg_n_4_[0] ),
        .\k_buf_0_val_3_addr_reg_848_reg[4] (k_buf_0_val_5_U_n_19),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_i_reg_832(or_cond_i_i_i_reg_832),
        .or_cond_i_i_reg_866_pp0_iter3_reg(or_cond_i_i_reg_866_pp0_iter3_reg),
        .otusImg_data_stream_s_empty_n(otusImg_data_stream_s_empty_n),
        .ram_reg(k_buf_0_val_5_U_n_16),
        .ram_reg_0(k_buf_0_val_5_U_n_17),
        .ram_reg_1(k_buf_0_val_5_U_n_18),
        .ram_reg_2({k_buf_0_val_4_U_n_4,k_buf_0_val_4_U_n_5,k_buf_0_val_4_U_n_6,k_buf_0_val_4_U_n_7,k_buf_0_val_4_U_n_8,k_buf_0_val_4_U_n_9,k_buf_0_val_4_U_n_10,k_buf_0_val_4_U_n_11}),
        .\right_border_buf_0_s_fu_150_reg[7] (col_buf_0_val_2_0_fu_505_p3),
        .\right_border_buf_0_s_fu_150_reg[7]_0 (right_border_buf_0_s_fu_150),
        .\row_assign_7_1_t_reg_813_reg[1] (row_assign_7_1_t_reg_813),
        .\src_kernel_win_0_va_8_reg_877_reg[6] (k_buf_0_val_5_U_n_33),
        .\tmp_15_reg_836_reg[0] ({col_buf_0_val_0_0_fu_467_p3[6:5],col_buf_0_val_0_0_fu_467_p3[0]}),
        .\tmp_15_reg_836_reg[0]_0 ({col_buf_0_val_1_0_fu_486_p3[6:5],col_buf_0_val_1_0_fu_486_p3[0]}),
        .\tmp_4_reg_799_reg[0] (\tmp_4_reg_799_reg_n_4_[0] ),
        .tmp_5_reg_807(tmp_5_reg_807),
        .tmp_s_reg_785(tmp_s_reg_785));
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mOutPtr[1]_i_2__0 
       (.I0(or_cond_i_i_i_reg_832),
        .I1(tmp_s_reg_785),
        .I2(\icmp_reg_794_reg_n_4_[0] ),
        .I3(col_buf_0_val_0_0_reg_8700),
        .I4(ap_enable_reg_pp0_iter1_reg_n_4),
        .O(Erode_U0_p_src_data_stream_V_read));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_4),
        .I1(or_cond_i_i_reg_866_pp0_iter3_reg),
        .I2(k_buf_0_val_5_U_n_21),
        .I3(erodeImg_data_stream_full_n),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h4)) 
    \or_cond_i_i_i_reg_832[0]_i_1 
       (.I0(exitcond388_i_i_fu_330_p2),
        .I1(col_buf_0_val_0_0_reg_8700),
        .O(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h55555555777E7777)) 
    \or_cond_i_i_i_reg_832[0]_i_2 
       (.I0(t_V_4_reg_241_reg__0[9]),
        .I1(t_V_4_reg_241_reg__0[7]),
        .I2(t_V_4_reg_241_reg__0[5]),
        .I3(t_V_4_reg_241_reg__0[6]),
        .I4(k_buf_0_val_5_U_n_17),
        .I5(t_V_4_reg_241_reg__0[8]),
        .O(p_1_in));
  FDRE \or_cond_i_i_i_reg_832_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ),
        .D(p_1_in),
        .Q(or_cond_i_i_i_reg_832),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \or_cond_i_i_reg_866[0]_i_1 
       (.I0(\icmp_reg_794_reg_n_4_[0] ),
        .I1(t_V_4_reg_241_reg__0[7]),
        .I2(t_V_4_reg_241_reg__0[6]),
        .I3(t_V_4_reg_241_reg__0[5]),
        .I4(\or_cond_i_i_reg_866[0]_i_2_n_4 ),
        .O(or_cond_i_i_fu_436_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond_i_i_reg_866[0]_i_2 
       (.I0(t_V_4_reg_241_reg__0[4]),
        .I1(t_V_4_reg_241_reg__0[2]),
        .I2(t_V_4_reg_241_reg__0[3]),
        .I3(t_V_4_reg_241_reg__0[8]),
        .I4(t_V_4_reg_241_reg__0[1]),
        .I5(t_V_4_reg_241_reg__0[9]),
        .O(\or_cond_i_i_reg_866[0]_i_2_n_4 ));
  FDRE \or_cond_i_i_reg_866_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(or_cond_i_i_reg_866),
        .Q(or_cond_i_i_reg_866_pp0_iter1_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_866_pp0_iter2_reg[0]_i_1 
       (.I0(k_buf_0_val_5_U_n_21),
        .O(ap_block_pp0_stage0_subdone3_in));
  FDRE \or_cond_i_i_reg_866_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(or_cond_i_i_reg_866_pp0_iter1_reg),
        .Q(or_cond_i_i_reg_866_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_reg_866_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(or_cond_i_i_reg_866_pp0_iter2_reg),
        .Q(or_cond_i_i_reg_866_pp0_iter3_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_reg_866_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ),
        .D(or_cond_i_i_fu_436_p2),
        .Q(or_cond_i_i_reg_866),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \right_border_buf_0_1_fu_154[7]_i_1 
       (.I0(\icmp_reg_794_reg_n_4_[0] ),
        .I1(tmp_s_reg_785),
        .I2(or_cond_i_i_i_reg_832),
        .I3(col_buf_0_val_0_0_reg_8700),
        .I4(ap_enable_reg_pp0_iter1_reg_n_4),
        .O(ce1121_out));
  FDRE \right_border_buf_0_1_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[0]),
        .Q(right_border_buf_0_1_fu_154[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[1]),
        .Q(right_border_buf_0_1_fu_154[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[2]),
        .Q(right_border_buf_0_1_fu_154[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[3]),
        .Q(right_border_buf_0_1_fu_154[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[4]),
        .Q(right_border_buf_0_1_fu_154[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[5]),
        .Q(right_border_buf_0_1_fu_154[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[6]),
        .Q(right_border_buf_0_1_fu_154[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_486_p3[7]),
        .Q(right_border_buf_0_1_fu_154[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[0]),
        .Q(right_border_buf_0_s_fu_150[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[1]),
        .Q(right_border_buf_0_s_fu_150[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[2]),
        .Q(right_border_buf_0_s_fu_150[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[3]),
        .Q(right_border_buf_0_s_fu_150[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[4]),
        .Q(right_border_buf_0_s_fu_150[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[5]),
        .Q(right_border_buf_0_s_fu_150[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[6]),
        .Q(right_border_buf_0_s_fu_150[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_505_p3[7]),
        .Q(right_border_buf_0_s_fu_150[7]),
        .R(1'b0));
  FDRE \row_assign_7_1_t_reg_813_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1_n_4 ),
        .D(i_V_fu_258_p2[0]),
        .Q(row_assign_7_1_t_reg_813[0]),
        .R(1'b0));
  FDRE \row_assign_7_1_t_reg_813_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1_n_4 ),
        .D(\t_V_reg_230_reg_n_4_[1] ),
        .Q(row_assign_7_1_t_reg_813[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_7_2_t_reg_818[1]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[0] ),
        .I1(\t_V_reg_230_reg_n_4_[1] ),
        .O(row_assign_7_2_t_fu_320_p2));
  FDRE \row_assign_7_2_t_reg_818_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1_n_4 ),
        .D(\t_V_reg_230_reg_n_4_[0] ),
        .Q(row_assign_7_2_t_reg_818[0]),
        .R(1'b0));
  FDRE \row_assign_7_2_t_reg_818_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1_n_4 ),
        .D(row_assign_7_2_t_fu_320_p2),
        .Q(row_assign_7_2_t_reg_818[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(src_kernel_win_0_va_fu_122[0]),
        .Q(src_kernel_win_0_va_1_fu_126[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(src_kernel_win_0_va_fu_122[1]),
        .Q(src_kernel_win_0_va_1_fu_126[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(src_kernel_win_0_va_fu_122[2]),
        .Q(src_kernel_win_0_va_1_fu_126[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(src_kernel_win_0_va_fu_122[3]),
        .Q(src_kernel_win_0_va_1_fu_126[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(src_kernel_win_0_va_fu_122[4]),
        .Q(src_kernel_win_0_va_1_fu_126[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(src_kernel_win_0_va_fu_122[5]),
        .Q(src_kernel_win_0_va_1_fu_126[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(src_kernel_win_0_va_fu_122[6]),
        .Q(src_kernel_win_0_va_1_fu_126[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(src_kernel_win_0_va_fu_122[7]),
        .Q(src_kernel_win_0_va_1_fu_126[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_2_fu_130[7]_i_1 
       (.I0(k_buf_0_val_5_U_n_21),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond388_i_i_reg_823_pp0_iter1_reg),
        .O(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ));
  FDRE \src_kernel_win_0_va_2_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_8_reg_877[0]),
        .Q(src_kernel_win_0_va_2_fu_130[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_8_reg_877[1]),
        .Q(src_kernel_win_0_va_2_fu_130[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_8_reg_877[2]),
        .Q(src_kernel_win_0_va_2_fu_130[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_8_reg_877[3]),
        .Q(src_kernel_win_0_va_2_fu_130[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_8_reg_877[4]),
        .Q(src_kernel_win_0_va_2_fu_130[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_8_reg_877[5]),
        .Q(src_kernel_win_0_va_2_fu_130[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_8_reg_877[6]),
        .Q(src_kernel_win_0_va_2_fu_130[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_8_reg_877[7]),
        .Q(src_kernel_win_0_va_2_fu_130[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_2_fu_130[0]),
        .Q(src_kernel_win_0_va_3_fu_134[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_2_fu_130[1]),
        .Q(src_kernel_win_0_va_3_fu_134[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_2_fu_130[2]),
        .Q(src_kernel_win_0_va_3_fu_134[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_2_fu_130[3]),
        .Q(src_kernel_win_0_va_3_fu_134[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_2_fu_130[4]),
        .Q(src_kernel_win_0_va_3_fu_134[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_2_fu_130[5]),
        .Q(src_kernel_win_0_va_3_fu_134[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_2_fu_130[6]),
        .Q(src_kernel_win_0_va_3_fu_134[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_2_fu_130[7]_i_1_n_4 ),
        .D(src_kernel_win_0_va_2_fu_130[7]),
        .Q(src_kernel_win_0_va_3_fu_134[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \src_kernel_win_0_va_4_fu_138[7]_i_1 
       (.I0(exitcond388_i_i_reg_823),
        .I1(col_buf_0_val_0_0_reg_8700),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .O(src_kernel_win_0_va_4_fu_1380));
  FDRE \src_kernel_win_0_va_4_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_9_fu_556_p3[0]),
        .Q(src_kernel_win_0_va_4_fu_138[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_9_fu_556_p3[1]),
        .Q(src_kernel_win_0_va_4_fu_138[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_9_fu_556_p3[2]),
        .Q(src_kernel_win_0_va_4_fu_138[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_9_fu_556_p3[3]),
        .Q(src_kernel_win_0_va_4_fu_138[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_9_fu_556_p3[4]),
        .Q(src_kernel_win_0_va_4_fu_138[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_9_fu_556_p3[5]),
        .Q(src_kernel_win_0_va_4_fu_138[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_9_fu_556_p3[6]),
        .Q(src_kernel_win_0_va_4_fu_138[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_9_fu_556_p3[7]),
        .Q(src_kernel_win_0_va_4_fu_138[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_4_fu_138[0]),
        .Q(src_kernel_win_0_va_5_fu_142[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_4_fu_138[1]),
        .Q(src_kernel_win_0_va_5_fu_142[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_4_fu_138[2]),
        .Q(src_kernel_win_0_va_5_fu_142[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_4_fu_138[3]),
        .Q(src_kernel_win_0_va_5_fu_142[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_4_fu_138[4]),
        .Q(src_kernel_win_0_va_5_fu_142[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_4_fu_138[5]),
        .Q(src_kernel_win_0_va_5_fu_142[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_4_fu_138[6]),
        .Q(src_kernel_win_0_va_5_fu_142[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1380),
        .D(src_kernel_win_0_va_4_fu_138[7]),
        .Q(src_kernel_win_0_va_5_fu_142[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[0]),
        .Q(src_kernel_win_0_va_6_fu_146[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[1]),
        .Q(src_kernel_win_0_va_6_fu_146[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[2]),
        .Q(src_kernel_win_0_va_6_fu_146[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[3]),
        .Q(src_kernel_win_0_va_6_fu_146[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[4]),
        .Q(src_kernel_win_0_va_6_fu_146[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[5]),
        .Q(src_kernel_win_0_va_6_fu_146[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[6]),
        .Q(src_kernel_win_0_va_6_fu_146[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_467_p3[7]),
        .Q(src_kernel_win_0_va_6_fu_146[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_8_reg_877[0]),
        .Q(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_8_reg_877[1]),
        .Q(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_8_reg_877[2]),
        .Q(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_8_reg_877[3]),
        .Q(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_8_reg_877[4]),
        .Q(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_8_reg_877[5]),
        .Q(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_8_reg_877[6]),
        .Q(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(src_kernel_win_0_va_8_reg_877[7]),
        .Q(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_8_fu_538_p3[0]),
        .Q(src_kernel_win_0_va_8_reg_877[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_8_fu_538_p3[1]),
        .Q(src_kernel_win_0_va_8_reg_877[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_8_fu_538_p3[2]),
        .Q(src_kernel_win_0_va_8_reg_877[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_8_fu_538_p3[3]),
        .Q(src_kernel_win_0_va_8_reg_877[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_8_fu_538_p3[4]),
        .Q(src_kernel_win_0_va_8_reg_877[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_8_fu_538_p3[5]),
        .Q(src_kernel_win_0_va_8_reg_877[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_8_fu_538_p3[6]),
        .Q(src_kernel_win_0_va_8_reg_877[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_reg_877_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_8_fu_538_p3[7]),
        .Q(src_kernel_win_0_va_8_reg_877[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_884_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_9_fu_556_p3[0]),
        .Q(src_kernel_win_0_va_9_reg_884[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_884_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_9_fu_556_p3[1]),
        .Q(src_kernel_win_0_va_9_reg_884[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_884_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_9_fu_556_p3[2]),
        .Q(src_kernel_win_0_va_9_reg_884[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_884_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_9_fu_556_p3[3]),
        .Q(src_kernel_win_0_va_9_reg_884[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_884_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_9_fu_556_p3[4]),
        .Q(src_kernel_win_0_va_9_reg_884[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_884_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_9_fu_556_p3[5]),
        .Q(src_kernel_win_0_va_9_reg_884[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_884_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_9_fu_556_p3[6]),
        .Q(src_kernel_win_0_va_9_reg_884[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_reg_884_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_8700),
        .D(src_kernel_win_0_va_9_fu_556_p3[7]),
        .Q(src_kernel_win_0_va_9_reg_884[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_fu_122[7]_i_1__0 
       (.I0(k_buf_0_val_5_U_n_21),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(exitcond388_i_i_reg_823_pp0_iter2_reg),
        .O(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ));
  FDRE \src_kernel_win_0_va_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[0]),
        .Q(src_kernel_win_0_va_fu_122[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[1]),
        .Q(src_kernel_win_0_va_fu_122[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[2]),
        .Q(src_kernel_win_0_va_fu_122[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[3]),
        .Q(src_kernel_win_0_va_fu_122[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[4]),
        .Q(src_kernel_win_0_va_fu_122[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[5]),
        .Q(src_kernel_win_0_va_fu_122[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[6]),
        .Q(src_kernel_win_0_va_fu_122[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_fu_122[7]_i_1__0_n_4 ),
        .D(col_buf_0_val_0_0_reg_870_pp0_iter2_reg[7]),
        .Q(src_kernel_win_0_va_fu_122[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00EA)) 
    start_once_reg_i_1__1
       (.I0(start_once_reg),
        .I1(start_for_Dilate_U0_full_n),
        .I2(Erode_U0_ap_start),
        .I3(Erode_U0_ap_ready),
        .O(start_once_reg_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_4),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_241[0]_i_1 
       (.I0(t_V_4_reg_241_reg__0__0),
        .O(j_V_fu_336_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_4_reg_241[1]_i_1 
       (.I0(t_V_4_reg_241_reg__0__0),
        .I1(t_V_4_reg_241_reg__0[1]),
        .O(j_V_fu_336_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_4_reg_241[2]_i_1 
       (.I0(t_V_4_reg_241_reg__0[2]),
        .I1(t_V_4_reg_241_reg__0[1]),
        .I2(t_V_4_reg_241_reg__0__0),
        .O(\t_V_4_reg_241[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_4_reg_241[3]_i_1 
       (.I0(t_V_4_reg_241_reg__0[3]),
        .I1(t_V_4_reg_241_reg__0[2]),
        .I2(t_V_4_reg_241_reg__0__0),
        .I3(t_V_4_reg_241_reg__0[1]),
        .O(\t_V_4_reg_241[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_4_reg_241[4]_i_1 
       (.I0(t_V_4_reg_241_reg__0[4]),
        .I1(t_V_4_reg_241_reg__0[3]),
        .I2(t_V_4_reg_241_reg__0[1]),
        .I3(t_V_4_reg_241_reg__0__0),
        .I4(t_V_4_reg_241_reg__0[2]),
        .O(\t_V_4_reg_241[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_4_reg_241[5]_i_1 
       (.I0(t_V_4_reg_241_reg__0[5]),
        .I1(t_V_4_reg_241_reg__0[4]),
        .I2(t_V_4_reg_241_reg__0[2]),
        .I3(t_V_4_reg_241_reg__0__0),
        .I4(t_V_4_reg_241_reg__0[1]),
        .I5(t_V_4_reg_241_reg__0[3]),
        .O(\t_V_4_reg_241[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_4_reg_241[6]_i_1 
       (.I0(t_V_4_reg_241_reg__0[6]),
        .I1(\t_V_4_reg_241[9]_i_4_n_4 ),
        .O(\t_V_4_reg_241[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \t_V_4_reg_241[7]_i_1 
       (.I0(t_V_4_reg_241_reg__0[7]),
        .I1(\t_V_4_reg_241[9]_i_4_n_4 ),
        .I2(t_V_4_reg_241_reg__0[6]),
        .O(j_V_fu_336_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \t_V_4_reg_241[8]_i_1 
       (.I0(t_V_4_reg_241_reg__0[8]),
        .I1(t_V_4_reg_241_reg__0[6]),
        .I2(\t_V_4_reg_241[9]_i_4_n_4 ),
        .I3(t_V_4_reg_241_reg__0[7]),
        .O(j_V_fu_336_p2[8]));
  LUT5 #(
    .INIT(32'h0000F700)) 
    \t_V_4_reg_241[9]_i_1 
       (.I0(col_buf_0_val_0_0_reg_8700),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond388_i_i_fu_330_p2),
        .I3(ap_CS_fsm_state2),
        .I4(\ap_CS_fsm[2]_i_2_n_4 ),
        .O(t_V_4_reg_241));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_4_reg_241[9]_i_2 
       (.I0(col_buf_0_val_0_0_reg_8700),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond388_i_i_fu_330_p2),
        .O(t_V_4_reg_2410));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \t_V_4_reg_241[9]_i_3 
       (.I0(t_V_4_reg_241_reg__0[9]),
        .I1(t_V_4_reg_241_reg__0[8]),
        .I2(t_V_4_reg_241_reg__0[7]),
        .I3(\t_V_4_reg_241[9]_i_4_n_4 ),
        .I4(t_V_4_reg_241_reg__0[6]),
        .O(j_V_fu_336_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_4_reg_241[9]_i_4 
       (.I0(t_V_4_reg_241_reg__0[4]),
        .I1(t_V_4_reg_241_reg__0[2]),
        .I2(t_V_4_reg_241_reg__0__0),
        .I3(t_V_4_reg_241_reg__0[1]),
        .I4(t_V_4_reg_241_reg__0[3]),
        .I5(t_V_4_reg_241_reg__0[5]),
        .O(\t_V_4_reg_241[9]_i_4_n_4 ));
  FDRE \t_V_4_reg_241_reg[0] 
       (.C(ap_clk),
        .CE(t_V_4_reg_2410),
        .D(j_V_fu_336_p2[0]),
        .Q(t_V_4_reg_241_reg__0__0),
        .R(t_V_4_reg_241));
  FDRE \t_V_4_reg_241_reg[1] 
       (.C(ap_clk),
        .CE(t_V_4_reg_2410),
        .D(j_V_fu_336_p2[1]),
        .Q(t_V_4_reg_241_reg__0[1]),
        .R(t_V_4_reg_241));
  FDRE \t_V_4_reg_241_reg[2] 
       (.C(ap_clk),
        .CE(t_V_4_reg_2410),
        .D(\t_V_4_reg_241[2]_i_1_n_4 ),
        .Q(t_V_4_reg_241_reg__0[2]),
        .R(t_V_4_reg_241));
  FDRE \t_V_4_reg_241_reg[3] 
       (.C(ap_clk),
        .CE(t_V_4_reg_2410),
        .D(\t_V_4_reg_241[3]_i_1_n_4 ),
        .Q(t_V_4_reg_241_reg__0[3]),
        .R(t_V_4_reg_241));
  FDRE \t_V_4_reg_241_reg[4] 
       (.C(ap_clk),
        .CE(t_V_4_reg_2410),
        .D(\t_V_4_reg_241[4]_i_1_n_4 ),
        .Q(t_V_4_reg_241_reg__0[4]),
        .R(t_V_4_reg_241));
  FDRE \t_V_4_reg_241_reg[5] 
       (.C(ap_clk),
        .CE(t_V_4_reg_2410),
        .D(\t_V_4_reg_241[5]_i_1_n_4 ),
        .Q(t_V_4_reg_241_reg__0[5]),
        .R(t_V_4_reg_241));
  FDRE \t_V_4_reg_241_reg[6] 
       (.C(ap_clk),
        .CE(t_V_4_reg_2410),
        .D(\t_V_4_reg_241[6]_i_1_n_4 ),
        .Q(t_V_4_reg_241_reg__0[6]),
        .R(t_V_4_reg_241));
  FDRE \t_V_4_reg_241_reg[7] 
       (.C(ap_clk),
        .CE(t_V_4_reg_2410),
        .D(j_V_fu_336_p2[7]),
        .Q(t_V_4_reg_241_reg__0[7]),
        .R(t_V_4_reg_241));
  FDRE \t_V_4_reg_241_reg[8] 
       (.C(ap_clk),
        .CE(t_V_4_reg_2410),
        .D(j_V_fu_336_p2[8]),
        .Q(t_V_4_reg_241_reg__0[8]),
        .R(t_V_4_reg_241));
  FDRE \t_V_4_reg_241_reg[9] 
       (.C(ap_clk),
        .CE(t_V_4_reg_2410),
        .D(j_V_fu_336_p2[9]),
        .Q(t_V_4_reg_241_reg__0[9]),
        .R(t_V_4_reg_241));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \t_V_reg_230[8]_i_1 
       (.I0(Erode_U0_ap_start),
        .I1(start_for_Dilate_U0_full_n),
        .I2(start_once_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(ap_CS_fsm_state8),
        .O(t_V_reg_230));
  FDRE \t_V_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[0]),
        .Q(\t_V_reg_230_reg_n_4_[0] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[1]),
        .Q(\t_V_reg_230_reg_n_4_[1] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[2]),
        .Q(\t_V_reg_230_reg_n_4_[2] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[3]),
        .Q(\t_V_reg_230_reg_n_4_[3] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[4]),
        .Q(\t_V_reg_230_reg_n_4_[4] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[5]),
        .Q(\t_V_reg_230_reg_n_4_[5] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[6]),
        .Q(\t_V_reg_230_reg_n_4_[6] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[7]),
        .Q(\t_V_reg_230_reg_n_4_[7] ),
        .R(t_V_reg_230));
  FDRE \t_V_reg_230_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_780[8]),
        .Q(\t_V_reg_230_reg_n_4_[8] ),
        .R(t_V_reg_230));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_896[0]_i_1 
       (.I0(src_kernel_win_0_va_2_fu_130[0]),
        .I1(temp_0_i_i_i_059_i_2_fu_618_p3[0]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_3_fu_632_p3[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_3_reg_896[0]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_134[0]),
        .I1(src_kernel_win_0_va_9_reg_884[0]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[0]),
        .I3(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_618_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_896[1]_i_1 
       (.I0(src_kernel_win_0_va_2_fu_130[1]),
        .I1(temp_0_i_i_i_059_i_2_fu_618_p3[1]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_3_fu_632_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_3_reg_896[1]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_134[1]),
        .I1(src_kernel_win_0_va_9_reg_884[1]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[1]),
        .I3(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_618_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_896[2]_i_1 
       (.I0(src_kernel_win_0_va_2_fu_130[2]),
        .I1(temp_0_i_i_i_059_i_2_fu_618_p3[2]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_3_fu_632_p3[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_3_reg_896[2]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_134[2]),
        .I1(src_kernel_win_0_va_9_reg_884[2]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[2]),
        .I3(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_618_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_896[3]_i_1 
       (.I0(src_kernel_win_0_va_2_fu_130[3]),
        .I1(temp_0_i_i_i_059_i_2_fu_618_p3[3]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_3_fu_632_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_3_reg_896[3]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_134[3]),
        .I1(src_kernel_win_0_va_9_reg_884[3]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[3]),
        .I3(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_618_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_896[4]_i_1 
       (.I0(src_kernel_win_0_va_2_fu_130[4]),
        .I1(temp_0_i_i_i_059_i_2_fu_618_p3[4]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_3_fu_632_p3[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_3_reg_896[4]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_134[4]),
        .I1(src_kernel_win_0_va_9_reg_884[4]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[4]),
        .I3(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_618_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_896[5]_i_1 
       (.I0(src_kernel_win_0_va_2_fu_130[5]),
        .I1(temp_0_i_i_i_059_i_2_fu_618_p3[5]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_3_fu_632_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_3_reg_896[5]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_134[5]),
        .I1(src_kernel_win_0_va_9_reg_884[5]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[5]),
        .I3(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_618_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_896[6]_i_1 
       (.I0(src_kernel_win_0_va_2_fu_130[6]),
        .I1(temp_0_i_i_i_059_i_2_fu_618_p3[6]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_3_fu_632_p3[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_3_reg_896[6]_i_2 
       (.I0(src_kernel_win_0_va_3_fu_134[6]),
        .I1(src_kernel_win_0_va_9_reg_884[6]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[6]),
        .I3(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_618_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_1 
       (.I0(or_cond_i_i_reg_866_pp0_iter1_reg),
        .I1(k_buf_0_val_5_U_n_21),
        .O(temp_0_i_i_i_059_i_3_reg_8960));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_10 
       (.I0(temp_0_i_i_i_059_i_2_fu_618_p3[0]),
        .I1(src_kernel_win_0_va_2_fu_130[0]),
        .I2(src_kernel_win_0_va_2_fu_130[1]),
        .I3(temp_0_i_i_i_059_i_2_fu_618_p3[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_11 
       (.I0(temp_0_i_i_i_059_i_2_fu_618_p3[6]),
        .I1(src_kernel_win_0_va_2_fu_130[6]),
        .I2(temp_0_i_i_i_059_i_2_fu_618_p3[7]),
        .I3(src_kernel_win_0_va_2_fu_130[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_12 
       (.I0(temp_0_i_i_i_059_i_2_fu_618_p3[4]),
        .I1(src_kernel_win_0_va_2_fu_130[4]),
        .I2(temp_0_i_i_i_059_i_2_fu_618_p3[5]),
        .I3(src_kernel_win_0_va_2_fu_130[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_13 
       (.I0(temp_0_i_i_i_059_i_2_fu_618_p3[2]),
        .I1(src_kernel_win_0_va_2_fu_130[2]),
        .I2(temp_0_i_i_i_059_i_2_fu_618_p3[3]),
        .I3(src_kernel_win_0_va_2_fu_130[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_14 
       (.I0(temp_0_i_i_i_059_i_2_fu_618_p3[0]),
        .I1(src_kernel_win_0_va_2_fu_130[0]),
        .I2(temp_0_i_i_i_059_i_2_fu_618_p3[1]),
        .I3(src_kernel_win_0_va_2_fu_130[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_15 
       (.I0(temp_0_i_i_i_059_i_s_reg_890[6]),
        .I1(src_kernel_win_0_va_9_reg_884[6]),
        .I2(src_kernel_win_0_va_9_reg_884[7]),
        .I3(temp_0_i_i_i_059_i_s_reg_890[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_16 
       (.I0(temp_0_i_i_i_059_i_s_reg_890[4]),
        .I1(src_kernel_win_0_va_9_reg_884[4]),
        .I2(src_kernel_win_0_va_9_reg_884[5]),
        .I3(temp_0_i_i_i_059_i_s_reg_890[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_17 
       (.I0(temp_0_i_i_i_059_i_s_reg_890[2]),
        .I1(src_kernel_win_0_va_9_reg_884[2]),
        .I2(src_kernel_win_0_va_9_reg_884[3]),
        .I3(temp_0_i_i_i_059_i_s_reg_890[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_18 
       (.I0(temp_0_i_i_i_059_i_s_reg_890[0]),
        .I1(src_kernel_win_0_va_9_reg_884[0]),
        .I2(src_kernel_win_0_va_9_reg_884[1]),
        .I3(temp_0_i_i_i_059_i_s_reg_890[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_19 
       (.I0(temp_0_i_i_i_059_i_s_reg_890[6]),
        .I1(src_kernel_win_0_va_9_reg_884[6]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[7]),
        .I3(src_kernel_win_0_va_9_reg_884[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_19_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_2 
       (.I0(src_kernel_win_0_va_2_fu_130[7]),
        .I1(temp_0_i_i_i_059_i_2_fu_618_p3[7]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_3_fu_632_p3[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_20 
       (.I0(temp_0_i_i_i_059_i_s_reg_890[4]),
        .I1(src_kernel_win_0_va_9_reg_884[4]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[5]),
        .I3(src_kernel_win_0_va_9_reg_884[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_20_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_21 
       (.I0(temp_0_i_i_i_059_i_s_reg_890[2]),
        .I1(src_kernel_win_0_va_9_reg_884[2]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[3]),
        .I3(src_kernel_win_0_va_9_reg_884[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_21_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_22 
       (.I0(temp_0_i_i_i_059_i_s_reg_890[0]),
        .I1(src_kernel_win_0_va_9_reg_884[0]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[1]),
        .I3(src_kernel_win_0_va_9_reg_884[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_23 
       (.I0(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I1(temp_0_i_i_i_059_i_s_reg_890[6]),
        .I2(src_kernel_win_0_va_9_reg_884[6]),
        .I3(src_kernel_win_0_va_3_fu_134[6]),
        .I4(src_kernel_win_0_va_3_fu_134[7]),
        .I5(temp_0_i_i_i_059_i_1_fu_606_p3[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_24 
       (.I0(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I1(temp_0_i_i_i_059_i_s_reg_890[4]),
        .I2(src_kernel_win_0_va_9_reg_884[4]),
        .I3(src_kernel_win_0_va_3_fu_134[4]),
        .I4(src_kernel_win_0_va_3_fu_134[5]),
        .I5(temp_0_i_i_i_059_i_1_fu_606_p3[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_24_n_4 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_25 
       (.I0(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I1(temp_0_i_i_i_059_i_s_reg_890[2]),
        .I2(src_kernel_win_0_va_9_reg_884[2]),
        .I3(src_kernel_win_0_va_3_fu_134[2]),
        .I4(src_kernel_win_0_va_3_fu_134[3]),
        .I5(temp_0_i_i_i_059_i_1_fu_606_p3[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_25_n_4 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_26 
       (.I0(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I1(temp_0_i_i_i_059_i_s_reg_890[0]),
        .I2(src_kernel_win_0_va_9_reg_884[0]),
        .I3(src_kernel_win_0_va_3_fu_134[0]),
        .I4(src_kernel_win_0_va_3_fu_134[1]),
        .I5(temp_0_i_i_i_059_i_1_fu_606_p3[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_26_n_4 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_27 
       (.I0(src_kernel_win_0_va_9_reg_884[6]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[6]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I3(src_kernel_win_0_va_3_fu_134[6]),
        .I4(temp_0_i_i_i_059_i_1_fu_606_p3[7]),
        .I5(src_kernel_win_0_va_3_fu_134[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_28 
       (.I0(src_kernel_win_0_va_9_reg_884[4]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[4]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I3(src_kernel_win_0_va_3_fu_134[4]),
        .I4(temp_0_i_i_i_059_i_1_fu_606_p3[5]),
        .I5(src_kernel_win_0_va_3_fu_134[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_29 
       (.I0(src_kernel_win_0_va_9_reg_884[2]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[2]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I3(src_kernel_win_0_va_3_fu_134[2]),
        .I4(temp_0_i_i_i_059_i_1_fu_606_p3[3]),
        .I5(src_kernel_win_0_va_3_fu_134[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_29_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_3 
       (.I0(src_kernel_win_0_va_3_fu_134[7]),
        .I1(src_kernel_win_0_va_9_reg_884[7]),
        .I2(temp_0_i_i_i_059_i_s_reg_890[7]),
        .I3(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_2_fu_618_p3[7]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_30 
       (.I0(src_kernel_win_0_va_9_reg_884[0]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[0]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .I3(src_kernel_win_0_va_3_fu_134[0]),
        .I4(temp_0_i_i_i_059_i_1_fu_606_p3[1]),
        .I5(src_kernel_win_0_va_3_fu_134[1]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_30_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_31 
       (.I0(src_kernel_win_0_va_9_reg_884[7]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[7]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_1_fu_606_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_32 
       (.I0(src_kernel_win_0_va_9_reg_884[5]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[5]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_1_fu_606_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_33 
       (.I0(src_kernel_win_0_va_9_reg_884[3]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[3]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_1_fu_606_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_34 
       (.I0(src_kernel_win_0_va_9_reg_884[1]),
        .I1(temp_0_i_i_i_059_i_s_reg_890[1]),
        .I2(\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_1_fu_606_p3[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_7 
       (.I0(temp_0_i_i_i_059_i_2_fu_618_p3[6]),
        .I1(src_kernel_win_0_va_2_fu_130[6]),
        .I2(src_kernel_win_0_va_2_fu_130[7]),
        .I3(temp_0_i_i_i_059_i_2_fu_618_p3[7]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_8 
       (.I0(temp_0_i_i_i_059_i_2_fu_618_p3[4]),
        .I1(src_kernel_win_0_va_2_fu_130[4]),
        .I2(src_kernel_win_0_va_2_fu_130[5]),
        .I3(temp_0_i_i_i_059_i_2_fu_618_p3[5]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_3_reg_896[7]_i_9 
       (.I0(temp_0_i_i_i_059_i_2_fu_618_p3[2]),
        .I1(src_kernel_win_0_va_2_fu_130[2]),
        .I2(src_kernel_win_0_va_2_fu_130[3]),
        .I3(temp_0_i_i_i_059_i_2_fu_618_p3[3]),
        .O(\temp_0_i_i_i_059_i_3_reg_896[7]_i_9_n_4 ));
  FDRE \temp_0_i_i_i_059_i_3_reg_896_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_8960),
        .D(temp_0_i_i_i_059_i_3_fu_632_p3[0]),
        .Q(temp_0_i_i_i_059_i_3_reg_896[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_896_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_8960),
        .D(temp_0_i_i_i_059_i_3_fu_632_p3[1]),
        .Q(temp_0_i_i_i_059_i_3_reg_896[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_896_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_8960),
        .D(temp_0_i_i_i_059_i_3_fu_632_p3[2]),
        .Q(temp_0_i_i_i_059_i_3_reg_896[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_896_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_8960),
        .D(temp_0_i_i_i_059_i_3_fu_632_p3[3]),
        .Q(temp_0_i_i_i_059_i_3_reg_896[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_896_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_8960),
        .D(temp_0_i_i_i_059_i_3_fu_632_p3[4]),
        .Q(temp_0_i_i_i_059_i_3_reg_896[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_896_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_8960),
        .D(temp_0_i_i_i_059_i_3_fu_632_p3[5]),
        .Q(temp_0_i_i_i_059_i_3_reg_896[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_896_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_8960),
        .D(temp_0_i_i_i_059_i_3_fu_632_p3[6]),
        .Q(temp_0_i_i_i_059_i_3_reg_896[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_3_reg_896_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_3_reg_8960),
        .D(temp_0_i_i_i_059_i_3_fu_632_p3[7]),
        .Q(temp_0_i_i_i_059_i_3_reg_896[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4 ,\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_5 ,\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_6 ,\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_3_reg_896[7]_i_7_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_8_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_9_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_10_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_3_reg_896[7]_i_11_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_12_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_13_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_14_n_4 }));
  CARRY4 \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4 ,\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_5 ,\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_6 ,\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_3_reg_896[7]_i_15_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_16_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_17_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_18_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_3_reg_896[7]_i_19_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_20_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_21_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_22_n_4 }));
  CARRY4 \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4 ,\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_5 ,\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_6 ,\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_3_reg_896[7]_i_23_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_24_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_25_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_26_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_3_reg_896[7]_i_27_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_28_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_29_n_4 ,\temp_0_i_i_i_059_i_3_reg_896[7]_i_30_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_902[0]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[0]),
        .I1(temp_0_i_i_i_059_i_5_fu_674_p3[0]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_6_fu_688_p3[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_6_reg_902[0]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_126[0]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[0]),
        .I2(temp_0_i_i_i_059_i_3_reg_896[0]),
        .I3(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_5_fu_674_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_902[1]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[1]),
        .I1(temp_0_i_i_i_059_i_5_fu_674_p3[1]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_6_fu_688_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_6_reg_902[1]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_126[1]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[1]),
        .I2(temp_0_i_i_i_059_i_3_reg_896[1]),
        .I3(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_5_fu_674_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_902[2]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[2]),
        .I1(temp_0_i_i_i_059_i_5_fu_674_p3[2]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_6_fu_688_p3[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_6_reg_902[2]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_126[2]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[2]),
        .I2(temp_0_i_i_i_059_i_3_reg_896[2]),
        .I3(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_5_fu_674_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_902[3]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[3]),
        .I1(temp_0_i_i_i_059_i_5_fu_674_p3[3]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_6_fu_688_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_6_reg_902[3]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_126[3]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[3]),
        .I2(temp_0_i_i_i_059_i_3_reg_896[3]),
        .I3(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_5_fu_674_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_902[4]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[4]),
        .I1(temp_0_i_i_i_059_i_5_fu_674_p3[4]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_6_fu_688_p3[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_6_reg_902[4]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_126[4]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[4]),
        .I2(temp_0_i_i_i_059_i_3_reg_896[4]),
        .I3(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_5_fu_674_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_902[5]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[5]),
        .I1(temp_0_i_i_i_059_i_5_fu_674_p3[5]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_6_fu_688_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_6_reg_902[5]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_126[5]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[5]),
        .I2(temp_0_i_i_i_059_i_3_reg_896[5]),
        .I3(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_5_fu_674_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_902[6]_i_1 
       (.I0(src_kernel_win_0_va_fu_122[6]),
        .I1(temp_0_i_i_i_059_i_5_fu_674_p3[6]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_6_fu_688_p3[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_6_reg_902[6]_i_2 
       (.I0(src_kernel_win_0_va_1_fu_126[6]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[6]),
        .I2(temp_0_i_i_i_059_i_3_reg_896[6]),
        .I3(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_5_fu_674_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_1 
       (.I0(or_cond_i_i_reg_866_pp0_iter2_reg),
        .I1(k_buf_0_val_5_U_n_21),
        .O(temp_0_i_i_i_059_i_6_reg_9020));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_10 
       (.I0(temp_0_i_i_i_059_i_5_fu_674_p3[0]),
        .I1(src_kernel_win_0_va_fu_122[0]),
        .I2(src_kernel_win_0_va_fu_122[1]),
        .I3(temp_0_i_i_i_059_i_5_fu_674_p3[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_11 
       (.I0(temp_0_i_i_i_059_i_5_fu_674_p3[6]),
        .I1(src_kernel_win_0_va_fu_122[6]),
        .I2(temp_0_i_i_i_059_i_5_fu_674_p3[7]),
        .I3(src_kernel_win_0_va_fu_122[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_12 
       (.I0(temp_0_i_i_i_059_i_5_fu_674_p3[4]),
        .I1(src_kernel_win_0_va_fu_122[4]),
        .I2(temp_0_i_i_i_059_i_5_fu_674_p3[5]),
        .I3(src_kernel_win_0_va_fu_122[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_13 
       (.I0(temp_0_i_i_i_059_i_5_fu_674_p3[2]),
        .I1(src_kernel_win_0_va_fu_122[2]),
        .I2(temp_0_i_i_i_059_i_5_fu_674_p3[3]),
        .I3(src_kernel_win_0_va_fu_122[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_14 
       (.I0(temp_0_i_i_i_059_i_5_fu_674_p3[0]),
        .I1(src_kernel_win_0_va_fu_122[0]),
        .I2(temp_0_i_i_i_059_i_5_fu_674_p3[1]),
        .I3(src_kernel_win_0_va_fu_122[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_15 
       (.I0(temp_0_i_i_i_059_i_3_reg_896[6]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[6]),
        .I2(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[7]),
        .I3(temp_0_i_i_i_059_i_3_reg_896[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_16 
       (.I0(temp_0_i_i_i_059_i_3_reg_896[4]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[4]),
        .I2(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[5]),
        .I3(temp_0_i_i_i_059_i_3_reg_896[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_17 
       (.I0(temp_0_i_i_i_059_i_3_reg_896[2]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[2]),
        .I2(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[3]),
        .I3(temp_0_i_i_i_059_i_3_reg_896[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_18 
       (.I0(temp_0_i_i_i_059_i_3_reg_896[0]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[0]),
        .I2(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[1]),
        .I3(temp_0_i_i_i_059_i_3_reg_896[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_19 
       (.I0(temp_0_i_i_i_059_i_3_reg_896[6]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[6]),
        .I2(temp_0_i_i_i_059_i_3_reg_896[7]),
        .I3(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_19_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_2 
       (.I0(src_kernel_win_0_va_fu_122[7]),
        .I1(temp_0_i_i_i_059_i_5_fu_674_p3[7]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4 ),
        .O(temp_0_i_i_i_059_i_6_fu_688_p3[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_20 
       (.I0(temp_0_i_i_i_059_i_3_reg_896[4]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[4]),
        .I2(temp_0_i_i_i_059_i_3_reg_896[5]),
        .I3(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_20_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_21 
       (.I0(temp_0_i_i_i_059_i_3_reg_896[2]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[2]),
        .I2(temp_0_i_i_i_059_i_3_reg_896[3]),
        .I3(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_21_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_22 
       (.I0(temp_0_i_i_i_059_i_3_reg_896[0]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[0]),
        .I2(temp_0_i_i_i_059_i_3_reg_896[1]),
        .I3(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_23 
       (.I0(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I1(temp_0_i_i_i_059_i_3_reg_896[6]),
        .I2(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[6]),
        .I3(src_kernel_win_0_va_1_fu_126[6]),
        .I4(src_kernel_win_0_va_1_fu_126[7]),
        .I5(temp_0_i_i_i_059_i_4_fu_662_p3[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_24 
       (.I0(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I1(temp_0_i_i_i_059_i_3_reg_896[4]),
        .I2(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[4]),
        .I3(src_kernel_win_0_va_1_fu_126[4]),
        .I4(src_kernel_win_0_va_1_fu_126[5]),
        .I5(temp_0_i_i_i_059_i_4_fu_662_p3[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_24_n_4 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_25 
       (.I0(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I1(temp_0_i_i_i_059_i_3_reg_896[2]),
        .I2(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[2]),
        .I3(src_kernel_win_0_va_1_fu_126[2]),
        .I4(src_kernel_win_0_va_1_fu_126[3]),
        .I5(temp_0_i_i_i_059_i_4_fu_662_p3[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_25_n_4 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_26 
       (.I0(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I1(temp_0_i_i_i_059_i_3_reg_896[0]),
        .I2(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[0]),
        .I3(src_kernel_win_0_va_1_fu_126[0]),
        .I4(src_kernel_win_0_va_1_fu_126[1]),
        .I5(temp_0_i_i_i_059_i_4_fu_662_p3[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_26_n_4 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_27 
       (.I0(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[6]),
        .I1(temp_0_i_i_i_059_i_3_reg_896[6]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I3(src_kernel_win_0_va_1_fu_126[6]),
        .I4(temp_0_i_i_i_059_i_4_fu_662_p3[7]),
        .I5(src_kernel_win_0_va_1_fu_126[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_28 
       (.I0(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[4]),
        .I1(temp_0_i_i_i_059_i_3_reg_896[4]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I3(src_kernel_win_0_va_1_fu_126[4]),
        .I4(temp_0_i_i_i_059_i_4_fu_662_p3[5]),
        .I5(src_kernel_win_0_va_1_fu_126[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_29 
       (.I0(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[2]),
        .I1(temp_0_i_i_i_059_i_3_reg_896[2]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I3(src_kernel_win_0_va_1_fu_126[2]),
        .I4(temp_0_i_i_i_059_i_4_fu_662_p3[3]),
        .I5(src_kernel_win_0_va_1_fu_126[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_29_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_3 
       (.I0(src_kernel_win_0_va_1_fu_126[7]),
        .I1(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[7]),
        .I2(temp_0_i_i_i_059_i_3_reg_896[7]),
        .I3(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I4(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4 ),
        .O(temp_0_i_i_i_059_i_5_fu_674_p3[7]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_30 
       (.I0(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[0]),
        .I1(temp_0_i_i_i_059_i_3_reg_896[0]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .I3(src_kernel_win_0_va_1_fu_126[0]),
        .I4(temp_0_i_i_i_059_i_4_fu_662_p3[1]),
        .I5(src_kernel_win_0_va_1_fu_126[1]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_30_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_31 
       (.I0(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[7]),
        .I1(temp_0_i_i_i_059_i_3_reg_896[7]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_4_fu_662_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_32 
       (.I0(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[5]),
        .I1(temp_0_i_i_i_059_i_3_reg_896[5]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_4_fu_662_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_33 
       (.I0(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[3]),
        .I1(temp_0_i_i_i_059_i_3_reg_896[3]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_4_fu_662_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_34 
       (.I0(src_kernel_win_0_va_8_reg_877_pp0_iter2_reg[1]),
        .I1(temp_0_i_i_i_059_i_3_reg_896[1]),
        .I2(\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ),
        .O(temp_0_i_i_i_059_i_4_fu_662_p3[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_7 
       (.I0(temp_0_i_i_i_059_i_5_fu_674_p3[6]),
        .I1(src_kernel_win_0_va_fu_122[6]),
        .I2(src_kernel_win_0_va_fu_122[7]),
        .I3(temp_0_i_i_i_059_i_5_fu_674_p3[7]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_8 
       (.I0(temp_0_i_i_i_059_i_5_fu_674_p3[4]),
        .I1(src_kernel_win_0_va_fu_122[4]),
        .I2(src_kernel_win_0_va_fu_122[5]),
        .I3(temp_0_i_i_i_059_i_5_fu_674_p3[5]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_6_reg_902[7]_i_9 
       (.I0(temp_0_i_i_i_059_i_5_fu_674_p3[2]),
        .I1(src_kernel_win_0_va_fu_122[2]),
        .I2(src_kernel_win_0_va_fu_122[3]),
        .I3(temp_0_i_i_i_059_i_5_fu_674_p3[3]),
        .O(\temp_0_i_i_i_059_i_6_reg_902[7]_i_9_n_4 ));
  FDRE \temp_0_i_i_i_059_i_6_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_9020),
        .D(temp_0_i_i_i_059_i_6_fu_688_p3[0]),
        .Q(temp_0_i_i_i_059_i_6_reg_902[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_902_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_9020),
        .D(temp_0_i_i_i_059_i_6_fu_688_p3[1]),
        .Q(temp_0_i_i_i_059_i_6_reg_902[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_902_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_9020),
        .D(temp_0_i_i_i_059_i_6_fu_688_p3[2]),
        .Q(temp_0_i_i_i_059_i_6_reg_902[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_902_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_9020),
        .D(temp_0_i_i_i_059_i_6_fu_688_p3[3]),
        .Q(temp_0_i_i_i_059_i_6_reg_902[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_902_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_9020),
        .D(temp_0_i_i_i_059_i_6_fu_688_p3[4]),
        .Q(temp_0_i_i_i_059_i_6_reg_902[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_902_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_9020),
        .D(temp_0_i_i_i_059_i_6_fu_688_p3[5]),
        .Q(temp_0_i_i_i_059_i_6_reg_902[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_902_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_9020),
        .D(temp_0_i_i_i_059_i_6_fu_688_p3[6]),
        .Q(temp_0_i_i_i_059_i_6_reg_902[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_6_reg_902_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_6_reg_9020),
        .D(temp_0_i_i_i_059_i_6_fu_688_p3[7]),
        .Q(temp_0_i_i_i_059_i_6_reg_902[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4 ,\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_5 ,\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_6 ,\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_902[7]_i_7_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_8_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_9_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_10_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_902[7]_i_11_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_12_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_13_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_14_n_4 }));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4 ,\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_5 ,\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_6 ,\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_902[7]_i_15_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_16_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_17_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_18_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_902[7]_i_19_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_20_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_21_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_22_n_4 }));
  CARRY4 \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4 ,\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_5 ,\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_6 ,\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_6_reg_902[7]_i_23_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_24_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_25_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_26_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_6_reg_902[7]_i_27_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_28_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_29_n_4 ,\temp_0_i_i_i_059_i_6_reg_902[7]_i_30_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[0]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_138[0]),
        .I1(src_kernel_win_0_va_5_fu_142[0]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[1]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_138[1]),
        .I1(src_kernel_win_0_va_5_fu_142[1]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[2]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_138[2]),
        .I1(src_kernel_win_0_va_5_fu_142[2]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[3]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_138[3]),
        .I1(src_kernel_win_0_va_5_fu_142[3]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[4]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_138[4]),
        .I1(src_kernel_win_0_va_5_fu_142[4]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[5]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_138[5]),
        .I1(src_kernel_win_0_va_5_fu_142[5]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[6]_i_1 
       (.I0(src_kernel_win_0_va_4_fu_138[6]),
        .I1(src_kernel_win_0_va_5_fu_142[6]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_1 
       (.I0(or_cond_i_i_reg_866),
        .I1(col_buf_0_val_0_0_reg_8700),
        .O(temp_0_i_i_i_059_i_s_reg_8900));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_10 
       (.I0(src_kernel_win_0_va_5_fu_142[2]),
        .I1(src_kernel_win_0_va_4_fu_138[2]),
        .I2(src_kernel_win_0_va_5_fu_142[3]),
        .I3(src_kernel_win_0_va_4_fu_138[3]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_11 
       (.I0(src_kernel_win_0_va_5_fu_142[0]),
        .I1(src_kernel_win_0_va_4_fu_138[0]),
        .I2(src_kernel_win_0_va_5_fu_142[1]),
        .I3(src_kernel_win_0_va_4_fu_138[1]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_11_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_2 
       (.I0(src_kernel_win_0_va_4_fu_138[7]),
        .I1(src_kernel_win_0_va_5_fu_142[7]),
        .I2(\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4 ),
        .O(temp_0_i_i_i_059_i_s_fu_575_p3[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_4 
       (.I0(src_kernel_win_0_va_5_fu_142[6]),
        .I1(src_kernel_win_0_va_4_fu_138[6]),
        .I2(src_kernel_win_0_va_4_fu_138[7]),
        .I3(src_kernel_win_0_va_5_fu_142[7]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_5 
       (.I0(src_kernel_win_0_va_5_fu_142[4]),
        .I1(src_kernel_win_0_va_4_fu_138[4]),
        .I2(src_kernel_win_0_va_4_fu_138[5]),
        .I3(src_kernel_win_0_va_5_fu_142[5]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_6 
       (.I0(src_kernel_win_0_va_5_fu_142[2]),
        .I1(src_kernel_win_0_va_4_fu_138[2]),
        .I2(src_kernel_win_0_va_4_fu_138[3]),
        .I3(src_kernel_win_0_va_5_fu_142[3]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_7 
       (.I0(src_kernel_win_0_va_5_fu_142[0]),
        .I1(src_kernel_win_0_va_4_fu_138[0]),
        .I2(src_kernel_win_0_va_4_fu_138[1]),
        .I3(src_kernel_win_0_va_5_fu_142[1]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_8 
       (.I0(src_kernel_win_0_va_5_fu_142[6]),
        .I1(src_kernel_win_0_va_4_fu_138[6]),
        .I2(src_kernel_win_0_va_5_fu_142[7]),
        .I3(src_kernel_win_0_va_4_fu_138[7]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \temp_0_i_i_i_059_i_s_reg_890[7]_i_9 
       (.I0(src_kernel_win_0_va_5_fu_142[4]),
        .I1(src_kernel_win_0_va_4_fu_138[4]),
        .I2(src_kernel_win_0_va_5_fu_142[5]),
        .I3(src_kernel_win_0_va_4_fu_138[5]),
        .O(\temp_0_i_i_i_059_i_s_reg_890[7]_i_9_n_4 ));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[0] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_8900),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[0]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[0]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[1] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_8900),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[1]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[1]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[2] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_8900),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[2]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[2]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[3] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_8900),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[3]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[3]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[4] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_8900),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[4]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[4]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[5] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_8900),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[5]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[5]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[6] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_8900),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[6]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[6]),
        .R(1'b0));
  FDRE \temp_0_i_i_i_059_i_s_reg_890_reg[7] 
       (.C(ap_clk),
        .CE(temp_0_i_i_i_059_i_s_reg_8900),
        .D(temp_0_i_i_i_059_i_s_fu_575_p3[7]),
        .Q(temp_0_i_i_i_059_i_s_reg_890[7]),
        .R(1'b0));
  CARRY4 \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4 ,\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_5 ,\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_6 ,\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\temp_0_i_i_i_059_i_s_reg_890[7]_i_4_n_4 ,\temp_0_i_i_i_059_i_s_reg_890[7]_i_5_n_4 ,\temp_0_i_i_i_059_i_s_reg_890[7]_i_6_n_4 ,\temp_0_i_i_i_059_i_s_reg_890[7]_i_7_n_4 }),
        .O(\NLW_temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\temp_0_i_i_i_059_i_s_reg_890[7]_i_8_n_4 ,\temp_0_i_i_i_059_i_s_reg_890[7]_i_9_n_4 ,\temp_0_i_i_i_059_i_s_reg_890[7]_i_10_n_4 ,\temp_0_i_i_i_059_i_s_reg_890[7]_i_11_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hD0FAD0D0)) 
    \tmp_114_2_reg_803[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_4 ),
        .I2(\tmp_114_2_reg_803_reg_n_4_[0] ),
        .I3(icmp_fu_286_p2),
        .I4(\t_V_reg_230_reg_n_4_[0] ),
        .O(\tmp_114_2_reg_803[0]_i_1_n_4 ));
  FDRE \tmp_114_2_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_114_2_reg_803[0]_i_1_n_4 ),
        .Q(\tmp_114_2_reg_803_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_15_reg_836[0]_i_1 
       (.I0(k_buf_0_val_5_U_n_16),
        .I1(t_V_4_reg_241_reg__0__0),
        .O(\tmp_15_reg_836[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tmp_15_reg_836[1]_i_1 
       (.I0(k_buf_0_val_5_U_n_16),
        .I1(t_V_4_reg_241_reg__0[1]),
        .I2(t_V_4_reg_241_reg__0__0),
        .O(\tmp_15_reg_836[1]_i_1_n_4 ));
  FDSE \tmp_15_reg_836_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ),
        .D(\tmp_15_reg_836[0]_i_1_n_4 ),
        .Q(tmp_15_reg_836[0]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1_n_4 ));
  FDSE \tmp_15_reg_836_reg[1] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_i_reg_832[0]_i_1_n_4 ),
        .D(\tmp_15_reg_836[1]_i_1_n_4 ),
        .Q(tmp_15_reg_836[1]),
        .S(\k_buf_0_val_3_addr_reg_848[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hD0D0D0F2)) 
    \tmp_4_reg_799[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_4 ),
        .I2(\tmp_4_reg_799_reg_n_4_[0] ),
        .I3(\t_V_reg_230_reg_n_4_[0] ),
        .I4(icmp_fu_286_p2),
        .O(\tmp_4_reg_799[0]_i_1_n_4 ));
  FDRE \tmp_4_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_4_reg_799[0]_i_1_n_4 ),
        .Q(\tmp_4_reg_799_reg_n_4_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \tmp_5_reg_807[0]_i_1 
       (.I0(tmp_84_not_fu_270_p2),
        .I1(\t_V_reg_230_reg_n_4_[3] ),
        .I2(\t_V_reg_230_reg_n_4_[4] ),
        .I3(\t_V_reg_230_reg_n_4_[2] ),
        .I4(\t_V_reg_230_reg_n_4_[1] ),
        .I5(\t_V_reg_230_reg_n_4_[0] ),
        .O(tmp_5_fu_304_p2));
  FDRE \tmp_5_reg_807_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1_n_4 ),
        .D(tmp_5_fu_304_p2),
        .Q(tmp_5_reg_807),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_84_not_reg_789[0]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[5] ),
        .I1(\t_V_reg_230_reg_n_4_[6] ),
        .I2(\t_V_reg_230_reg_n_4_[7] ),
        .I3(\t_V_reg_230_reg_n_4_[8] ),
        .O(tmp_84_not_fu_270_p2));
  FDRE \tmp_84_not_reg_789_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1_n_4 ),
        .D(tmp_84_not_fu_270_p2),
        .Q(tmp_84_not_reg_789),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tmp_s_reg_785[0]_i_1 
       (.I0(\t_V_reg_230_reg_n_4_[8] ),
        .I1(\t_V_reg_230_reg_n_4_[7] ),
        .I2(\t_V_reg_230_reg_n_4_[6] ),
        .I3(\t_V_reg_230_reg_n_4_[5] ),
        .O(tmp_s_fu_264_p2));
  FDRE \tmp_s_reg_785_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_794[0]_i_1_n_4 ),
        .D(tmp_s_fu_264_p2),
        .Q(tmp_s_reg_785),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Erode_k_buf_0_val_3" *) 
module hls_ocr_0_Erode_k_buf_0_val_3
   (DIADI,
    D,
    \col_buf_0_val_0_0_reg_870_reg[7] ,
    \src_kernel_win_0_va_8_reg_877_reg[1] ,
    \src_kernel_win_0_va_8_reg_877_reg[2] ,
    \src_kernel_win_0_va_8_reg_877_reg[3] ,
    ap_clk,
    k_buf_0_val_3_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    otusImg_data_stream_s_dout,
    ap_enable_reg_pp0_iter1_reg,
    col_buf_0_val_0_0_reg_8700,
    or_cond_i_i_i_reg_832,
    tmp_s_reg_785,
    \icmp_reg_794_reg[0] ,
    \tmp_114_2_reg_803_reg[0] ,
    ram_reg,
    tmp_5_reg_807,
    Q,
    ram_reg_0,
    \src_kernel_win_0_va_6_fu_146_reg[7] ,
    brmerge_reg_841);
  output [7:0]DIADI;
  output [0:0]D;
  output [7:0]\col_buf_0_val_0_0_reg_870_reg[7] ;
  output \src_kernel_win_0_va_8_reg_877_reg[1] ;
  output \src_kernel_win_0_va_8_reg_877_reg[2] ;
  output \src_kernel_win_0_va_8_reg_877_reg[3] ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [0:0]otusImg_data_stream_s_dout;
  input ap_enable_reg_pp0_iter1_reg;
  input col_buf_0_val_0_0_reg_8700;
  input or_cond_i_i_i_reg_832;
  input tmp_s_reg_785;
  input \icmp_reg_794_reg[0] ;
  input \tmp_114_2_reg_803_reg[0] ;
  input [0:0]ram_reg;
  input tmp_5_reg_807;
  input [1:0]Q;
  input [0:0]ram_reg_0;
  input [7:0]\src_kernel_win_0_va_6_fu_146_reg[7] ;
  input brmerge_reg_841;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire brmerge_reg_841;
  wire col_buf_0_val_0_0_reg_8700;
  wire [7:0]\col_buf_0_val_0_0_reg_870_reg[7] ;
  wire \icmp_reg_794_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_i_reg_832;
  wire [0:0]otusImg_data_stream_s_dout;
  wire [0:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [7:0]\src_kernel_win_0_va_6_fu_146_reg[7] ;
  wire \src_kernel_win_0_va_8_reg_877_reg[1] ;
  wire \src_kernel_win_0_va_8_reg_877_reg[2] ;
  wire \src_kernel_win_0_va_8_reg_877_reg[3] ;
  wire \tmp_114_2_reg_803_reg[0] ;
  wire tmp_5_reg_807;
  wire tmp_s_reg_785;

  hls_ocr_0_Erode_k_buf_0_val_3_ram_16 Erode_k_buf_0_val_3_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .brmerge_reg_841(brmerge_reg_841),
        .col_buf_0_val_0_0_reg_8700(col_buf_0_val_0_0_reg_8700),
        .\col_buf_0_val_0_0_reg_870_reg[7] (\col_buf_0_val_0_0_reg_870_reg[7] ),
        .\icmp_reg_794_reg[0] (\icmp_reg_794_reg[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_i_reg_832(or_cond_i_i_i_reg_832),
        .otusImg_data_stream_s_dout(otusImg_data_stream_s_dout),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\src_kernel_win_0_va_6_fu_146_reg[7] (\src_kernel_win_0_va_6_fu_146_reg[7] ),
        .\src_kernel_win_0_va_8_reg_877_reg[1] (\src_kernel_win_0_va_8_reg_877_reg[1] ),
        .\src_kernel_win_0_va_8_reg_877_reg[2] (\src_kernel_win_0_va_8_reg_877_reg[2] ),
        .\src_kernel_win_0_va_8_reg_877_reg[3] (\src_kernel_win_0_va_8_reg_877_reg[3] ),
        .\tmp_114_2_reg_803_reg[0] (\tmp_114_2_reg_803_reg[0] ),
        .tmp_5_reg_807(tmp_5_reg_807),
        .tmp_s_reg_785(tmp_s_reg_785));
endmodule

(* ORIG_REF_NAME = "Erode_k_buf_0_val_3" *) 
module hls_ocr_0_Erode_k_buf_0_val_3_13
   (ram_reg,
    D,
    \right_border_buf_0_1_fu_154_reg[7] ,
    \src_kernel_win_0_va_8_reg_877_reg[7] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    or_cond_i_i_i_reg_832,
    tmp_s_reg_785,
    \icmp_reg_794_reg[0] ,
    otusImg_data_stream_s_dout,
    Q,
    \tmp_15_reg_836_reg[0] ,
    tmp_5_reg_807,
    ram_reg_0,
    \right_border_buf_0_1_fu_154_reg[7]_0 ,
    brmerge_reg_841,
    \row_assign_7_1_t_reg_813_reg[1] ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4);
  output [7:0]ram_reg;
  output [7:0]D;
  output [7:0]\right_border_buf_0_1_fu_154_reg[7] ;
  output [3:0]\src_kernel_win_0_va_8_reg_877_reg[7] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input or_cond_i_i_i_reg_832;
  input tmp_s_reg_785;
  input \icmp_reg_794_reg[0] ;
  input [0:0]otusImg_data_stream_s_dout;
  input [1:0]Q;
  input [7:0]\tmp_15_reg_836_reg[0] ;
  input tmp_5_reg_807;
  input [6:0]ram_reg_0;
  input [7:0]\right_border_buf_0_1_fu_154_reg[7]_0 ;
  input brmerge_reg_841;
  input [1:0]\row_assign_7_1_t_reg_813_reg[1] ;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_841;
  wire \icmp_reg_794_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_i_reg_832;
  wire [0:0]otusImg_data_stream_s_dout;
  wire [7:0]ram_reg;
  wire [6:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [7:0]\right_border_buf_0_1_fu_154_reg[7] ;
  wire [7:0]\right_border_buf_0_1_fu_154_reg[7]_0 ;
  wire [1:0]\row_assign_7_1_t_reg_813_reg[1] ;
  wire [3:0]\src_kernel_win_0_va_8_reg_877_reg[7] ;
  wire [7:0]\tmp_15_reg_836_reg[0] ;
  wire tmp_5_reg_807;
  wire tmp_s_reg_785;

  hls_ocr_0_Erode_k_buf_0_val_3_ram_15 Erode_k_buf_0_val_3_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_841(brmerge_reg_841),
        .\icmp_reg_794_reg[0] (\icmp_reg_794_reg[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_i_reg_832(or_cond_i_i_i_reg_832),
        .otusImg_data_stream_s_dout(otusImg_data_stream_s_dout),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .\right_border_buf_0_1_fu_154_reg[7] (\right_border_buf_0_1_fu_154_reg[7] ),
        .\right_border_buf_0_1_fu_154_reg[7]_0 (\right_border_buf_0_1_fu_154_reg[7]_0 ),
        .\row_assign_7_1_t_reg_813_reg[1] (\row_assign_7_1_t_reg_813_reg[1] ),
        .\src_kernel_win_0_va_8_reg_877_reg[7] (\src_kernel_win_0_va_8_reg_877_reg[7] ),
        .\tmp_15_reg_836_reg[0] (\tmp_15_reg_836_reg[0] ),
        .tmp_5_reg_807(tmp_5_reg_807),
        .tmp_s_reg_785(tmp_s_reg_785));
endmodule

(* ORIG_REF_NAME = "Erode_k_buf_0_val_3" *) 
module hls_ocr_0_Erode_k_buf_0_val_3_14
   (WEA,
    k_buf_0_val_3_ce0,
    ADDRBWRADDR,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    \k_buf_0_val_3_addr_reg_848_reg[4] ,
    col_buf_0_val_0_0_reg_8700,
    \col_buf_0_val_0_0_reg_870_reg[0] ,
    D,
    \right_border_buf_0_s_fu_150_reg[7] ,
    \src_kernel_win_0_va_8_reg_877_reg[6] ,
    ap_clk,
    ADDRARDADDR,
    ram_reg_2,
    Q,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg,
    or_cond_i_i_i_reg_832,
    tmp_s_reg_785,
    \icmp_reg_794_reg[0] ,
    \tmp_4_reg_799_reg[0] ,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter4_reg,
    or_cond_i_i_reg_866_pp0_iter3_reg,
    erodeImg_data_stream_full_n,
    otusImg_data_stream_s_empty_n,
    \tmp_15_reg_836_reg[0] ,
    tmp_5_reg_807,
    \row_assign_7_1_t_reg_813_reg[1] ,
    \tmp_15_reg_836_reg[0]_0 ,
    \right_border_buf_0_s_fu_150_reg[7]_0 ,
    brmerge_reg_841);
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output [9:0]ADDRBWRADDR;
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output \k_buf_0_val_3_addr_reg_848_reg[4] ;
  output col_buf_0_val_0_0_reg_8700;
  output \col_buf_0_val_0_0_reg_870_reg[0] ;
  output [2:0]D;
  output [7:0]\right_border_buf_0_s_fu_150_reg[7] ;
  output \src_kernel_win_0_va_8_reg_877_reg[6] ;
  input ap_clk;
  input [9:0]ADDRARDADDR;
  input [7:0]ram_reg_2;
  input [9:0]Q;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg;
  input or_cond_i_i_i_reg_832;
  input tmp_s_reg_785;
  input \icmp_reg_794_reg[0] ;
  input \tmp_4_reg_799_reg[0] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_enable_reg_pp0_iter4_reg;
  input or_cond_i_i_reg_866_pp0_iter3_reg;
  input erodeImg_data_stream_full_n;
  input otusImg_data_stream_s_empty_n;
  input [2:0]\tmp_15_reg_836_reg[0] ;
  input tmp_5_reg_807;
  input [1:0]\row_assign_7_1_t_reg_813_reg[1] ;
  input [2:0]\tmp_15_reg_836_reg[0]_0 ;
  input [7:0]\right_border_buf_0_s_fu_150_reg[7]_0 ;
  input brmerge_reg_841;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter4_reg;
  wire brmerge_reg_841;
  wire col_buf_0_val_0_0_reg_8700;
  wire \col_buf_0_val_0_0_reg_870_reg[0] ;
  wire erodeImg_data_stream_full_n;
  wire \icmp_reg_794_reg[0] ;
  wire \k_buf_0_val_3_addr_reg_848_reg[4] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_i_reg_832;
  wire or_cond_i_i_reg_866_pp0_iter3_reg;
  wire otusImg_data_stream_s_empty_n;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]\right_border_buf_0_s_fu_150_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_150_reg[7]_0 ;
  wire [1:0]\row_assign_7_1_t_reg_813_reg[1] ;
  wire \src_kernel_win_0_va_8_reg_877_reg[6] ;
  wire [2:0]\tmp_15_reg_836_reg[0] ;
  wire [2:0]\tmp_15_reg_836_reg[0]_0 ;
  wire \tmp_4_reg_799_reg[0] ;
  wire tmp_5_reg_807;
  wire tmp_s_reg_785;

  hls_ocr_0_Erode_k_buf_0_val_3_ram Erode_k_buf_0_val_3_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg),
        .brmerge_reg_841(brmerge_reg_841),
        .col_buf_0_val_0_0_reg_8700(col_buf_0_val_0_0_reg_8700),
        .\col_buf_0_val_0_0_reg_870_reg[0] (\col_buf_0_val_0_0_reg_870_reg[0] ),
        .erodeImg_data_stream_full_n(erodeImg_data_stream_full_n),
        .\icmp_reg_794_reg[0] (\icmp_reg_794_reg[0] ),
        .\k_buf_0_val_3_addr_reg_848_reg[4] (\k_buf_0_val_3_addr_reg_848_reg[4] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_i_reg_832(or_cond_i_i_i_reg_832),
        .or_cond_i_i_reg_866_pp0_iter3_reg(or_cond_i_i_reg_866_pp0_iter3_reg),
        .otusImg_data_stream_s_empty_n(otusImg_data_stream_s_empty_n),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .\right_border_buf_0_s_fu_150_reg[7] (\right_border_buf_0_s_fu_150_reg[7] ),
        .\right_border_buf_0_s_fu_150_reg[7]_0 (\right_border_buf_0_s_fu_150_reg[7]_0 ),
        .\row_assign_7_1_t_reg_813_reg[1] (\row_assign_7_1_t_reg_813_reg[1] ),
        .\src_kernel_win_0_va_8_reg_877_reg[6] (\src_kernel_win_0_va_8_reg_877_reg[6] ),
        .\tmp_15_reg_836_reg[0] (\tmp_15_reg_836_reg[0] ),
        .\tmp_15_reg_836_reg[0]_0 (\tmp_15_reg_836_reg[0]_0 ),
        .\tmp_4_reg_799_reg[0] (\tmp_4_reg_799_reg[0] ),
        .tmp_5_reg_807(tmp_5_reg_807),
        .tmp_s_reg_785(tmp_s_reg_785));
endmodule

(* ORIG_REF_NAME = "Erode_k_buf_0_val_3" *) 
module hls_ocr_0_Erode_k_buf_0_val_3_17
   (DOBDO,
    ram_reg,
    col_buf_0_val_0_0_reg_8700,
    \col_buf_0_val_0_0_reg_870_reg[0] ,
    D,
    \src_kernel_win_0_va_26_reg_877_reg[1] ,
    \src_kernel_win_0_va_26_reg_877_reg[6] ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ap_enable_reg_pp0_iter1_reg,
    or_cond_i_i_i_reg_832,
    tmp_s_reg_785,
    \icmp_reg_794_reg[0] ,
    \tmp_217_2_reg_803_reg[0] ,
    Q,
    ap_enable_reg_pp0_iter4_reg,
    or_cond_i_i_reg_866_pp0_iter3_reg,
    dilateImg_data_strea_full_n,
    erodeImg_data_stream_empty_n,
    \src_kernel_win_0_va_24_fu_146_reg[7] ,
    brmerge_reg_841,
    ap_enable_reg_pp0_iter0);
  output [7:0]DOBDO;
  output ram_reg;
  output col_buf_0_val_0_0_reg_8700;
  output \col_buf_0_val_0_0_reg_870_reg[0] ;
  output [7:0]D;
  output \src_kernel_win_0_va_26_reg_877_reg[1] ;
  output \src_kernel_win_0_va_26_reg_877_reg[6] ;
  input ap_clk;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ap_enable_reg_pp0_iter1_reg;
  input or_cond_i_i_i_reg_832;
  input tmp_s_reg_785;
  input \icmp_reg_794_reg[0] ;
  input \tmp_217_2_reg_803_reg[0] ;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter4_reg;
  input or_cond_i_i_reg_866_pp0_iter3_reg;
  input dilateImg_data_strea_full_n;
  input erodeImg_data_stream_empty_n;
  input [7:0]\src_kernel_win_0_va_24_fu_146_reg[7] ;
  input brmerge_reg_841;
  input ap_enable_reg_pp0_iter0;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter4_reg;
  wire brmerge_reg_841;
  wire col_buf_0_val_0_0_reg_8700;
  wire \col_buf_0_val_0_0_reg_870_reg[0] ;
  wire dilateImg_data_strea_full_n;
  wire erodeImg_data_stream_empty_n;
  wire \icmp_reg_794_reg[0] ;
  wire or_cond_i_i_i_reg_832;
  wire or_cond_i_i_reg_866_pp0_iter3_reg;
  wire ram_reg;
  wire [7:0]\src_kernel_win_0_va_24_fu_146_reg[7] ;
  wire \src_kernel_win_0_va_26_reg_877_reg[1] ;
  wire \src_kernel_win_0_va_26_reg_877_reg[6] ;
  wire \tmp_217_2_reg_803_reg[0] ;
  wire tmp_s_reg_785;

  hls_ocr_0_Erode_k_buf_0_val_3_ram_22 Erode_k_buf_0_val_3_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg),
        .brmerge_reg_841(brmerge_reg_841),
        .col_buf_0_val_0_0_reg_8700(col_buf_0_val_0_0_reg_8700),
        .\col_buf_0_val_0_0_reg_870_reg[0] (\col_buf_0_val_0_0_reg_870_reg[0] ),
        .dilateImg_data_strea_full_n(dilateImg_data_strea_full_n),
        .erodeImg_data_stream_empty_n(erodeImg_data_stream_empty_n),
        .\icmp_reg_794_reg[0] (\icmp_reg_794_reg[0] ),
        .or_cond_i_i_i_reg_832(or_cond_i_i_i_reg_832),
        .or_cond_i_i_reg_866_pp0_iter3_reg(or_cond_i_i_reg_866_pp0_iter3_reg),
        .ram_reg_0(ram_reg),
        .\src_kernel_win_0_va_24_fu_146_reg[7] (\src_kernel_win_0_va_24_fu_146_reg[7] ),
        .\src_kernel_win_0_va_26_reg_877_reg[1] (\src_kernel_win_0_va_26_reg_877_reg[1] ),
        .\src_kernel_win_0_va_26_reg_877_reg[6] (\src_kernel_win_0_va_26_reg_877_reg[6] ),
        .\tmp_217_2_reg_803_reg[0] (\tmp_217_2_reg_803_reg[0] ),
        .tmp_s_reg_785(tmp_s_reg_785));
endmodule

(* ORIG_REF_NAME = "Erode_k_buf_0_val_3" *) 
module hls_ocr_0_Erode_k_buf_0_val_3_18
   (\right_border_buf_0_4_fu_154_reg[7] ,
    D,
    \right_border_buf_0_4_fu_154_reg[7]_0 ,
    \src_kernel_win_0_va_27_reg_884_reg[6] ,
    \src_kernel_win_0_va_27_reg_884_reg[5] ,
    \src_kernel_win_0_va_26_reg_877_reg[4] ,
    \src_kernel_win_0_va_27_reg_884_reg[3] ,
    \src_kernel_win_0_va_27_reg_884_reg[2] ,
    ap_clk,
    WEA,
    ap_enable_reg_pp0_iter0_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg,
    Q,
    \tmp_32_reg_836_reg[0] ,
    ram_reg_0,
    tmp_14_reg_807,
    \right_border_buf_0_4_fu_154_reg[7]_1 ,
    brmerge_reg_841,
    ram_reg_1,
    ram_reg_2,
    \row_assign_13_1_t_reg_813_reg[1] ,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5);
  output [7:0]\right_border_buf_0_4_fu_154_reg[7] ;
  output [7:0]D;
  output [7:0]\right_border_buf_0_4_fu_154_reg[7]_0 ;
  output \src_kernel_win_0_va_27_reg_884_reg[6] ;
  output \src_kernel_win_0_va_27_reg_884_reg[5] ;
  output [1:0]\src_kernel_win_0_va_26_reg_877_reg[4] ;
  output \src_kernel_win_0_va_27_reg_884_reg[3] ;
  output \src_kernel_win_0_va_27_reg_884_reg[2] ;
  input ap_clk;
  input [0:0]WEA;
  input ap_enable_reg_pp0_iter0_reg;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input [1:0]Q;
  input [7:0]\tmp_32_reg_836_reg[0] ;
  input ram_reg_0;
  input tmp_14_reg_807;
  input [7:0]\right_border_buf_0_4_fu_154_reg[7]_1 ;
  input brmerge_reg_841;
  input [3:0]ram_reg_1;
  input ram_reg_2;
  input [1:0]\row_assign_13_1_t_reg_813_reg[1] ;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire brmerge_reg_841;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [3:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [7:0]\right_border_buf_0_4_fu_154_reg[7] ;
  wire [7:0]\right_border_buf_0_4_fu_154_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_4_fu_154_reg[7]_1 ;
  wire [1:0]\row_assign_13_1_t_reg_813_reg[1] ;
  wire [1:0]\src_kernel_win_0_va_26_reg_877_reg[4] ;
  wire \src_kernel_win_0_va_27_reg_884_reg[2] ;
  wire \src_kernel_win_0_va_27_reg_884_reg[3] ;
  wire \src_kernel_win_0_va_27_reg_884_reg[5] ;
  wire \src_kernel_win_0_va_27_reg_884_reg[6] ;
  wire tmp_14_reg_807;
  wire [7:0]\tmp_32_reg_836_reg[0] ;

  hls_ocr_0_Erode_k_buf_0_val_3_ram_21 Erode_k_buf_0_val_3_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .brmerge_reg_841(brmerge_reg_841),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .\right_border_buf_0_4_fu_154_reg[7] (\right_border_buf_0_4_fu_154_reg[7] ),
        .\right_border_buf_0_4_fu_154_reg[7]_0 (\right_border_buf_0_4_fu_154_reg[7]_0 ),
        .\right_border_buf_0_4_fu_154_reg[7]_1 (\right_border_buf_0_4_fu_154_reg[7]_1 ),
        .\row_assign_13_1_t_reg_813_reg[1] (\row_assign_13_1_t_reg_813_reg[1] ),
        .\src_kernel_win_0_va_26_reg_877_reg[4] (\src_kernel_win_0_va_26_reg_877_reg[4] ),
        .\src_kernel_win_0_va_27_reg_884_reg[2] (\src_kernel_win_0_va_27_reg_884_reg[2] ),
        .\src_kernel_win_0_va_27_reg_884_reg[3] (\src_kernel_win_0_va_27_reg_884_reg[3] ),
        .\src_kernel_win_0_va_27_reg_884_reg[5] (\src_kernel_win_0_va_27_reg_884_reg[5] ),
        .\src_kernel_win_0_va_27_reg_884_reg[6] (\src_kernel_win_0_va_27_reg_884_reg[6] ),
        .tmp_14_reg_807(tmp_14_reg_807),
        .\tmp_32_reg_836_reg[0] (\tmp_32_reg_836_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Erode_k_buf_0_val_3" *) 
module hls_ocr_0_Erode_k_buf_0_val_3_19
   (WEA,
    ADDRBWRADDR,
    ram_reg,
    ram_reg_0,
    \k_buf_0_val_3_addr_reg_848_reg[4] ,
    \k_buf_0_val_3_addr_reg_848_reg[4]_0 ,
    ram_reg_1,
    D,
    \src_kernel_win_0_va_26_reg_877_reg[0] ,
    \right_border_buf_0_s_fu_150_reg[7] ,
    \src_kernel_win_0_va_26_reg_877_reg[5] ,
    \src_kernel_win_0_va_26_reg_877_reg[3] ,
    \src_kernel_win_0_va_26_reg_877_reg[2] ,
    ap_clk,
    ap_enable_reg_pp0_iter0_reg,
    ADDRARDADDR,
    ram_reg_2,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    col_buf_0_val_0_0_reg_8700,
    or_cond_i_i_i_reg_832,
    tmp_s_reg_785,
    \icmp_reg_794_reg[0] ,
    \tmp_13_reg_799_reg[0] ,
    \tmp_32_reg_836_reg[0] ,
    tmp_14_reg_807,
    \row_assign_13_1_t_reg_813_reg[1] ,
    ram_reg_3,
    \right_border_buf_0_s_fu_150_reg[7]_0 ,
    brmerge_reg_841,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8);
  output [0:0]WEA;
  output [9:0]ADDRBWRADDR;
  output ram_reg;
  output ram_reg_0;
  output \k_buf_0_val_3_addr_reg_848_reg[4] ;
  output \k_buf_0_val_3_addr_reg_848_reg[4]_0 ;
  output ram_reg_1;
  output [5:0]D;
  output \src_kernel_win_0_va_26_reg_877_reg[0] ;
  output [7:0]\right_border_buf_0_s_fu_150_reg[7] ;
  output \src_kernel_win_0_va_26_reg_877_reg[5] ;
  output \src_kernel_win_0_va_26_reg_877_reg[3] ;
  output \src_kernel_win_0_va_26_reg_877_reg[2] ;
  input ap_clk;
  input ap_enable_reg_pp0_iter0_reg;
  input [9:0]ADDRARDADDR;
  input [7:0]ram_reg_2;
  input [9:0]Q;
  input ap_enable_reg_pp0_iter1_reg;
  input col_buf_0_val_0_0_reg_8700;
  input or_cond_i_i_i_reg_832;
  input tmp_s_reg_785;
  input \icmp_reg_794_reg[0] ;
  input \tmp_13_reg_799_reg[0] ;
  input [4:0]\tmp_32_reg_836_reg[0] ;
  input tmp_14_reg_807;
  input [1:0]\row_assign_13_1_t_reg_813_reg[1] ;
  input [1:0]ram_reg_3;
  input [7:0]\right_border_buf_0_s_fu_150_reg[7]_0 ;
  input brmerge_reg_841;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [5:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire brmerge_reg_841;
  wire col_buf_0_val_0_0_reg_8700;
  wire \icmp_reg_794_reg[0] ;
  wire \k_buf_0_val_3_addr_reg_848_reg[4] ;
  wire \k_buf_0_val_3_addr_reg_848_reg[4]_0 ;
  wire or_cond_i_i_i_reg_832;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [1:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]\right_border_buf_0_s_fu_150_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_150_reg[7]_0 ;
  wire [1:0]\row_assign_13_1_t_reg_813_reg[1] ;
  wire \src_kernel_win_0_va_26_reg_877_reg[0] ;
  wire \src_kernel_win_0_va_26_reg_877_reg[2] ;
  wire \src_kernel_win_0_va_26_reg_877_reg[3] ;
  wire \src_kernel_win_0_va_26_reg_877_reg[5] ;
  wire \tmp_13_reg_799_reg[0] ;
  wire tmp_14_reg_807;
  wire [4:0]\tmp_32_reg_836_reg[0] ;
  wire tmp_s_reg_785;

  hls_ocr_0_Erode_k_buf_0_val_3_ram_20 Erode_k_buf_0_val_3_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .brmerge_reg_841(brmerge_reg_841),
        .col_buf_0_val_0_0_reg_8700(col_buf_0_val_0_0_reg_8700),
        .\icmp_reg_794_reg[0] (\icmp_reg_794_reg[0] ),
        .\k_buf_0_val_3_addr_reg_848_reg[4] (\k_buf_0_val_3_addr_reg_848_reg[4] ),
        .\k_buf_0_val_3_addr_reg_848_reg[4]_0 (\k_buf_0_val_3_addr_reg_848_reg[4]_0 ),
        .or_cond_i_i_i_reg_832(or_cond_i_i_i_reg_832),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .\right_border_buf_0_s_fu_150_reg[7] (\right_border_buf_0_s_fu_150_reg[7] ),
        .\right_border_buf_0_s_fu_150_reg[7]_0 (\right_border_buf_0_s_fu_150_reg[7]_0 ),
        .\row_assign_13_1_t_reg_813_reg[1] (\row_assign_13_1_t_reg_813_reg[1] ),
        .\src_kernel_win_0_va_26_reg_877_reg[0] (\src_kernel_win_0_va_26_reg_877_reg[0] ),
        .\src_kernel_win_0_va_26_reg_877_reg[2] (\src_kernel_win_0_va_26_reg_877_reg[2] ),
        .\src_kernel_win_0_va_26_reg_877_reg[3] (\src_kernel_win_0_va_26_reg_877_reg[3] ),
        .\src_kernel_win_0_va_26_reg_877_reg[5] (\src_kernel_win_0_va_26_reg_877_reg[5] ),
        .\tmp_13_reg_799_reg[0] (\tmp_13_reg_799_reg[0] ),
        .tmp_14_reg_807(tmp_14_reg_807),
        .\tmp_32_reg_836_reg[0] (\tmp_32_reg_836_reg[0] ),
        .tmp_s_reg_785(tmp_s_reg_785));
endmodule

(* ORIG_REF_NAME = "Erode_k_buf_0_val_3_ram" *) 
module hls_ocr_0_Erode_k_buf_0_val_3_ram
   (WEA,
    k_buf_0_val_3_ce0,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    \k_buf_0_val_3_addr_reg_848_reg[4] ,
    col_buf_0_val_0_0_reg_8700,
    \col_buf_0_val_0_0_reg_870_reg[0] ,
    D,
    \right_border_buf_0_s_fu_150_reg[7] ,
    \src_kernel_win_0_va_8_reg_877_reg[6] ,
    ap_clk,
    ADDRARDADDR,
    ram_reg_3,
    Q,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg,
    or_cond_i_i_i_reg_832,
    tmp_s_reg_785,
    \icmp_reg_794_reg[0] ,
    \tmp_4_reg_799_reg[0] ,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter4_reg,
    or_cond_i_i_reg_866_pp0_iter3_reg,
    erodeImg_data_stream_full_n,
    otusImg_data_stream_s_empty_n,
    \tmp_15_reg_836_reg[0] ,
    tmp_5_reg_807,
    \row_assign_7_1_t_reg_813_reg[1] ,
    \tmp_15_reg_836_reg[0]_0 ,
    \right_border_buf_0_s_fu_150_reg[7]_0 ,
    brmerge_reg_841);
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output [9:0]ADDRBWRADDR;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output \k_buf_0_val_3_addr_reg_848_reg[4] ;
  output col_buf_0_val_0_0_reg_8700;
  output \col_buf_0_val_0_0_reg_870_reg[0] ;
  output [2:0]D;
  output [7:0]\right_border_buf_0_s_fu_150_reg[7] ;
  output \src_kernel_win_0_va_8_reg_877_reg[6] ;
  input ap_clk;
  input [9:0]ADDRARDADDR;
  input [7:0]ram_reg_3;
  input [9:0]Q;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg;
  input or_cond_i_i_i_reg_832;
  input tmp_s_reg_785;
  input \icmp_reg_794_reg[0] ;
  input \tmp_4_reg_799_reg[0] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_enable_reg_pp0_iter4_reg;
  input or_cond_i_i_reg_866_pp0_iter3_reg;
  input erodeImg_data_stream_full_n;
  input otusImg_data_stream_s_empty_n;
  input [2:0]\tmp_15_reg_836_reg[0] ;
  input tmp_5_reg_807;
  input [1:0]\row_assign_7_1_t_reg_813_reg[1] ;
  input [2:0]\tmp_15_reg_836_reg[0]_0 ;
  input [7:0]\right_border_buf_0_s_fu_150_reg[7]_0 ;
  input brmerge_reg_841;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_5_n_4 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter4_reg;
  wire brmerge_reg_841;
  wire col_buf_0_val_0_0_reg_8700;
  wire \col_buf_0_val_0_0_reg_870_reg[0] ;
  wire erodeImg_data_stream_full_n;
  wire \icmp_reg_794_reg[0] ;
  wire \k_buf_0_val_3_addr_reg_848_reg[4] ;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_5_q0;
  wire or_cond_i_i_i_reg_832;
  wire or_cond_i_i_reg_866_pp0_iter3_reg;
  wire otusImg_data_stream_s_empty_n;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]\right_border_buf_0_s_fu_150_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_150_reg[7]_0 ;
  wire [1:0]\row_assign_7_1_t_reg_813_reg[1] ;
  wire \src_kernel_win_0_va_8_reg_877_reg[6] ;
  wire [2:0]\tmp_15_reg_836_reg[0] ;
  wire [2:0]\tmp_15_reg_836_reg[0]_0 ;
  wire \tmp_4_reg_799_reg[0] ;
  wire tmp_5_reg_807;
  wire tmp_s_reg_785;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0808FF0808080808)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(or_cond_i_i_reg_866_pp0_iter3_reg),
        .I2(erodeImg_data_stream_full_n),
        .I3(\ap_CS_fsm[2]_i_5_n_4 ),
        .I4(otusImg_data_stream_s_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\col_buf_0_val_0_0_reg_870_reg[0] ));
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\icmp_reg_794_reg[0] ),
        .I1(tmp_s_reg_785),
        .I2(or_cond_i_i_i_reg_832),
        .O(\ap_CS_fsm[2]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \k_buf_0_val_3_addr_reg_848[4]_i_1 
       (.I0(ram_reg_0),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\k_buf_0_val_3_addr_reg_848_reg[4] ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_866_pp0_iter1_reg[0]_i_1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\col_buf_0_val_0_0_reg_870_reg[0] ),
        .O(col_buf_0_val_0_0_reg_8700));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hEEEBAAAA)) 
    ram_reg_i_10__2
       (.I0(ram_reg_2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_0),
        .O(ADDRBWRADDR[2]));
  LUT4 #(
    .INIT(16'hEBAA)) 
    ram_reg_i_11__2
       (.I0(ram_reg_2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_reg_0),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_12__2
       (.I0(ram_reg_2),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_14__3
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAAAAAAAA88808888)) 
    ram_reg_i_15__2
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(ram_reg_1),
        .I5(Q[8]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_i_16__3
       (.I0(Q[9]),
        .I1(ram_reg_1),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'h8000808080000000)) 
    ram_reg_i_1__2
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(col_buf_0_val_0_0_reg_8700),
        .I2(or_cond_i_i_i_reg_832),
        .I3(tmp_s_reg_785),
        .I4(\icmp_reg_794_reg[0] ),
        .I5(\tmp_4_reg_799_reg[0] ),
        .O(WEA));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(col_buf_0_val_0_0_reg_8700),
        .O(k_buf_0_val_3_ce0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    ram_reg_i_3__2
       (.I0(Q[9]),
        .I1(ram_reg_1),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ADDRBWRADDR[9]));
  LUT6 #(
    .INIT(64'h5555555100000008)) 
    ram_reg_i_4__2
       (.I0(Q[9]),
        .I1(ram_reg_1),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ADDRBWRADDR[8]));
  LUT6 #(
    .INIT(64'h00000004FFF30008)) 
    ram_reg_i_5__2
       (.I0(Q[8]),
        .I1(ram_reg_1),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'hFFA6FFA6FFA6A6A2)) 
    ram_reg_i_6__2
       (.I0(Q[6]),
        .I1(ram_reg_1),
        .I2(Q[5]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'hF6F6F6F6F6F66662)) 
    ram_reg_i_7__2
       (.I0(Q[5]),
        .I1(ram_reg_1),
        .I2(Q[9]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ADDRBWRADDR[5]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_8__2
       (.I0(ram_reg_2),
        .I1(\k_buf_0_val_3_addr_reg_848_reg[4] ),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'hEEEEEEEBAAAAAAAA)) 
    ram_reg_i_9__2
       (.I0(ram_reg_2),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \right_border_buf_0_s_fu_150[0]_i_1 
       (.I0(ADDRARDADDR[0]),
        .I1(\right_border_buf_0_s_fu_150_reg[7]_0 [0]),
        .I2(ADDRARDADDR[1]),
        .I3(k_buf_0_val_5_q0[0]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_s_fu_150_reg[7] [0]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_s_fu_150[1]_i_1 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [1]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_s_fu_150_reg[7] [1]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_s_fu_150[2]_i_1 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [2]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_s_fu_150_reg[7] [2]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_s_fu_150[3]_i_1 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [3]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_s_fu_150_reg[7] [3]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_s_fu_150[4]_i_1 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [4]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_s_fu_150_reg[7] [4]));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \right_border_buf_0_s_fu_150[5]_i_1 
       (.I0(ADDRARDADDR[0]),
        .I1(\right_border_buf_0_s_fu_150_reg[7]_0 [5]),
        .I2(ADDRARDADDR[1]),
        .I3(k_buf_0_val_5_q0[5]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_s_fu_150_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \right_border_buf_0_s_fu_150[6]_i_1 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [6]),
        .I3(ADDRARDADDR[0]),
        .I4(k_buf_0_val_5_q0[6]),
        .O(\right_border_buf_0_s_fu_150_reg[7] [6]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_s_fu_150[7]_i_1 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [7]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_s_fu_150_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_4_fu_138[6]_i_2 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [6]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_8_reg_877_reg[6] ));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_8_reg_877[0]_i_1 
       (.I0(\right_border_buf_0_s_fu_150_reg[7] [0]),
        .I1(\tmp_15_reg_836_reg[0] [0]),
        .I2(tmp_5_reg_807),
        .I3(\row_assign_7_1_t_reg_813_reg[1] [1]),
        .I4(\row_assign_7_1_t_reg_813_reg[1] [0]),
        .I5(\tmp_15_reg_836_reg[0]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_8_reg_877[5]_i_1 
       (.I0(\right_border_buf_0_s_fu_150_reg[7] [5]),
        .I1(\tmp_15_reg_836_reg[0] [1]),
        .I2(tmp_5_reg_807),
        .I3(\row_assign_7_1_t_reg_813_reg[1] [1]),
        .I4(\row_assign_7_1_t_reg_813_reg[1] [0]),
        .I5(\tmp_15_reg_836_reg[0]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_8_reg_877[6]_i_1 
       (.I0(\src_kernel_win_0_va_8_reg_877_reg[6] ),
        .I1(\tmp_15_reg_836_reg[0] [2]),
        .I2(tmp_5_reg_807),
        .I3(\row_assign_7_1_t_reg_813_reg[1] [1]),
        .I4(\row_assign_7_1_t_reg_813_reg[1] [0]),
        .I5(\tmp_15_reg_836_reg[0]_0 [2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "Erode_k_buf_0_val_3_ram" *) 
module hls_ocr_0_Erode_k_buf_0_val_3_ram_15
   (ram_reg_0,
    D,
    \right_border_buf_0_1_fu_154_reg[7] ,
    \src_kernel_win_0_va_8_reg_877_reg[7] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    or_cond_i_i_i_reg_832,
    tmp_s_reg_785,
    \icmp_reg_794_reg[0] ,
    otusImg_data_stream_s_dout,
    Q,
    \tmp_15_reg_836_reg[0] ,
    tmp_5_reg_807,
    ram_reg_1,
    \right_border_buf_0_1_fu_154_reg[7]_0 ,
    brmerge_reg_841,
    \row_assign_7_1_t_reg_813_reg[1] ,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5);
  output [7:0]ram_reg_0;
  output [7:0]D;
  output [7:0]\right_border_buf_0_1_fu_154_reg[7] ;
  output [3:0]\src_kernel_win_0_va_8_reg_877_reg[7] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input or_cond_i_i_i_reg_832;
  input tmp_s_reg_785;
  input \icmp_reg_794_reg[0] ;
  input [0:0]otusImg_data_stream_s_dout;
  input [1:0]Q;
  input [7:0]\tmp_15_reg_836_reg[0] ;
  input tmp_5_reg_807;
  input [6:0]ram_reg_1;
  input [7:0]\right_border_buf_0_1_fu_154_reg[7]_0 ;
  input brmerge_reg_841;
  input [1:0]\row_assign_7_1_t_reg_813_reg[1] ;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_841;
  wire \icmp_reg_794_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_4_q0;
  wire or_cond_i_i_i_reg_832;
  wire [0:0]otusImg_data_stream_s_dout;
  wire [7:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [7:0]\right_border_buf_0_1_fu_154_reg[7] ;
  wire [7:0]\right_border_buf_0_1_fu_154_reg[7]_0 ;
  wire [1:0]\row_assign_7_1_t_reg_813_reg[1] ;
  wire [3:0]\src_kernel_win_0_va_8_reg_877_reg[7] ;
  wire [7:0]\tmp_15_reg_836_reg[0] ;
  wire tmp_5_reg_807;
  wire tmp_s_reg_785;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_4_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_1__4
       (.I0(k_buf_0_val_4_q0[7]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_2__3
       (.I0(k_buf_0_val_4_q0[6]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(ram_reg_0[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_3__4
       (.I0(k_buf_0_val_4_q0[5]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(ram_reg_0[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_4__4
       (.I0(k_buf_0_val_4_q0[4]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(ram_reg_0[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_5__4
       (.I0(k_buf_0_val_4_q0[3]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(ram_reg_0[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_6__4
       (.I0(k_buf_0_val_4_q0[2]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(ram_reg_0[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_7__4
       (.I0(k_buf_0_val_4_q0[1]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(ram_reg_0[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_8__4
       (.I0(k_buf_0_val_4_q0[0]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_1_fu_154[0]_i_1 
       (.I0(k_buf_0_val_4_q0[0]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_1_fu_154_reg[7]_0 [0]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_1_fu_154_reg[7] [0]));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \right_border_buf_0_1_fu_154[1]_i_1 
       (.I0(ADDRARDADDR[0]),
        .I1(\right_border_buf_0_1_fu_154_reg[7]_0 [1]),
        .I2(ADDRARDADDR[1]),
        .I3(k_buf_0_val_4_q0[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_1_fu_154_reg[7] [1]));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \right_border_buf_0_1_fu_154[2]_i_1 
       (.I0(ADDRARDADDR[0]),
        .I1(\right_border_buf_0_1_fu_154_reg[7]_0 [2]),
        .I2(ADDRARDADDR[1]),
        .I3(k_buf_0_val_4_q0[2]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_1_fu_154_reg[7] [2]));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \right_border_buf_0_1_fu_154[3]_i_1 
       (.I0(ADDRARDADDR[0]),
        .I1(\right_border_buf_0_1_fu_154_reg[7]_0 [3]),
        .I2(ADDRARDADDR[1]),
        .I3(k_buf_0_val_4_q0[3]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_1_fu_154_reg[7] [3]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_1_fu_154[4]_i_1 
       (.I0(k_buf_0_val_4_q0[4]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_1_fu_154_reg[7]_0 [4]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_1_fu_154_reg[7] [4]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_1_fu_154[5]_i_1 
       (.I0(k_buf_0_val_4_q0[5]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_1_fu_154_reg[7]_0 [5]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_1_fu_154_reg[7] [5]));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \right_border_buf_0_1_fu_154[6]_i_1 
       (.I0(ADDRARDADDR[0]),
        .I1(\right_border_buf_0_1_fu_154_reg[7]_0 [6]),
        .I2(ADDRARDADDR[1]),
        .I3(k_buf_0_val_4_q0[6]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_1_fu_154_reg[7] [6]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_1_fu_154[7]_i_2 
       (.I0(k_buf_0_val_4_q0[7]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_1_fu_154_reg[7]_0 [7]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_1_fu_154_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_138[0]_i_1 
       (.I0(\right_border_buf_0_1_fu_154_reg[7] [0]),
        .I1(Q[0]),
        .I2(\tmp_15_reg_836_reg[0] [0]),
        .I3(tmp_5_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_1[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_138[1]_i_1 
       (.I0(\right_border_buf_0_1_fu_154_reg[7] [1]),
        .I1(Q[0]),
        .I2(\tmp_15_reg_836_reg[0] [1]),
        .I3(tmp_5_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_1[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_138[2]_i_1 
       (.I0(\right_border_buf_0_1_fu_154_reg[7] [2]),
        .I1(Q[0]),
        .I2(\tmp_15_reg_836_reg[0] [2]),
        .I3(tmp_5_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_1[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_138[3]_i_1 
       (.I0(\right_border_buf_0_1_fu_154_reg[7] [3]),
        .I1(Q[0]),
        .I2(\tmp_15_reg_836_reg[0] [3]),
        .I3(tmp_5_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_1[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_138[4]_i_1 
       (.I0(\right_border_buf_0_1_fu_154_reg[7] [4]),
        .I1(Q[0]),
        .I2(\tmp_15_reg_836_reg[0] [4]),
        .I3(tmp_5_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_1[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_138[5]_i_1 
       (.I0(\right_border_buf_0_1_fu_154_reg[7] [5]),
        .I1(Q[0]),
        .I2(\tmp_15_reg_836_reg[0] [5]),
        .I3(tmp_5_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_1[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000B800FFFFB8FF)) 
    \src_kernel_win_0_va_4_fu_138[6]_i_1 
       (.I0(\right_border_buf_0_1_fu_154_reg[7] [6]),
        .I1(Q[0]),
        .I2(\tmp_15_reg_836_reg[0] [6]),
        .I3(tmp_5_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_2),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_138[7]_i_2 
       (.I0(\right_border_buf_0_1_fu_154_reg[7] [7]),
        .I1(Q[0]),
        .I2(\tmp_15_reg_836_reg[0] [7]),
        .I3(tmp_5_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_1[6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hCCA0CCAFAAAAAAAA)) 
    \src_kernel_win_0_va_8_reg_877[1]_i_1 
       (.I0(\right_border_buf_0_1_fu_154_reg[7] [1]),
        .I1(ram_reg_1[1]),
        .I2(\row_assign_7_1_t_reg_813_reg[1] [0]),
        .I3(\row_assign_7_1_t_reg_813_reg[1] [1]),
        .I4(ram_reg_5),
        .I5(tmp_5_reg_807),
        .O(\src_kernel_win_0_va_8_reg_877_reg[7] [0]));
  LUT6 #(
    .INIT(64'hCCA0CCAFAAAAAAAA)) 
    \src_kernel_win_0_va_8_reg_877[2]_i_1 
       (.I0(\right_border_buf_0_1_fu_154_reg[7] [2]),
        .I1(ram_reg_1[2]),
        .I2(\row_assign_7_1_t_reg_813_reg[1] [0]),
        .I3(\row_assign_7_1_t_reg_813_reg[1] [1]),
        .I4(ram_reg_4),
        .I5(tmp_5_reg_807),
        .O(\src_kernel_win_0_va_8_reg_877_reg[7] [1]));
  LUT6 #(
    .INIT(64'hCCA0CCAFAAAAAAAA)) 
    \src_kernel_win_0_va_8_reg_877[3]_i_1 
       (.I0(\right_border_buf_0_1_fu_154_reg[7] [3]),
        .I1(ram_reg_1[3]),
        .I2(\row_assign_7_1_t_reg_813_reg[1] [0]),
        .I3(\row_assign_7_1_t_reg_813_reg[1] [1]),
        .I4(ram_reg_3),
        .I5(tmp_5_reg_807),
        .O(\src_kernel_win_0_va_8_reg_877_reg[7] [2]));
  LUT6 #(
    .INIT(64'hCCAFCCA0AAAAAAAA)) 
    \src_kernel_win_0_va_8_reg_877[7]_i_1 
       (.I0(\right_border_buf_0_1_fu_154_reg[7] [7]),
        .I1(ram_reg_1[6]),
        .I2(\row_assign_7_1_t_reg_813_reg[1] [0]),
        .I3(\row_assign_7_1_t_reg_813_reg[1] [1]),
        .I4(\tmp_15_reg_836_reg[0] [7]),
        .I5(tmp_5_reg_807),
        .O(\src_kernel_win_0_va_8_reg_877_reg[7] [3]));
endmodule

(* ORIG_REF_NAME = "Erode_k_buf_0_val_3_ram" *) 
module hls_ocr_0_Erode_k_buf_0_val_3_ram_16
   (DIADI,
    D,
    \col_buf_0_val_0_0_reg_870_reg[7] ,
    \src_kernel_win_0_va_8_reg_877_reg[1] ,
    \src_kernel_win_0_va_8_reg_877_reg[2] ,
    \src_kernel_win_0_va_8_reg_877_reg[3] ,
    ap_clk,
    k_buf_0_val_3_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    otusImg_data_stream_s_dout,
    ap_enable_reg_pp0_iter1_reg,
    col_buf_0_val_0_0_reg_8700,
    or_cond_i_i_i_reg_832,
    tmp_s_reg_785,
    \icmp_reg_794_reg[0] ,
    \tmp_114_2_reg_803_reg[0] ,
    ram_reg_0,
    tmp_5_reg_807,
    Q,
    ram_reg_1,
    \src_kernel_win_0_va_6_fu_146_reg[7] ,
    brmerge_reg_841);
  output [7:0]DIADI;
  output [0:0]D;
  output [7:0]\col_buf_0_val_0_0_reg_870_reg[7] ;
  output \src_kernel_win_0_va_8_reg_877_reg[1] ;
  output \src_kernel_win_0_va_8_reg_877_reg[2] ;
  output \src_kernel_win_0_va_8_reg_877_reg[3] ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [0:0]otusImg_data_stream_s_dout;
  input ap_enable_reg_pp0_iter1_reg;
  input col_buf_0_val_0_0_reg_8700;
  input or_cond_i_i_i_reg_832;
  input tmp_s_reg_785;
  input \icmp_reg_794_reg[0] ;
  input \tmp_114_2_reg_803_reg[0] ;
  input [0:0]ram_reg_0;
  input tmp_5_reg_807;
  input [1:0]Q;
  input [0:0]ram_reg_1;
  input [7:0]\src_kernel_win_0_va_6_fu_146_reg[7] ;
  input brmerge_reg_841;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire brmerge_reg_841;
  wire col_buf_0_val_0_0_reg_8700;
  wire [7:0]\col_buf_0_val_0_0_reg_870_reg[7] ;
  wire \icmp_reg_794_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire [7:0]k_buf_0_val_3_q0;
  wire or_cond_i_i_i_reg_832;
  wire [0:0]otusImg_data_stream_s_dout;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [7:0]\src_kernel_win_0_va_6_fu_146_reg[7] ;
  wire \src_kernel_win_0_va_8_reg_877_reg[1] ;
  wire \src_kernel_win_0_va_8_reg_877_reg[2] ;
  wire \src_kernel_win_0_va_8_reg_877_reg[3] ;
  wire \tmp_114_2_reg_803_reg[0] ;
  wire tmp_5_reg_807;
  wire tmp_s_reg_785;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,otusImg_data_stream_s_dout,otusImg_data_stream_s_dout,otusImg_data_stream_s_dout,otusImg_data_stream_s_dout,otusImg_data_stream_s_dout,otusImg_data_stream_s_dout,otusImg_data_stream_s_dout,otusImg_data_stream_s_dout}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_3_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_3_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_3_ce1,k_buf_0_val_3_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h8000808080000000)) 
    ram_reg_i_1__3
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(col_buf_0_val_0_0_reg_8700),
        .I2(or_cond_i_i_i_reg_832),
        .I3(tmp_s_reg_785),
        .I4(\icmp_reg_794_reg[0] ),
        .I5(\tmp_114_2_reg_803_reg[0] ),
        .O(k_buf_0_val_3_ce1));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_2__2
       (.I0(k_buf_0_val_3_q0[7]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_3__3
       (.I0(k_buf_0_val_3_q0[6]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(DIADI[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_4__3
       (.I0(k_buf_0_val_3_q0[5]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_5__3
       (.I0(k_buf_0_val_3_q0[4]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_6__3
       (.I0(k_buf_0_val_3_q0[3]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_7__3
       (.I0(k_buf_0_val_3_q0[2]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_8__3
       (.I0(k_buf_0_val_3_q0[1]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_9__3
       (.I0(k_buf_0_val_3_q0[0]),
        .I1(or_cond_i_i_i_reg_832),
        .I2(tmp_s_reg_785),
        .I3(\icmp_reg_794_reg[0] ),
        .I4(otusImg_data_stream_s_dout),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \src_kernel_win_0_va_6_fu_146[0]_i_1 
       (.I0(k_buf_0_val_3_q0[0]),
        .I1(ADDRARDADDR[0]),
        .I2(\src_kernel_win_0_va_6_fu_146_reg[7] [0]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\col_buf_0_val_0_0_reg_870_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \src_kernel_win_0_va_6_fu_146[1]_i_1 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\src_kernel_win_0_va_6_fu_146_reg[7] [1]),
        .I3(ADDRARDADDR[0]),
        .I4(k_buf_0_val_3_q0[1]),
        .O(\col_buf_0_val_0_0_reg_870_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \src_kernel_win_0_va_6_fu_146[2]_i_1 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\src_kernel_win_0_va_6_fu_146_reg[7] [2]),
        .I3(ADDRARDADDR[0]),
        .I4(k_buf_0_val_3_q0[2]),
        .O(\col_buf_0_val_0_0_reg_870_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \src_kernel_win_0_va_6_fu_146[3]_i_1 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\src_kernel_win_0_va_6_fu_146_reg[7] [3]),
        .I3(ADDRARDADDR[0]),
        .I4(k_buf_0_val_3_q0[3]),
        .O(\col_buf_0_val_0_0_reg_870_reg[7] [3]));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \src_kernel_win_0_va_6_fu_146[4]_i_1 
       (.I0(ADDRARDADDR[0]),
        .I1(\src_kernel_win_0_va_6_fu_146_reg[7] [4]),
        .I2(ADDRARDADDR[1]),
        .I3(k_buf_0_val_3_q0[4]),
        .I4(brmerge_reg_841),
        .O(\col_buf_0_val_0_0_reg_870_reg[7] [4]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \src_kernel_win_0_va_6_fu_146[5]_i_1 
       (.I0(k_buf_0_val_3_q0[5]),
        .I1(ADDRARDADDR[0]),
        .I2(\src_kernel_win_0_va_6_fu_146_reg[7] [5]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\col_buf_0_val_0_0_reg_870_reg[7] [5]));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \src_kernel_win_0_va_6_fu_146[6]_i_1 
       (.I0(ADDRARDADDR[0]),
        .I1(\src_kernel_win_0_va_6_fu_146_reg[7] [6]),
        .I2(ADDRARDADDR[1]),
        .I3(k_buf_0_val_3_q0[6]),
        .I4(brmerge_reg_841),
        .O(\col_buf_0_val_0_0_reg_870_reg[7] [6]));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \src_kernel_win_0_va_6_fu_146[7]_i_1 
       (.I0(ADDRARDADDR[0]),
        .I1(\src_kernel_win_0_va_6_fu_146_reg[7] [7]),
        .I2(ADDRARDADDR[1]),
        .I3(k_buf_0_val_3_q0[7]),
        .I4(brmerge_reg_841),
        .O(\col_buf_0_val_0_0_reg_870_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_8_reg_877[1]_i_2 
       (.I0(k_buf_0_val_3_q0[1]),
        .I1(ADDRARDADDR[0]),
        .I2(\src_kernel_win_0_va_6_fu_146_reg[7] [1]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_8_reg_877_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_8_reg_877[2]_i_2 
       (.I0(k_buf_0_val_3_q0[2]),
        .I1(ADDRARDADDR[0]),
        .I2(\src_kernel_win_0_va_6_fu_146_reg[7] [2]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_8_reg_877_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_8_reg_877[3]_i_2 
       (.I0(k_buf_0_val_3_q0[3]),
        .I1(ADDRARDADDR[0]),
        .I2(\src_kernel_win_0_va_6_fu_146_reg[7] [3]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_8_reg_877_reg[3] ));
  LUT6 #(
    .INIT(64'hCFFFCFAFC000C0A0)) 
    \src_kernel_win_0_va_8_reg_877[4]_i_1 
       (.I0(\col_buf_0_val_0_0_reg_870_reg[7] [4]),
        .I1(ram_reg_0),
        .I2(tmp_5_reg_807),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ram_reg_1),
        .O(D));
endmodule

(* ORIG_REF_NAME = "Erode_k_buf_0_val_3_ram" *) 
module hls_ocr_0_Erode_k_buf_0_val_3_ram_20
   (WEA,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    \k_buf_0_val_3_addr_reg_848_reg[4] ,
    \k_buf_0_val_3_addr_reg_848_reg[4]_0 ,
    ram_reg_2,
    D,
    \src_kernel_win_0_va_26_reg_877_reg[0] ,
    \right_border_buf_0_s_fu_150_reg[7] ,
    \src_kernel_win_0_va_26_reg_877_reg[5] ,
    \src_kernel_win_0_va_26_reg_877_reg[3] ,
    \src_kernel_win_0_va_26_reg_877_reg[2] ,
    ap_clk,
    ap_enable_reg_pp0_iter0_reg,
    ADDRARDADDR,
    ram_reg_3,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    col_buf_0_val_0_0_reg_8700,
    or_cond_i_i_i_reg_832,
    tmp_s_reg_785,
    \icmp_reg_794_reg[0] ,
    \tmp_13_reg_799_reg[0] ,
    \tmp_32_reg_836_reg[0] ,
    tmp_14_reg_807,
    \row_assign_13_1_t_reg_813_reg[1] ,
    ram_reg_4,
    \right_border_buf_0_s_fu_150_reg[7]_0 ,
    brmerge_reg_841,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9);
  output [0:0]WEA;
  output [9:0]ADDRBWRADDR;
  output ram_reg_0;
  output ram_reg_1;
  output \k_buf_0_val_3_addr_reg_848_reg[4] ;
  output \k_buf_0_val_3_addr_reg_848_reg[4]_0 ;
  output ram_reg_2;
  output [5:0]D;
  output \src_kernel_win_0_va_26_reg_877_reg[0] ;
  output [7:0]\right_border_buf_0_s_fu_150_reg[7] ;
  output \src_kernel_win_0_va_26_reg_877_reg[5] ;
  output \src_kernel_win_0_va_26_reg_877_reg[3] ;
  output \src_kernel_win_0_va_26_reg_877_reg[2] ;
  input ap_clk;
  input ap_enable_reg_pp0_iter0_reg;
  input [9:0]ADDRARDADDR;
  input [7:0]ram_reg_3;
  input [9:0]Q;
  input ap_enable_reg_pp0_iter1_reg;
  input col_buf_0_val_0_0_reg_8700;
  input or_cond_i_i_i_reg_832;
  input tmp_s_reg_785;
  input \icmp_reg_794_reg[0] ;
  input \tmp_13_reg_799_reg[0] ;
  input [4:0]\tmp_32_reg_836_reg[0] ;
  input tmp_14_reg_807;
  input [1:0]\row_assign_13_1_t_reg_813_reg[1] ;
  input [1:0]ram_reg_4;
  input [7:0]\right_border_buf_0_s_fu_150_reg[7]_0 ;
  input brmerge_reg_841;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [5:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire brmerge_reg_841;
  wire col_buf_0_val_0_0_reg_8700;
  wire \icmp_reg_794_reg[0] ;
  wire \k_buf_0_val_3_addr_reg_848_reg[4] ;
  wire \k_buf_0_val_3_addr_reg_848_reg[4]_0 ;
  wire [7:0]k_buf_0_val_5_q0;
  wire or_cond_i_i_i_reg_832;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [1:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [7:0]\right_border_buf_0_s_fu_150_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_150_reg[7]_0 ;
  wire [1:0]\row_assign_13_1_t_reg_813_reg[1] ;
  wire \src_kernel_win_0_va_26_reg_877_reg[0] ;
  wire \src_kernel_win_0_va_26_reg_877_reg[2] ;
  wire \src_kernel_win_0_va_26_reg_877_reg[3] ;
  wire \src_kernel_win_0_va_26_reg_877_reg[5] ;
  wire \tmp_13_reg_799_reg[0] ;
  wire tmp_14_reg_807;
  wire [4:0]\tmp_32_reg_836_reg[0] ;
  wire tmp_s_reg_785;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \k_buf_0_val_3_addr_reg_848[4]_i_1__0 
       (.I0(\k_buf_0_val_3_addr_reg_848_reg[4] ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\k_buf_0_val_3_addr_reg_848_reg[4]_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(ap_enable_reg_pp0_iter0_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hEEEBAAAA)) 
    ram_reg_i_10__3
       (.I0(ram_reg_1),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\k_buf_0_val_3_addr_reg_848_reg[4] ),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_10__4
       (.I0(or_cond_i_i_i_reg_832),
        .I1(tmp_s_reg_785),
        .I2(\icmp_reg_794_reg[0] ),
        .O(ram_reg_2));
  LUT4 #(
    .INIT(16'hEBAA)) 
    ram_reg_i_11__3
       (.I0(ram_reg_1),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\k_buf_0_val_3_addr_reg_848_reg[4] ),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_12__3
       (.I0(ram_reg_1),
        .I1(Q[0]),
        .I2(\k_buf_0_val_3_addr_reg_848_reg[4] ),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'h8000808080000000)) 
    ram_reg_i_1__7
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(col_buf_0_val_0_0_reg_8700),
        .I2(or_cond_i_i_i_reg_832),
        .I3(tmp_s_reg_785),
        .I4(\icmp_reg_794_reg[0] ),
        .I5(\tmp_13_reg_799_reg[0] ),
        .O(WEA));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_21__2
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA88808888)) 
    ram_reg_i_22__2
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(ram_reg_0),
        .I5(Q[8]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_23__2
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(ram_reg_0),
        .I5(Q[8]),
        .O(\k_buf_0_val_3_addr_reg_848_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    ram_reg_i_3__5
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(ram_reg_0),
        .I5(Q[8]),
        .O(ADDRBWRADDR[9]));
  LUT6 #(
    .INIT(64'h5554555500020000)) 
    ram_reg_i_4__5
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(ram_reg_0),
        .I5(Q[8]),
        .O(ADDRBWRADDR[8]));
  LUT6 #(
    .INIT(64'h4441444444424444)) 
    ram_reg_i_5__5
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(ram_reg_0),
        .I5(Q[8]),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'hFFA6FFA6FFA6A6A2)) 
    ram_reg_i_6__5
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(Q[5]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'hF6F6F6F6F666F662)) 
    ram_reg_i_7__5
       (.I0(Q[5]),
        .I1(ram_reg_0),
        .I2(Q[9]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(ADDRBWRADDR[5]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_8__5
       (.I0(ram_reg_1),
        .I1(\k_buf_0_val_3_addr_reg_848_reg[4]_0 ),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'hEEEEEEEBAAAAAAAA)) 
    ram_reg_i_9__4
       (.I0(ram_reg_1),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\k_buf_0_val_3_addr_reg_848_reg[4] ),
        .O(ADDRBWRADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \right_border_buf_0_s_fu_150[0]_i_1__0 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [0]),
        .I3(ADDRARDADDR[0]),
        .I4(k_buf_0_val_5_q0[0]),
        .O(\right_border_buf_0_s_fu_150_reg[7] [0]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_s_fu_150[1]_i_1__0 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [1]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_s_fu_150_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \right_border_buf_0_s_fu_150[2]_i_1__0 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [2]),
        .I3(ADDRARDADDR[0]),
        .I4(k_buf_0_val_5_q0[2]),
        .O(\right_border_buf_0_s_fu_150_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \right_border_buf_0_s_fu_150[3]_i_1__0 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [3]),
        .I3(ADDRARDADDR[0]),
        .I4(k_buf_0_val_5_q0[3]),
        .O(\right_border_buf_0_s_fu_150_reg[7] [3]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_s_fu_150[4]_i_1__0 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [4]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_s_fu_150_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \right_border_buf_0_s_fu_150[5]_i_1__0 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [5]),
        .I3(ADDRARDADDR[0]),
        .I4(k_buf_0_val_5_q0[5]),
        .O(\right_border_buf_0_s_fu_150_reg[7] [5]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_s_fu_150[6]_i_1__0 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [6]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_s_fu_150_reg[7] [6]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_s_fu_150[7]_i_1__0 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [7]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_s_fu_150_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_22_fu_138[0]_i_2 
       (.I0(k_buf_0_val_5_q0[0]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [0]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_26_reg_877_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_22_fu_138[2]_i_3 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [2]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_26_reg_877_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_22_fu_138[3]_i_3 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [3]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_26_reg_877_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_22_fu_138[5]_i_3 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_s_fu_150_reg[7]_0 [5]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_26_reg_877_reg[5] ));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_26_reg_877[0]_i_1 
       (.I0(\src_kernel_win_0_va_26_reg_877_reg[0] ),
        .I1(\tmp_32_reg_836_reg[0] [0]),
        .I2(tmp_14_reg_807),
        .I3(\row_assign_13_1_t_reg_813_reg[1] [1]),
        .I4(\row_assign_13_1_t_reg_813_reg[1] [0]),
        .I5(ram_reg_4[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h500050C05FFF5FCF)) 
    \src_kernel_win_0_va_26_reg_877[2]_i_1 
       (.I0(\src_kernel_win_0_va_26_reg_877_reg[2] ),
        .I1(\tmp_32_reg_836_reg[0] [1]),
        .I2(tmp_14_reg_807),
        .I3(\row_assign_13_1_t_reg_813_reg[1] [1]),
        .I4(\row_assign_13_1_t_reg_813_reg[1] [0]),
        .I5(ram_reg_9),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h500050C05FFF5FCF)) 
    \src_kernel_win_0_va_26_reg_877[3]_i_1 
       (.I0(\src_kernel_win_0_va_26_reg_877_reg[3] ),
        .I1(\tmp_32_reg_836_reg[0] [2]),
        .I2(tmp_14_reg_807),
        .I3(\row_assign_13_1_t_reg_813_reg[1] [1]),
        .I4(\row_assign_13_1_t_reg_813_reg[1] [0]),
        .I5(ram_reg_8),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h500050C05FFF5FCF)) 
    \src_kernel_win_0_va_26_reg_877[5]_i_1 
       (.I0(\src_kernel_win_0_va_26_reg_877_reg[5] ),
        .I1(\tmp_32_reg_836_reg[0] [3]),
        .I2(tmp_14_reg_807),
        .I3(\row_assign_13_1_t_reg_813_reg[1] [1]),
        .I4(\row_assign_13_1_t_reg_813_reg[1] [0]),
        .I5(ram_reg_7),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hA000A030AFFFAF3F)) 
    \src_kernel_win_0_va_26_reg_877[6]_i_1 
       (.I0(\right_border_buf_0_s_fu_150_reg[7] [6]),
        .I1(ram_reg_5),
        .I2(tmp_14_reg_807),
        .I3(\row_assign_13_1_t_reg_813_reg[1] [1]),
        .I4(\row_assign_13_1_t_reg_813_reg[1] [0]),
        .I5(ram_reg_6),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_26_reg_877[7]_i_1 
       (.I0(\right_border_buf_0_s_fu_150_reg[7] [7]),
        .I1(\tmp_32_reg_836_reg[0] [4]),
        .I2(tmp_14_reg_807),
        .I3(\row_assign_13_1_t_reg_813_reg[1] [1]),
        .I4(\row_assign_13_1_t_reg_813_reg[1] [0]),
        .I5(ram_reg_4[1]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "Erode_k_buf_0_val_3_ram" *) 
module hls_ocr_0_Erode_k_buf_0_val_3_ram_21
   (\right_border_buf_0_4_fu_154_reg[7] ,
    D,
    \right_border_buf_0_4_fu_154_reg[7]_0 ,
    \src_kernel_win_0_va_27_reg_884_reg[6] ,
    \src_kernel_win_0_va_27_reg_884_reg[5] ,
    \src_kernel_win_0_va_26_reg_877_reg[4] ,
    \src_kernel_win_0_va_27_reg_884_reg[3] ,
    \src_kernel_win_0_va_27_reg_884_reg[2] ,
    ap_clk,
    WEA,
    ap_enable_reg_pp0_iter0_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    Q,
    \tmp_32_reg_836_reg[0] ,
    ram_reg_1,
    tmp_14_reg_807,
    \right_border_buf_0_4_fu_154_reg[7]_1 ,
    brmerge_reg_841,
    ram_reg_2,
    ram_reg_3,
    \row_assign_13_1_t_reg_813_reg[1] ,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6);
  output [7:0]\right_border_buf_0_4_fu_154_reg[7] ;
  output [7:0]D;
  output [7:0]\right_border_buf_0_4_fu_154_reg[7]_0 ;
  output \src_kernel_win_0_va_27_reg_884_reg[6] ;
  output \src_kernel_win_0_va_27_reg_884_reg[5] ;
  output [1:0]\src_kernel_win_0_va_26_reg_877_reg[4] ;
  output \src_kernel_win_0_va_27_reg_884_reg[3] ;
  output \src_kernel_win_0_va_27_reg_884_reg[2] ;
  input ap_clk;
  input [0:0]WEA;
  input ap_enable_reg_pp0_iter0_reg;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [1:0]Q;
  input [7:0]\tmp_32_reg_836_reg[0] ;
  input ram_reg_1;
  input tmp_14_reg_807;
  input [7:0]\right_border_buf_0_4_fu_154_reg[7]_1 ;
  input brmerge_reg_841;
  input [3:0]ram_reg_2;
  input ram_reg_3;
  input [1:0]\row_assign_13_1_t_reg_813_reg[1] ;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire brmerge_reg_841;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [3:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire [7:0]\right_border_buf_0_4_fu_154_reg[7] ;
  wire [7:0]\right_border_buf_0_4_fu_154_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_4_fu_154_reg[7]_1 ;
  wire [1:0]\row_assign_13_1_t_reg_813_reg[1] ;
  wire \src_kernel_win_0_va_22_fu_138[1]_i_2_n_4 ;
  wire [1:0]\src_kernel_win_0_va_26_reg_877_reg[4] ;
  wire \src_kernel_win_0_va_27_reg_884_reg[2] ;
  wire \src_kernel_win_0_va_27_reg_884_reg[3] ;
  wire \src_kernel_win_0_va_27_reg_884_reg[5] ;
  wire \src_kernel_win_0_va_27_reg_884_reg[6] ;
  wire tmp_14_reg_807;
  wire [7:0]\tmp_32_reg_836_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\right_border_buf_0_4_fu_154_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(ap_enable_reg_pp0_iter0_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_4_fu_154[0]_i_1 
       (.I0(\right_border_buf_0_4_fu_154_reg[7] [0]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_4_fu_154_reg[7]_1 [0]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_4_fu_154_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \right_border_buf_0_4_fu_154[1]_i_1 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\right_border_buf_0_4_fu_154_reg[7]_1 [1]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_4_fu_154_reg[7] [1]),
        .O(\right_border_buf_0_4_fu_154_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \right_border_buf_0_4_fu_154[2]_i_1 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\right_border_buf_0_4_fu_154_reg[7]_1 [2]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_4_fu_154_reg[7] [2]),
        .O(\right_border_buf_0_4_fu_154_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \right_border_buf_0_4_fu_154[3]_i_1 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\right_border_buf_0_4_fu_154_reg[7]_1 [3]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_4_fu_154_reg[7] [3]),
        .O(\right_border_buf_0_4_fu_154_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_4_fu_154[4]_i_1 
       (.I0(\right_border_buf_0_4_fu_154_reg[7] [4]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_4_fu_154_reg[7]_1 [4]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_4_fu_154_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \right_border_buf_0_4_fu_154[5]_i_1 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\right_border_buf_0_4_fu_154_reg[7]_1 [5]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_4_fu_154_reg[7] [5]),
        .O(\right_border_buf_0_4_fu_154_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \right_border_buf_0_4_fu_154[6]_i_1 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\right_border_buf_0_4_fu_154_reg[7]_1 [6]),
        .I3(ADDRARDADDR[0]),
        .I4(\right_border_buf_0_4_fu_154_reg[7] [6]),
        .O(\right_border_buf_0_4_fu_154_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \right_border_buf_0_4_fu_154[7]_i_2 
       (.I0(\right_border_buf_0_4_fu_154_reg[7] [7]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_4_fu_154_reg[7]_1 [7]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\right_border_buf_0_4_fu_154_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h00FF00FFB8B800FF)) 
    \src_kernel_win_0_va_22_fu_138[0]_i_1 
       (.I0(\right_border_buf_0_4_fu_154_reg[7]_0 [0]),
        .I1(Q[0]),
        .I2(\tmp_32_reg_836_reg[0] [0]),
        .I3(ram_reg_1),
        .I4(tmp_14_reg_807),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF74FF00007400)) 
    \src_kernel_win_0_va_22_fu_138[1]_i_1 
       (.I0(\src_kernel_win_0_va_22_fu_138[1]_i_2_n_4 ),
        .I1(Q[0]),
        .I2(\tmp_32_reg_836_reg[0] [1]),
        .I3(tmp_14_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_2[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_22_fu_138[1]_i_2 
       (.I0(\right_border_buf_0_4_fu_154_reg[7] [1]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_4_fu_154_reg[7]_1 [1]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_22_fu_138[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00007400FFFF74FF)) 
    \src_kernel_win_0_va_22_fu_138[2]_i_1 
       (.I0(\src_kernel_win_0_va_27_reg_884_reg[2] ),
        .I1(Q[0]),
        .I2(\tmp_32_reg_836_reg[0] [2]),
        .I3(tmp_14_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_5),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_22_fu_138[2]_i_2 
       (.I0(\right_border_buf_0_4_fu_154_reg[7] [2]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_4_fu_154_reg[7]_1 [2]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_27_reg_884_reg[2] ));
  LUT6 #(
    .INIT(64'h00007400FFFF74FF)) 
    \src_kernel_win_0_va_22_fu_138[3]_i_1 
       (.I0(\src_kernel_win_0_va_27_reg_884_reg[3] ),
        .I1(Q[0]),
        .I2(\tmp_32_reg_836_reg[0] [3]),
        .I3(tmp_14_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_4),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_22_fu_138[3]_i_2 
       (.I0(\right_border_buf_0_4_fu_154_reg[7] [3]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_4_fu_154_reg[7]_1 [3]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_27_reg_884_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_22_fu_138[4]_i_1 
       (.I0(\right_border_buf_0_4_fu_154_reg[7]_0 [4]),
        .I1(Q[0]),
        .I2(\tmp_32_reg_836_reg[0] [4]),
        .I3(tmp_14_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_2[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00007400FFFF74FF)) 
    \src_kernel_win_0_va_22_fu_138[5]_i_1 
       (.I0(\src_kernel_win_0_va_27_reg_884_reg[5] ),
        .I1(Q[0]),
        .I2(\tmp_32_reg_836_reg[0] [5]),
        .I3(tmp_14_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_3),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_22_fu_138[5]_i_2 
       (.I0(\right_border_buf_0_4_fu_154_reg[7] [5]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_4_fu_154_reg[7]_1 [5]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_27_reg_884_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFF74FF00007400)) 
    \src_kernel_win_0_va_22_fu_138[6]_i_1 
       (.I0(\src_kernel_win_0_va_27_reg_884_reg[6] ),
        .I1(Q[0]),
        .I2(\tmp_32_reg_836_reg[0] [6]),
        .I3(tmp_14_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_2[2]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_22_fu_138[6]_i_2 
       (.I0(\right_border_buf_0_4_fu_154_reg[7] [6]),
        .I1(ADDRARDADDR[0]),
        .I2(\right_border_buf_0_4_fu_154_reg[7]_1 [6]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_27_reg_884_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_22_fu_138[7]_i_2 
       (.I0(\right_border_buf_0_4_fu_154_reg[7]_0 [7]),
        .I1(Q[0]),
        .I2(\tmp_32_reg_836_reg[0] [7]),
        .I3(tmp_14_reg_807),
        .I4(Q[1]),
        .I5(ram_reg_2[3]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hCC50CC5F55555555)) 
    \src_kernel_win_0_va_26_reg_877[1]_i_1 
       (.I0(\src_kernel_win_0_va_22_fu_138[1]_i_2_n_4 ),
        .I1(ram_reg_2[0]),
        .I2(\row_assign_13_1_t_reg_813_reg[1] [0]),
        .I3(\row_assign_13_1_t_reg_813_reg[1] [1]),
        .I4(ram_reg_6),
        .I5(tmp_14_reg_807),
        .O(\src_kernel_win_0_va_26_reg_877_reg[4] [0]));
  LUT6 #(
    .INIT(64'hCCAFCCA0AAAAAAAA)) 
    \src_kernel_win_0_va_26_reg_877[4]_i_1 
       (.I0(\right_border_buf_0_4_fu_154_reg[7]_0 [4]),
        .I1(ram_reg_2[1]),
        .I2(\row_assign_13_1_t_reg_813_reg[1] [0]),
        .I3(\row_assign_13_1_t_reg_813_reg[1] [1]),
        .I4(\tmp_32_reg_836_reg[0] [4]),
        .I5(tmp_14_reg_807),
        .O(\src_kernel_win_0_va_26_reg_877_reg[4] [1]));
endmodule

(* ORIG_REF_NAME = "Erode_k_buf_0_val_3_ram" *) 
module hls_ocr_0_Erode_k_buf_0_val_3_ram_22
   (DOBDO,
    ram_reg_0,
    col_buf_0_val_0_0_reg_8700,
    \col_buf_0_val_0_0_reg_870_reg[0] ,
    D,
    \src_kernel_win_0_va_26_reg_877_reg[1] ,
    \src_kernel_win_0_va_26_reg_877_reg[6] ,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ap_enable_reg_pp0_iter1_reg,
    or_cond_i_i_i_reg_832,
    tmp_s_reg_785,
    \icmp_reg_794_reg[0] ,
    \tmp_217_2_reg_803_reg[0] ,
    Q,
    ap_enable_reg_pp0_iter4_reg,
    or_cond_i_i_reg_866_pp0_iter3_reg,
    dilateImg_data_strea_full_n,
    erodeImg_data_stream_empty_n,
    \src_kernel_win_0_va_24_fu_146_reg[7] ,
    brmerge_reg_841,
    ap_enable_reg_pp0_iter0);
  output [7:0]DOBDO;
  output ram_reg_0;
  output col_buf_0_val_0_0_reg_8700;
  output \col_buf_0_val_0_0_reg_870_reg[0] ;
  output [7:0]D;
  output \src_kernel_win_0_va_26_reg_877_reg[1] ;
  output \src_kernel_win_0_va_26_reg_877_reg[6] ;
  input ap_clk;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ap_enable_reg_pp0_iter1_reg;
  input or_cond_i_i_i_reg_832;
  input tmp_s_reg_785;
  input \icmp_reg_794_reg[0] ;
  input \tmp_217_2_reg_803_reg[0] ;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter4_reg;
  input or_cond_i_i_reg_866_pp0_iter3_reg;
  input dilateImg_data_strea_full_n;
  input erodeImg_data_stream_empty_n;
  input [7:0]\src_kernel_win_0_va_24_fu_146_reg[7] ;
  input brmerge_reg_841;
  input ap_enable_reg_pp0_iter0;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire \ap_CS_fsm[2]_i_4__0_n_4 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter4_reg;
  wire brmerge_reg_841;
  wire col_buf_0_val_0_0_reg_8700;
  wire \col_buf_0_val_0_0_reg_870_reg[0] ;
  wire dilateImg_data_strea_full_n;
  wire erodeImg_data_stream_empty_n;
  wire \icmp_reg_794_reg[0] ;
  wire k_buf_0_val_3_ce1;
  wire or_cond_i_i_i_reg_832;
  wire or_cond_i_i_reg_866_pp0_iter3_reg;
  wire ram_reg_0;
  wire [7:0]\src_kernel_win_0_va_24_fu_146_reg[7] ;
  wire \src_kernel_win_0_va_26_reg_877_reg[1] ;
  wire \src_kernel_win_0_va_26_reg_877_reg[6] ;
  wire \tmp_217_2_reg_803_reg[0] ;
  wire tmp_s_reg_785;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0808FF0808080808)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(or_cond_i_i_reg_866_pp0_iter3_reg),
        .I2(dilateImg_data_strea_full_n),
        .I3(\ap_CS_fsm[2]_i_4__0_n_4 ),
        .I4(erodeImg_data_stream_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\col_buf_0_val_0_0_reg_870_reg[0] ));
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(\icmp_reg_794_reg[0] ),
        .I1(tmp_s_reg_785),
        .I2(or_cond_i_i_i_reg_832),
        .O(\ap_CS_fsm[2]_i_4__0_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_866_pp0_iter1_reg[0]_i_1__0 
       (.I0(Q),
        .I1(\col_buf_0_val_0_0_reg_870_reg[0] ),
        .O(col_buf_0_val_0_0_reg_8700));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_3_ce1),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_3_ce1,k_buf_0_val_3_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h8000808080000000)) 
    ram_reg_i_1__6
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(col_buf_0_val_0_0_reg_8700),
        .I2(or_cond_i_i_i_reg_832),
        .I3(tmp_s_reg_785),
        .I4(\icmp_reg_794_reg[0] ),
        .I5(\tmp_217_2_reg_803_reg[0] ),
        .O(k_buf_0_val_3_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__6
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(col_buf_0_val_0_0_reg_8700),
        .O(ram_reg_0));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \src_kernel_win_0_va_24_fu_146[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(ADDRARDADDR[0]),
        .I2(\src_kernel_win_0_va_24_fu_146_reg[7] [0]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \src_kernel_win_0_va_24_fu_146[1]_i_1 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\src_kernel_win_0_va_24_fu_146_reg[7] [1]),
        .I3(ADDRARDADDR[0]),
        .I4(DOBDO[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \src_kernel_win_0_va_24_fu_146[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(ADDRARDADDR[0]),
        .I2(\src_kernel_win_0_va_24_fu_146_reg[7] [2]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \src_kernel_win_0_va_24_fu_146[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(ADDRARDADDR[0]),
        .I2(\src_kernel_win_0_va_24_fu_146_reg[7] [3]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \src_kernel_win_0_va_24_fu_146[4]_i_1 
       (.I0(ADDRARDADDR[0]),
        .I1(\src_kernel_win_0_va_24_fu_146_reg[7] [4]),
        .I2(ADDRARDADDR[1]),
        .I3(DOBDO[4]),
        .I4(brmerge_reg_841),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \src_kernel_win_0_va_24_fu_146[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(ADDRARDADDR[0]),
        .I2(\src_kernel_win_0_va_24_fu_146_reg[7] [5]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hEAAA4000)) 
    \src_kernel_win_0_va_24_fu_146[6]_i_1 
       (.I0(brmerge_reg_841),
        .I1(ADDRARDADDR[1]),
        .I2(\src_kernel_win_0_va_24_fu_146_reg[7] [6]),
        .I3(ADDRARDADDR[0]),
        .I4(DOBDO[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFF008080)) 
    \src_kernel_win_0_va_24_fu_146[7]_i_1 
       (.I0(ADDRARDADDR[0]),
        .I1(\src_kernel_win_0_va_24_fu_146_reg[7] [7]),
        .I2(ADDRARDADDR[1]),
        .I3(DOBDO[7]),
        .I4(brmerge_reg_841),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_26_reg_877[1]_i_2 
       (.I0(DOBDO[1]),
        .I1(ADDRARDADDR[0]),
        .I2(\src_kernel_win_0_va_24_fu_146_reg[7] [1]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_26_reg_877_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h55553FFF)) 
    \src_kernel_win_0_va_26_reg_877[6]_i_2 
       (.I0(DOBDO[6]),
        .I1(ADDRARDADDR[0]),
        .I2(\src_kernel_win_0_va_24_fu_146_reg[7] [6]),
        .I3(ADDRARDADDR[1]),
        .I4(brmerge_reg_841),
        .O(\src_kernel_win_0_va_26_reg_877_reg[6] ));
endmodule

(* ORIG_REF_NAME = "Mat2AXIvideo" *) 
module hls_ocr_0_Mat2AXIvideo
   (Q,
    Mat2AXIvideo_U0_img_data_stream_V_read,
    video_out_TVALID,
    ap_done,
    video_out_TDATA,
    video_out_TUSER,
    video_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    video_out_TREADY,
    Mat2AXIvideo_U0_ap_start,
    dstImg_data_stream_0_empty_n,
    dstImg_data_stream_0_dout);
  output [0:0]Q;
  output Mat2AXIvideo_U0_img_data_stream_V_read;
  output video_out_TVALID;
  output ap_done;
  output [0:0]video_out_TDATA;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input video_out_TREADY;
  input Mat2AXIvideo_U0_ap_start;
  input dstImg_data_stream_0_empty_n;
  input [0:0]dstImg_data_stream_0_dout;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire [7:7]AXI_video_strm_V_data_V_1_payload_A;
  wire \AXI_video_strm_V_data_V_1_payload_A[7]_i_1_n_4 ;
  wire [7:7]AXI_video_strm_V_data_V_1_payload_B;
  wire \AXI_video_strm_V_data_V_1_payload_B[7]_i_1_n_4 ;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_4;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_4;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_4 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_4_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_1_state;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_4 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_4_[1] ;
  wire [1:1]AXI_video_strm_V_id_V_1_state;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_4 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_4_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_4_[1] ;
  wire [1:1]AXI_video_strm_V_keep_V_1_state;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_4 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_4_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_4_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_4 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_4 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_4;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_4;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_4 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_4_[0] ;
  wire [1:1]AXI_video_strm_V_strb_V_1_state;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_4 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_4_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_4_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_4 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_4 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_4;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_4;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_4 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_4_[0] ;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_data_stream_V_read;
  wire [0:0]Q;
  wire \ap_CS_fsm[2]_i_2__2_n_4 ;
  wire \ap_CS_fsm[2]_i_3__2_n_4 ;
  wire \ap_CS_fsm[3]_i_4_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_done_INST_0_i_3_n_4;
  wire ap_done_INST_0_i_4_n_4;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter2_reg_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_last_V_reg_229[0]_i_1_n_4 ;
  wire \axi_last_V_reg_229[0]_i_2_n_4 ;
  wire \axi_last_V_reg_229_reg_n_4_[0] ;
  wire [0:0]dstImg_data_stream_0_dout;
  wire dstImg_data_stream_0_empty_n;
  wire exitcond6_fu_165_p2;
  wire exitcond_fu_177_p2;
  wire \exitcond_reg_220[0]_i_1_n_4 ;
  wire exitcond_reg_220_pp0_iter1_reg;
  wire \exitcond_reg_220_pp0_iter1_reg[0]_i_1_n_4 ;
  wire \exitcond_reg_220_reg_n_4_[0] ;
  wire [8:0]i_V_fu_171_p2;
  wire [8:0]i_V_reg_215;
  wire i_V_reg_2150;
  wire \i_V_reg_215[8]_i_2_n_4 ;
  wire [9:0]j_V_fu_183_p2;
  wire t_V_3_reg_149;
  wire t_V_3_reg_1490;
  wire \t_V_3_reg_149[8]_i_2_n_4 ;
  wire \t_V_3_reg_149[9]_i_4_n_4 ;
  wire [9:0]t_V_3_reg_149_reg__0;
  wire t_V_reg_138;
  wire \t_V_reg_138_reg_n_4_[0] ;
  wire \t_V_reg_138_reg_n_4_[1] ;
  wire \t_V_reg_138_reg_n_4_[2] ;
  wire \t_V_reg_138_reg_n_4_[3] ;
  wire \t_V_reg_138_reg_n_4_[4] ;
  wire \t_V_reg_138_reg_n_4_[5] ;
  wire \t_V_reg_138_reg_n_4_[6] ;
  wire \t_V_reg_138_reg_n_4_[7] ;
  wire \t_V_reg_138_reg_n_4_[8] ;
  wire tmp_user_V_fu_98;
  wire \tmp_user_V_fu_98[0]_i_1_n_4 ;
  wire [0:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(dstImg_data_stream_0_dout),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_4_[0] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(AXI_video_strm_V_data_V_1_sel_wr),
        .I4(AXI_video_strm_V_data_V_1_payload_A),
        .O(\AXI_video_strm_V_data_V_1_payload_A[7]_i_1_n_4 ));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_payload_A[7]_i_1_n_4 ),
        .Q(AXI_video_strm_V_data_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_data_V_1_payload_B[7]_i_1 
       (.I0(dstImg_data_stream_0_dout),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_4_[0] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(AXI_video_strm_V_data_V_1_sel_wr),
        .I4(AXI_video_strm_V_data_V_1_payload_B),
        .O(\AXI_video_strm_V_data_V_1_payload_B[7]_i_1_n_4 ));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_payload_B[7]_i_1_n_4 ),
        .Q(AXI_video_strm_V_data_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(video_out_TREADY),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_4_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_4),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_4),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(video_out_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg_n_4_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_4_[0] ),
        .I3(video_out_TREADY),
        .O(AXI_video_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_4 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_1_state_reg_n_4_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(video_out_TREADY),
        .I3(video_out_TVALID),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(\exitcond_reg_220_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(Mat2AXIvideo_U0_img_data_stream_V_read));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(video_out_TREADY),
        .I1(video_out_TVALID),
        .I2(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I3(\AXI_video_strm_V_dest_V_1_state_reg_n_4_[1] ),
        .O(AXI_video_strm_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_4 ),
        .Q(video_out_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_1_state),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_4_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(video_out_TREADY),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_4_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(video_out_TREADY),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_4_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_4_[1] ),
        .O(AXI_video_strm_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_4 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_id_V_1_state),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_keep_V_1_state_reg_n_4_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(video_out_TREADY),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_4_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(video_out_TREADY),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_4_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_4_[1] ),
        .O(AXI_video_strm_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_4 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_keep_V_1_state),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(\axi_last_V_reg_229_reg_n_4_[0] ),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_4_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_4 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_4 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(\axi_last_V_reg_229_reg_n_4_[0] ),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_4_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_4 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_4 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(video_out_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_4_[0] ),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_4),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_4),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(video_out_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_4_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(\AXI_video_strm_V_last_V_1_state_reg_n_4_[0] ),
        .I3(video_out_TREADY),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_4 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_4_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(video_out_TREADY),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_4_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(video_out_TREADY),
        .I1(\AXI_video_strm_V_strb_V_1_state_reg_n_4_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_4_[1] ),
        .O(AXI_video_strm_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_4 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_strb_V_1_state),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_98),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_4_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_4 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_4 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_98),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_4_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_4 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_4 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(video_out_TREADY),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_4_[0] ),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_4),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_4),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(video_out_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_4_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(\AXI_video_strm_V_user_V_1_state_reg_n_4_[0] ),
        .I3(video_out_TREADY),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_4 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(exitcond6_fu_165_p2),
        .I1(i_V_reg_2150),
        .I2(ap_CS_fsm_state2),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(Q),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_CS_fsm_state6),
        .I1(Q),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(i_V_reg_2150),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFF0CAE0C)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm[2]_i_2__2_n_4 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_3__2_n_4 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(exitcond6_fu_165_p2),
        .I1(i_V_reg_2150),
        .O(\ap_CS_fsm[2]_i_2__2_n_4 ));
  LUT4 #(
    .INIT(16'hAABF)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond_fu_177_p2),
        .I3(ap_enable_reg_pp0_iter2_reg_n_4),
        .O(\ap_CS_fsm[2]_i_3__2_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_4),
        .I1(exitcond_fu_177_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm[3]_i_4_n_4 ),
        .I1(t_V_3_reg_149_reg__0[2]),
        .I2(t_V_3_reg_149_reg__0[3]),
        .I3(t_V_3_reg_149_reg__0[0]),
        .I4(t_V_3_reg_149_reg__0[1]),
        .O(exitcond_fu_177_p2));
  LUT6 #(
    .INIT(64'h040404040CFF0C0C)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(dstImg_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\exitcond_reg_220_reg_n_4_[0] ),
        .I3(exitcond_reg_220_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_4),
        .I5(AXI_video_strm_V_data_V_1_ack_in),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(t_V_3_reg_149_reg__0[4]),
        .I1(t_V_3_reg_149_reg__0[5]),
        .I2(t_V_3_reg_149_reg__0[7]),
        .I3(t_V_3_reg_149_reg__0[6]),
        .I4(t_V_3_reg_149_reg__0[8]),
        .I5(t_V_3_reg_149_reg__0[9]),
        .O(\ap_CS_fsm[3]_i_4_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_done_INST_0
       (.I0(i_V_reg_2150),
        .I1(exitcond6_fu_165_p2),
        .O(ap_done));
  LUT5 #(
    .INIT(32'h80000000)) 
    ap_done_INST_0_i_1
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_4_[1] ),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_4_[1] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(ap_CS_fsm_state2),
        .I4(ap_done_INST_0_i_3_n_4),
        .O(i_V_reg_2150));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ap_done_INST_0_i_2
       (.I0(ap_done_INST_0_i_4_n_4),
        .I1(\t_V_reg_138_reg_n_4_[0] ),
        .I2(\t_V_reg_138_reg_n_4_[1] ),
        .I3(\t_V_reg_138_reg_n_4_[2] ),
        .O(exitcond6_fu_165_p2));
  LUT4 #(
    .INIT(16'h8000)) 
    ap_done_INST_0_i_3
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_4_[1] ),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_4_[1] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .O(ap_done_INST_0_i_3_n_4));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ap_done_INST_0_i_4
       (.I0(\t_V_reg_138_reg_n_4_[3] ),
        .I1(\t_V_reg_138_reg_n_4_[4] ),
        .I2(\t_V_reg_138_reg_n_4_[5] ),
        .I3(\t_V_reg_138_reg_n_4_[6] ),
        .I4(\t_V_reg_138_reg_n_4_[8] ),
        .I5(\t_V_reg_138_reg_n_4_[7] ),
        .O(ap_done_INST_0_i_4_n_4));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2__2_n_4 ),
        .I3(exitcond_fu_177_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_177_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A000A0)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\ap_CS_fsm[2]_i_2__2_n_4 ),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFDFDFFFD00000200)) 
    \axi_last_V_reg_229[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_fu_177_p2),
        .I3(\axi_last_V_reg_229[0]_i_2_n_4 ),
        .I4(\t_V_3_reg_149[8]_i_2_n_4 ),
        .I5(\axi_last_V_reg_229_reg_n_4_[0] ),
        .O(\axi_last_V_reg_229[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \axi_last_V_reg_229[0]_i_2 
       (.I0(t_V_3_reg_149_reg__0[6]),
        .I1(t_V_3_reg_149_reg__0[7]),
        .I2(t_V_3_reg_149_reg__0[4]),
        .I3(t_V_3_reg_149_reg__0[5]),
        .I4(t_V_3_reg_149_reg__0[8]),
        .I5(t_V_3_reg_149_reg__0[9]),
        .O(\axi_last_V_reg_229[0]_i_2_n_4 ));
  FDRE \axi_last_V_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_229[0]_i_1_n_4 ),
        .Q(\axi_last_V_reg_229_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_220[0]_i_1 
       (.I0(exitcond_fu_177_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_reg_220_reg_n_4_[0] ),
        .O(\exitcond_reg_220[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_220_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_reg_220_reg_n_4_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_reg_220_pp0_iter1_reg),
        .O(\exitcond_reg_220_pp0_iter1_reg[0]_i_1_n_4 ));
  FDRE \exitcond_reg_220_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_220_pp0_iter1_reg[0]_i_1_n_4 ),
        .Q(exitcond_reg_220_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_220[0]_i_1_n_4 ),
        .Q(\exitcond_reg_220_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_215[0]_i_1 
       (.I0(\t_V_reg_138_reg_n_4_[0] ),
        .O(i_V_fu_171_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_215[1]_i_1 
       (.I0(\t_V_reg_138_reg_n_4_[0] ),
        .I1(\t_V_reg_138_reg_n_4_[1] ),
        .O(i_V_fu_171_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_215[2]_i_1 
       (.I0(\t_V_reg_138_reg_n_4_[0] ),
        .I1(\t_V_reg_138_reg_n_4_[1] ),
        .I2(\t_V_reg_138_reg_n_4_[2] ),
        .O(i_V_fu_171_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_215[3]_i_1 
       (.I0(\t_V_reg_138_reg_n_4_[2] ),
        .I1(\t_V_reg_138_reg_n_4_[1] ),
        .I2(\t_V_reg_138_reg_n_4_[0] ),
        .I3(\t_V_reg_138_reg_n_4_[3] ),
        .O(i_V_fu_171_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_215[4]_i_1 
       (.I0(\t_V_reg_138_reg_n_4_[3] ),
        .I1(\t_V_reg_138_reg_n_4_[0] ),
        .I2(\t_V_reg_138_reg_n_4_[1] ),
        .I3(\t_V_reg_138_reg_n_4_[2] ),
        .I4(\t_V_reg_138_reg_n_4_[4] ),
        .O(i_V_fu_171_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_215[5]_i_1 
       (.I0(\t_V_reg_138_reg_n_4_[2] ),
        .I1(\t_V_reg_138_reg_n_4_[1] ),
        .I2(\t_V_reg_138_reg_n_4_[0] ),
        .I3(\t_V_reg_138_reg_n_4_[3] ),
        .I4(\t_V_reg_138_reg_n_4_[4] ),
        .I5(\t_V_reg_138_reg_n_4_[5] ),
        .O(i_V_fu_171_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \i_V_reg_215[6]_i_1 
       (.I0(\i_V_reg_215[8]_i_2_n_4 ),
        .I1(\t_V_reg_138_reg_n_4_[6] ),
        .O(i_V_fu_171_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_V_reg_215[7]_i_1 
       (.I0(\t_V_reg_138_reg_n_4_[6] ),
        .I1(\i_V_reg_215[8]_i_2_n_4 ),
        .I2(\t_V_reg_138_reg_n_4_[7] ),
        .O(i_V_fu_171_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_V_reg_215[8]_i_1 
       (.I0(\t_V_reg_138_reg_n_4_[7] ),
        .I1(\i_V_reg_215[8]_i_2_n_4 ),
        .I2(\t_V_reg_138_reg_n_4_[6] ),
        .I3(\t_V_reg_138_reg_n_4_[8] ),
        .O(i_V_fu_171_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_215[8]_i_2 
       (.I0(\t_V_reg_138_reg_n_4_[2] ),
        .I1(\t_V_reg_138_reg_n_4_[1] ),
        .I2(\t_V_reg_138_reg_n_4_[0] ),
        .I3(\t_V_reg_138_reg_n_4_[3] ),
        .I4(\t_V_reg_138_reg_n_4_[4] ),
        .I5(\t_V_reg_138_reg_n_4_[5] ),
        .O(\i_V_reg_215[8]_i_2_n_4 ));
  FDRE \i_V_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_2150),
        .D(i_V_fu_171_p2[0]),
        .Q(i_V_reg_215[0]),
        .R(1'b0));
  FDRE \i_V_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_2150),
        .D(i_V_fu_171_p2[1]),
        .Q(i_V_reg_215[1]),
        .R(1'b0));
  FDRE \i_V_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_2150),
        .D(i_V_fu_171_p2[2]),
        .Q(i_V_reg_215[2]),
        .R(1'b0));
  FDRE \i_V_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_2150),
        .D(i_V_fu_171_p2[3]),
        .Q(i_V_reg_215[3]),
        .R(1'b0));
  FDRE \i_V_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_2150),
        .D(i_V_fu_171_p2[4]),
        .Q(i_V_reg_215[4]),
        .R(1'b0));
  FDRE \i_V_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_2150),
        .D(i_V_fu_171_p2[5]),
        .Q(i_V_reg_215[5]),
        .R(1'b0));
  FDRE \i_V_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_2150),
        .D(i_V_fu_171_p2[6]),
        .Q(i_V_reg_215[6]),
        .R(1'b0));
  FDRE \i_V_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_2150),
        .D(i_V_fu_171_p2[7]),
        .Q(i_V_reg_215[7]),
        .R(1'b0));
  FDRE \i_V_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_2150),
        .D(i_V_fu_171_p2[8]),
        .Q(i_V_reg_215[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_149[0]_i_1 
       (.I0(t_V_3_reg_149_reg__0[0]),
        .O(j_V_fu_183_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_149[1]_i_1 
       (.I0(t_V_3_reg_149_reg__0[0]),
        .I1(t_V_3_reg_149_reg__0[1]),
        .O(j_V_fu_183_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_3_reg_149[2]_i_1 
       (.I0(t_V_3_reg_149_reg__0[1]),
        .I1(t_V_3_reg_149_reg__0[0]),
        .I2(t_V_3_reg_149_reg__0[2]),
        .O(j_V_fu_183_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_3_reg_149[3]_i_1 
       (.I0(t_V_3_reg_149_reg__0[2]),
        .I1(t_V_3_reg_149_reg__0[0]),
        .I2(t_V_3_reg_149_reg__0[1]),
        .I3(t_V_3_reg_149_reg__0[3]),
        .O(j_V_fu_183_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_3_reg_149[4]_i_1 
       (.I0(t_V_3_reg_149_reg__0[3]),
        .I1(t_V_3_reg_149_reg__0[1]),
        .I2(t_V_3_reg_149_reg__0[0]),
        .I3(t_V_3_reg_149_reg__0[2]),
        .I4(t_V_3_reg_149_reg__0[4]),
        .O(j_V_fu_183_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_3_reg_149[5]_i_1 
       (.I0(t_V_3_reg_149_reg__0[2]),
        .I1(t_V_3_reg_149_reg__0[0]),
        .I2(t_V_3_reg_149_reg__0[1]),
        .I3(t_V_3_reg_149_reg__0[3]),
        .I4(t_V_3_reg_149_reg__0[4]),
        .I5(t_V_3_reg_149_reg__0[5]),
        .O(j_V_fu_183_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \t_V_3_reg_149[6]_i_1 
       (.I0(t_V_3_reg_149_reg__0[5]),
        .I1(t_V_3_reg_149_reg__0[4]),
        .I2(\t_V_3_reg_149[8]_i_2_n_4 ),
        .I3(t_V_3_reg_149_reg__0[6]),
        .O(j_V_fu_183_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \t_V_3_reg_149[7]_i_1 
       (.I0(t_V_3_reg_149_reg__0[6]),
        .I1(\t_V_3_reg_149[8]_i_2_n_4 ),
        .I2(t_V_3_reg_149_reg__0[4]),
        .I3(t_V_3_reg_149_reg__0[5]),
        .I4(t_V_3_reg_149_reg__0[7]),
        .O(j_V_fu_183_p2[7]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \t_V_3_reg_149[8]_i_1 
       (.I0(t_V_3_reg_149_reg__0[7]),
        .I1(t_V_3_reg_149_reg__0[5]),
        .I2(t_V_3_reg_149_reg__0[4]),
        .I3(\t_V_3_reg_149[8]_i_2_n_4 ),
        .I4(t_V_3_reg_149_reg__0[6]),
        .I5(t_V_3_reg_149_reg__0[8]),
        .O(j_V_fu_183_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \t_V_3_reg_149[8]_i_2 
       (.I0(t_V_3_reg_149_reg__0[2]),
        .I1(t_V_3_reg_149_reg__0[0]),
        .I2(t_V_3_reg_149_reg__0[1]),
        .I3(t_V_3_reg_149_reg__0[3]),
        .O(\t_V_3_reg_149[8]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \t_V_3_reg_149[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_fu_177_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_2__2_n_4 ),
        .O(t_V_3_reg_149));
  LUT4 #(
    .INIT(16'h0200)) 
    \t_V_3_reg_149[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_fu_177_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_3_reg_1490));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \t_V_3_reg_149[9]_i_3 
       (.I0(t_V_3_reg_149_reg__0[8]),
        .I1(t_V_3_reg_149_reg__0[6]),
        .I2(\t_V_3_reg_149[9]_i_4_n_4 ),
        .I3(t_V_3_reg_149_reg__0[7]),
        .I4(t_V_3_reg_149_reg__0[9]),
        .O(j_V_fu_183_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_3_reg_149[9]_i_4 
       (.I0(t_V_3_reg_149_reg__0[2]),
        .I1(t_V_3_reg_149_reg__0[0]),
        .I2(t_V_3_reg_149_reg__0[1]),
        .I3(t_V_3_reg_149_reg__0[3]),
        .I4(t_V_3_reg_149_reg__0[4]),
        .I5(t_V_3_reg_149_reg__0[5]),
        .O(\t_V_3_reg_149[9]_i_4_n_4 ));
  FDRE \t_V_3_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1490),
        .D(j_V_fu_183_p2[0]),
        .Q(t_V_3_reg_149_reg__0[0]),
        .R(t_V_3_reg_149));
  FDRE \t_V_3_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1490),
        .D(j_V_fu_183_p2[1]),
        .Q(t_V_3_reg_149_reg__0[1]),
        .R(t_V_3_reg_149));
  FDRE \t_V_3_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1490),
        .D(j_V_fu_183_p2[2]),
        .Q(t_V_3_reg_149_reg__0[2]),
        .R(t_V_3_reg_149));
  FDRE \t_V_3_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1490),
        .D(j_V_fu_183_p2[3]),
        .Q(t_V_3_reg_149_reg__0[3]),
        .R(t_V_3_reg_149));
  FDRE \t_V_3_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1490),
        .D(j_V_fu_183_p2[4]),
        .Q(t_V_3_reg_149_reg__0[4]),
        .R(t_V_3_reg_149));
  FDRE \t_V_3_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1490),
        .D(j_V_fu_183_p2[5]),
        .Q(t_V_3_reg_149_reg__0[5]),
        .R(t_V_3_reg_149));
  FDRE \t_V_3_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1490),
        .D(j_V_fu_183_p2[6]),
        .Q(t_V_3_reg_149_reg__0[6]),
        .R(t_V_3_reg_149));
  FDRE \t_V_3_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1490),
        .D(j_V_fu_183_p2[7]),
        .Q(t_V_3_reg_149_reg__0[7]),
        .R(t_V_3_reg_149));
  FDRE \t_V_3_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1490),
        .D(j_V_fu_183_p2[8]),
        .Q(t_V_3_reg_149_reg__0[8]),
        .R(t_V_3_reg_149));
  FDRE \t_V_3_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1490),
        .D(j_V_fu_183_p2[9]),
        .Q(t_V_3_reg_149_reg__0[9]),
        .R(t_V_3_reg_149));
  LUT3 #(
    .INIT(8'h40)) 
    \t_V_reg_138[8]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(Q),
        .O(t_V_reg_138));
  FDRE \t_V_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_215[0]),
        .Q(\t_V_reg_138_reg_n_4_[0] ),
        .R(t_V_reg_138));
  FDRE \t_V_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_215[1]),
        .Q(\t_V_reg_138_reg_n_4_[1] ),
        .R(t_V_reg_138));
  FDRE \t_V_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_215[2]),
        .Q(\t_V_reg_138_reg_n_4_[2] ),
        .R(t_V_reg_138));
  FDRE \t_V_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_215[3]),
        .Q(\t_V_reg_138_reg_n_4_[3] ),
        .R(t_V_reg_138));
  FDRE \t_V_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_215[4]),
        .Q(\t_V_reg_138_reg_n_4_[4] ),
        .R(t_V_reg_138));
  FDRE \t_V_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_215[5]),
        .Q(\t_V_reg_138_reg_n_4_[5] ),
        .R(t_V_reg_138));
  FDRE \t_V_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_215[6]),
        .Q(\t_V_reg_138_reg_n_4_[6] ),
        .R(t_V_reg_138));
  FDRE \t_V_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_215[7]),
        .Q(\t_V_reg_138_reg_n_4_[7] ),
        .R(t_V_reg_138));
  FDRE \t_V_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_215[8]),
        .Q(\t_V_reg_138_reg_n_4_[8] ),
        .R(t_V_reg_138));
  LUT4 #(
    .INIT(16'h00EA)) 
    \tmp_user_V_fu_98[0]_i_1 
       (.I0(tmp_user_V_fu_98),
        .I1(Q),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(Mat2AXIvideo_U0_img_data_stream_V_read),
        .O(\tmp_user_V_fu_98[0]_i_1_n_4 ));
  FDRE \tmp_user_V_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_98[0]_i_1_n_4 ),
        .Q(tmp_user_V_fu_98),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B),
        .I1(AXI_video_strm_V_data_V_1_payload_A),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(video_out_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(video_out_TUSER));
endmodule

(* ORIG_REF_NAME = "fifo_w10_d2_A" *) 
module hls_ocr_0_fifo_w10_d2_A
   (srcImg_rows_V_c12_full_n,
    srcImg_rows_V_c12_empty_n,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    hls_otsu_U0_srcImg_rows_V_read,
    AXIvideo2Mat_U0_img_rows_V_out_write,
    ap_rst_n_inv);
  output srcImg_rows_V_c12_full_n;
  output srcImg_rows_V_c12_empty_n;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input hls_otsu_U0_srcImg_rows_V_read;
  input AXIvideo2Mat_U0_img_rows_V_out_write;
  input ap_rst_n_inv;

  wire AXIvideo2Mat_U0_img_rows_V_out_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire hls_otsu_U0_srcImg_rows_V_read;
  wire internal_empty_n_i_1__2_n_4;
  wire internal_full_n_i_1__2_n_4;
  wire internal_full_n_i_2__3_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_4 ;
  wire \mOutPtr[1]_i_1__2_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire srcImg_rows_V_c12_empty_n;
  wire srcImg_rows_V_c12_full_n;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(srcImg_rows_V_c12_empty_n),
        .I3(hls_otsu_U0_srcImg_rows_V_read),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_4),
        .Q(srcImg_rows_V_c12_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__3_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(srcImg_rows_V_c12_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_4));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__3
       (.I0(srcImg_rows_V_c12_empty_n),
        .I1(hls_otsu_U0_srcImg_rows_V_read),
        .I2(srcImg_rows_V_c12_full_n),
        .I3(AXIvideo2Mat_U0_img_rows_V_out_write),
        .O(internal_full_n_i_2__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__0
       (.I0(hls_otsu_U0_srcImg_rows_V_read),
        .I1(srcImg_rows_V_c12_empty_n),
        .I2(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I3(srcImg_rows_V_c12_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_4),
        .Q(srcImg_rows_V_c12_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__2 
       (.I0(srcImg_rows_V_c12_empty_n),
        .I1(hls_otsu_U0_srcImg_rows_V_read),
        .I2(srcImg_rows_V_c12_full_n),
        .I3(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I2(srcImg_rows_V_c12_full_n),
        .I3(hls_otsu_U0_srcImg_rows_V_read),
        .I4(srcImg_rows_V_c12_empty_n),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w10_d2_A" *) 
module hls_ocr_0_fifo_w10_d2_A_5
   (srcImg_rows_V_c_empty_n,
    srcImg_rows_V_c_full_n,
    AXIvideo2Mat_U0_img_rows_V_out_write,
    srcImg_cols_V_c_full_n,
    ap_start,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n);
  output srcImg_rows_V_c_empty_n;
  output srcImg_rows_V_c_full_n;
  input AXIvideo2Mat_U0_img_rows_V_out_write;
  input srcImg_cols_V_c_full_n;
  input ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;

  wire AXIvideo2Mat_U0_img_rows_V_out_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire internal_empty_n_i_1_n_4;
  wire internal_full_n_i_1_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[1]_i_3__2_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire srcImg_cols_V_c_full_n;
  wire srcImg_rows_V_c_empty_n;
  wire srcImg_rows_V_c_full_n;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1
       (.I0(srcImg_rows_V_c_empty_n),
        .I1(\mOutPtr[1]_i_3__2_n_4 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_4),
        .Q(srcImg_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(\mOutPtr[1]_i_3__2_n_4 ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(srcImg_rows_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_4),
        .Q(srcImg_rows_V_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8777777778888888)) 
    \mOutPtr[0]_i_1 
       (.I0(srcImg_rows_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I2(srcImg_rows_V_c_full_n),
        .I3(srcImg_cols_V_c_full_n),
        .I4(ap_start),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__2_n_4 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h08888888)) 
    \mOutPtr[1]_i_2__1 
       (.I0(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I1(srcImg_rows_V_c_empty_n),
        .I2(ap_start),
        .I3(srcImg_cols_V_c_full_n),
        .I4(srcImg_rows_V_c_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h70000000)) 
    \mOutPtr[1]_i_3__2 
       (.I0(srcImg_rows_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I2(srcImg_rows_V_c_full_n),
        .I3(srcImg_cols_V_c_full_n),
        .I4(ap_start),
        .O(\mOutPtr[1]_i_3__2_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module hls_ocr_0_fifo_w11_d2_A
   (srcImg_cols_V_c13_full_n,
    srcImg_cols_V_c13_empty_n,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    hls_otsu_U0_srcImg_rows_V_read,
    AXIvideo2Mat_U0_img_rows_V_out_write,
    ap_rst_n_inv);
  output srcImg_cols_V_c13_full_n;
  output srcImg_cols_V_c13_empty_n;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input hls_otsu_U0_srcImg_rows_V_read;
  input AXIvideo2Mat_U0_img_rows_V_out_write;
  input ap_rst_n_inv;

  wire AXIvideo2Mat_U0_img_rows_V_out_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire hls_otsu_U0_srcImg_rows_V_read;
  wire internal_empty_n_i_1__3_n_4;
  wire internal_full_n_i_1__3_n_4;
  wire internal_full_n_i_2__2_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_4 ;
  wire \mOutPtr[1]_i_1__3_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire srcImg_cols_V_c13_empty_n;
  wire srcImg_cols_V_c13_full_n;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(srcImg_cols_V_c13_empty_n),
        .I3(hls_otsu_U0_srcImg_rows_V_read),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_4),
        .Q(srcImg_cols_V_c13_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__2_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(srcImg_cols_V_c13_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_4));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__2
       (.I0(srcImg_cols_V_c13_empty_n),
        .I1(hls_otsu_U0_srcImg_rows_V_read),
        .I2(srcImg_cols_V_c13_full_n),
        .I3(AXIvideo2Mat_U0_img_rows_V_out_write),
        .O(internal_full_n_i_2__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__1
       (.I0(hls_otsu_U0_srcImg_rows_V_read),
        .I1(srcImg_cols_V_c13_empty_n),
        .I2(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I3(srcImg_cols_V_c13_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_4),
        .Q(srcImg_cols_V_c13_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__3 
       (.I0(srcImg_cols_V_c13_empty_n),
        .I1(hls_otsu_U0_srcImg_rows_V_read),
        .I2(srcImg_cols_V_c13_full_n),
        .I3(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I2(srcImg_cols_V_c13_full_n),
        .I3(hls_otsu_U0_srcImg_rows_V_read),
        .I4(srcImg_cols_V_c13_empty_n),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module hls_ocr_0_fifo_w11_d2_A_3
   (srcImg_cols_V_c_empty_n,
    srcImg_cols_V_c_full_n,
    AXIvideo2Mat_U0_img_rows_V_out_write,
    srcImg_rows_V_c_full_n,
    ap_start,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n);
  output srcImg_cols_V_c_empty_n;
  output srcImg_cols_V_c_full_n;
  input AXIvideo2Mat_U0_img_rows_V_out_write;
  input srcImg_rows_V_c_full_n;
  input ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;

  wire AXIvideo2Mat_U0_img_rows_V_out_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire internal_empty_n_i_1__0_n_4;
  wire internal_full_n_i_1__0_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_4 ;
  wire \mOutPtr[1]_i_1__0_n_4 ;
  wire \mOutPtr[1]_i_3__1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire srcImg_cols_V_c_empty_n;
  wire srcImg_cols_V_c_full_n;
  wire srcImg_rows_V_c_full_n;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__0
       (.I0(srcImg_cols_V_c_empty_n),
        .I1(\mOutPtr[1]_i_3__1_n_4 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_4),
        .Q(srcImg_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(\mOutPtr[1]_i_3__1_n_4 ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(srcImg_cols_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_4),
        .Q(srcImg_cols_V_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8777777778888888)) 
    \mOutPtr[0]_i_1__0 
       (.I0(srcImg_cols_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I2(srcImg_cols_V_c_full_n),
        .I3(srcImg_rows_V_c_full_n),
        .I4(ap_start),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__1_n_4 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h08888888)) 
    \mOutPtr[1]_i_2__2 
       (.I0(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I1(srcImg_cols_V_c_empty_n),
        .I2(ap_start),
        .I3(srcImg_rows_V_c_full_n),
        .I4(srcImg_cols_V_c_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h70000000)) 
    \mOutPtr[1]_i_3__1 
       (.I0(srcImg_cols_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_rows_V_out_write),
        .I2(srcImg_cols_V_c_full_n),
        .I3(srcImg_rows_V_c_full_n),
        .I4(ap_start),
        .O(\mOutPtr[1]_i_3__1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module hls_ocr_0_fifo_w8_d2_A
   (\mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    dilateImg_data_strea_full_n,
    dilateImg_data_strea_empty_n,
    \tmp_6_reg_121_reg[0] ,
    Q,
    \tmp_6_reg_121_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][2] ,
    \mOutPtr_reg[1]_2 ,
    \ap_CS_fsm_reg[1] ,
    \exitcond_flatten_reg_112_reg[0] ,
    threshold_filter_U0_dstImg_data_stream_V_din,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output dilateImg_data_strea_full_n;
  output dilateImg_data_strea_empty_n;
  output \tmp_6_reg_121_reg[0] ;
  output [6:0]Q;
  output [6:0]\tmp_6_reg_121_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input internal_empty_n_reg_0;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][2] ;
  input \mOutPtr_reg[1]_2 ;
  input \ap_CS_fsm_reg[1] ;
  input \exitcond_flatten_reg_112_reg[0] ;
  input [0:0]threshold_filter_U0_dstImg_data_stream_V_din;
  input mOutPtr110_out;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input [0:0]E;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dilateImg_data_strea_empty_n;
  wire dilateImg_data_strea_full_n;
  wire \exitcond_flatten_reg_112_reg[0] ;
  wire internal_empty_n_i_1__6_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__6_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__6_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[1]_2 ;
  wire [0:0]threshold_filter_U0_dstImg_data_stream_V_din;
  wire \tmp_6_reg_121_reg[0] ;
  wire [6:0]\tmp_6_reg_121_reg[0]_0 ;

  hls_ocr_0_fifo_w8_d2_A_shiftReg_12 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .\exitcond_flatten_reg_112_reg[0] (\exitcond_flatten_reg_112_reg[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_2 ),
        .threshold_filter_U0_dstImg_data_stream_V_din(threshold_filter_U0_dstImg_data_stream_V_din),
        .\tmp_6_reg_121_reg[0] (\tmp_6_reg_121_reg[0] ),
        .\tmp_6_reg_121_reg[0]_0 (\tmp_6_reg_121_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__6
       (.I0(dilateImg_data_strea_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[1]_1 ),
        .O(internal_empty_n_i_1__6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_4),
        .Q(dilateImg_data_strea_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__6
       (.I0(internal_empty_n_reg_1),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(dilateImg_data_strea_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__6_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_4),
        .Q(dilateImg_data_strea_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(mOutPtr110_out),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1__6_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\mOutPtr_reg[1]_1 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module hls_ocr_0_fifo_w8_d2_A_0
   (dstImg_data_stream_0_full_n,
    dstImg_data_stream_0_empty_n,
    \SRL_SIG_reg[0]_0 ,
    dstImg_data_stream_0_dout,
    ap_clk,
    \tmp_6_reg_121_reg[0] ,
    mOutPtr0,
    ap_rst_n,
    mOutPtr110_out,
    shiftReg_ce,
    Mat2AXIvideo_U0_img_data_stream_V_read,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter2_reg,
    exitcond_flatten_reg_112_pp0_iter1_reg,
    ap_rst_n_inv);
  output dstImg_data_stream_0_full_n;
  output dstImg_data_stream_0_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]dstImg_data_stream_0_dout;
  input ap_clk;
  input \tmp_6_reg_121_reg[0] ;
  input mOutPtr0;
  input ap_rst_n;
  input mOutPtr110_out;
  input shiftReg_ce;
  input Mat2AXIvideo_U0_img_data_stream_V_read;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter2_reg;
  input exitcond_flatten_reg_112_pp0_iter1_reg;
  input ap_rst_n_inv;

  wire Mat2AXIvideo_U0_img_data_stream_V_read;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]dstImg_data_stream_0_dout;
  wire dstImg_data_stream_0_empty_n;
  wire dstImg_data_stream_0_full_n;
  wire exitcond_flatten_reg_112_pp0_iter1_reg;
  wire internal_empty_n_i_1__7_n_4;
  wire internal_full_n_i_1__7_n_4;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_4 ;
  wire \mOutPtr[1]_i_1__7_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire shiftReg_ce;
  wire \tmp_6_reg_121_reg[0] ;

  hls_ocr_0_fifo_w8_d2_A_shiftReg_11 U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .dstImg_data_stream_0_dout(dstImg_data_stream_0_dout),
        .dstImg_data_stream_0_full_n(dstImg_data_stream_0_full_n),
        .exitcond_flatten_reg_112_pp0_iter1_reg(exitcond_flatten_reg_112_pp0_iter1_reg),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_4_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_4_[1] ),
        .\tmp_6_reg_121_reg[0] (\tmp_6_reg_121_reg[0] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(dstImg_data_stream_0_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__7_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_4),
        .Q(dstImg_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__7
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(dstImg_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__7_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_4),
        .Q(dstImg_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__7 
       (.I0(dstImg_data_stream_0_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I3(dstImg_data_stream_0_empty_n),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module hls_ocr_0_fifo_w8_d2_A_1
   (erodeImg_data_stream_full_n,
    erodeImg_data_stream_empty_n,
    ram_reg,
    ram_reg_0,
    DIADI,
    ap_clk,
    DOBDO,
    \or_cond_i_i_i_reg_832_reg[0] ,
    ram_reg_1,
    ap_rst_n,
    Dilate_U0_p_src_data_stream_V_read,
    ap_enable_reg_pp0_iter4_reg,
    ap_rst_n_inv,
    E,
    D);
  output erodeImg_data_stream_full_n;
  output erodeImg_data_stream_empty_n;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]DIADI;
  input ap_clk;
  input [7:0]DOBDO;
  input \or_cond_i_i_i_reg_832_reg[0] ;
  input [7:0]ram_reg_1;
  input ap_rst_n;
  input Dilate_U0_p_src_data_stream_V_read;
  input ap_enable_reg_pp0_iter4_reg;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire Dilate_U0_p_src_data_stream_V_read;
  wire [0:0]E;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire erodeImg_data_stream_empty_n;
  wire erodeImg_data_stream_full_n;
  wire internal_empty_n_i_1__5_n_4;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_4;
  wire \mOutPtr[0]_i_1__5_n_4 ;
  wire \mOutPtr[1]_i_1__5_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \or_cond_i_i_i_reg_832_reg[0] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;

  hls_ocr_0_fifo_w8_d2_A_shiftReg_10 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_4_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_4_[1] ),
        .\or_cond_i_i_i_reg_832_reg[0] (\or_cond_i_i_i_reg_832_reg[0] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(erodeImg_data_stream_empty_n),
        .I3(Dilate_U0_p_src_data_stream_V_read),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__5_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_4),
        .Q(erodeImg_data_stream_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(erodeImg_data_stream_full_n),
        .I2(ap_rst_n),
        .I3(Dilate_U0_p_src_data_stream_V_read),
        .I4(erodeImg_data_stream_empty_n),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(internal_full_n_i_1__5_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__0
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_4),
        .Q(erodeImg_data_stream_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__5 
       (.I0(erodeImg_data_stream_empty_n),
        .I1(Dilate_U0_p_src_data_stream_V_read),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(Dilate_U0_p_src_data_stream_V_read),
        .I3(erodeImg_data_stream_empty_n),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module hls_ocr_0_fifo_w8_d2_A_2
   (otusImg_data_stream_s_full_n,
    otusImg_data_stream_s_empty_n,
    \SRL_SIG_reg[0]_0 ,
    otusImg_data_stream_s_dout,
    ap_clk,
    \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0] ,
    ap_rst_n,
    Erode_U0_p_src_data_stream_V_read,
    \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp0_iter2_reg,
    ap_rst_n_inv);
  output otusImg_data_stream_s_full_n;
  output otusImg_data_stream_s_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]otusImg_data_stream_s_dout;
  input ap_clk;
  input \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0] ;
  input ap_rst_n;
  input Erode_U0_p_src_data_stream_V_read;
  input \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_rst_n_inv;

  wire Erode_U0_p_src_data_stream_V_read;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__4_n_4;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_4;
  wire \mOutPtr[0]_i_1__4_n_4 ;
  wire \mOutPtr[1]_i_1__4_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire [0:0]otusImg_data_stream_s_dout;
  wire otusImg_data_stream_s_empty_n;
  wire otusImg_data_stream_s_full_n;
  wire \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0] ;
  wire \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0 ;

  hls_ocr_0_fifo_w8_d2_A_shiftReg_6 U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .ap_clk(ap_clk),
        .internal_full_n_reg(otusImg_data_stream_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_4_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_4_[1] ),
        .otusImg_data_stream_s_dout(otusImg_data_stream_s_dout),
        .\tmp_6_i_reg_1350_pp0_iter1_reg_reg[0] (\tmp_6_i_reg_1350_pp0_iter1_reg_reg[0] ),
        .\tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0 (\tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(otusImg_data_stream_s_empty_n),
        .I3(Erode_U0_p_src_data_stream_V_read),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_4),
        .Q(otusImg_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Erode_U0_p_src_data_stream_V_read),
        .I3(otusImg_data_stream_s_empty_n),
        .I4(\tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0 ),
        .I5(otusImg_data_stream_s_full_n),
        .O(internal_full_n_i_1__4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_4),
        .Q(otusImg_data_stream_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__4 
       (.I0(otusImg_data_stream_s_empty_n),
        .I1(Erode_U0_p_src_data_stream_V_read),
        .I2(otusImg_data_stream_s_full_n),
        .I3(\tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0 ),
        .I2(otusImg_data_stream_s_full_n),
        .I3(Erode_U0_p_src_data_stream_V_read),
        .I4(otusImg_data_stream_s_empty_n),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module hls_ocr_0_fifo_w8_d2_A_4
   (\tmp_3_reg_1359_reg[7] ,
    srcImg_data_stream_0_full_n,
    srcImg_data_stream_0_empty_n,
    D,
    Q,
    \SRL_SIG_reg[1][6] ,
    shiftReg_addr,
    ap_rst_n_inv,
    ap_clk,
    internal_empty_n_reg_0,
    \ap_CS_fsm_reg[4] ,
    hls_otsu_U0_srcImg_data_stream_V_read,
    internal_empty_n_reg_1,
    ap_rst_n,
    mOutPtr110_out,
    E,
    \axi_data_V_1_i_reg_274_reg[7] );
  output \tmp_3_reg_1359_reg[7] ;
  output srcImg_data_stream_0_full_n;
  output srcImg_data_stream_0_empty_n;
  output [7:0]D;
  output [3:0]Q;
  output [3:0]\SRL_SIG_reg[1][6] ;
  output shiftReg_addr;
  input ap_rst_n_inv;
  input ap_clk;
  input internal_empty_n_reg_0;
  input \ap_CS_fsm_reg[4] ;
  input hls_otsu_U0_srcImg_data_stream_V_read;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]E;
  input [7:0]\axi_data_V_1_i_reg_274_reg[7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\SRL_SIG_reg[1][6] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]\axi_data_V_1_i_reg_274_reg[7] ;
  wire hls_otsu_U0_srcImg_data_stream_V_read;
  wire internal_empty_n_i_1__1_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__1_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__1_n_4 ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire shiftReg_addr;
  wire srcImg_data_stream_0_empty_n;
  wire srcImg_data_stream_0_full_n;
  wire \tmp_3_reg_1359_reg[7] ;

  hls_ocr_0_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .ap_clk(ap_clk),
        .\axi_data_V_1_i_reg_274_reg[7] (\axi_data_V_1_i_reg_274_reg[7] ),
        .\mOutPtr_reg[0] (\tmp_3_reg_1359_reg[7] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_4_[1] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__1
       (.I0(srcImg_data_stream_0_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\tmp_3_reg_1359_reg[7] ),
        .O(internal_empty_n_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_4),
        .Q(srcImg_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_empty_n_reg_1),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\tmp_3_reg_1359_reg[7] ),
        .I3(srcImg_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_4),
        .Q(srcImg_data_stream_0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\tmp_3_reg_1359_reg[7] ),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(srcImg_data_stream_0_full_n),
        .I3(hls_otsu_U0_srcImg_data_stream_V_read),
        .I4(srcImg_data_stream_0_empty_n),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\tmp_3_reg_1359_reg[7] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_7_i_reg_1369[0]_i_11 
       (.I0(\tmp_3_reg_1359_reg[7] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module hls_ocr_0_fifo_w8_d2_A_shiftReg
   (D,
    Q,
    \SRL_SIG_reg[1][6]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    \axi_data_V_1_i_reg_274_reg[7] ,
    ap_clk);
  output [7:0]D;
  output [3:0]Q;
  output [3:0]\SRL_SIG_reg[1][6]_0 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]\axi_data_V_1_i_reg_274_reg[7] ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [7:1]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][6]_0 ;
  wire [7:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]\axi_data_V_1_i_reg_274_reg[7] ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\axi_data_V_1_i_reg_274_reg[7] [0]),
        .Q(\SRL_SIG_reg[1][6]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\axi_data_V_1_i_reg_274_reg[7] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\axi_data_V_1_i_reg_274_reg[7] [2]),
        .Q(\SRL_SIG_reg[1][6]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\axi_data_V_1_i_reg_274_reg[7] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\axi_data_V_1_i_reg_274_reg[7] [4]),
        .Q(\SRL_SIG_reg[1][6]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\axi_data_V_1_i_reg_274_reg[7] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\axi_data_V_1_i_reg_274_reg[7] [6]),
        .Q(\SRL_SIG_reg[1][6]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\axi_data_V_1_i_reg_274_reg[7] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][6]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][6]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][6]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][6]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_1359[0]_i_1 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[1][6]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_1359[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_1359[2]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1][6]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_1359[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_1359[4]_i_1 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[1][6]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_1359[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_1359[6]_i_1 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[1][6]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_1359[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module hls_ocr_0_fifo_w8_d2_A_shiftReg_10
   (ram_reg,
    ram_reg_0,
    DIADI,
    DOBDO,
    \or_cond_i_i_i_reg_832_reg[0] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    ram_reg_1,
    E,
    D,
    ap_clk);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]DIADI;
  input [7:0]DOBDO;
  input \or_cond_i_i_i_reg_832_reg[0] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]ram_reg_1;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \or_cond_i_i_i_reg_832_reg[0] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_13__3
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_14__2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_15__3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_16__2
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_17__2
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_18__2
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_19__2
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_1__5
       (.I0(ram_reg_1[7]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_20__2
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__4
       (.I0(DOBDO[7]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__5
       (.I0(ram_reg_1[6]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3__6
       (.I0(DOBDO[6]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3__7
       (.I0(ram_reg_1[5]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4__6
       (.I0(DOBDO[5]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4__7
       (.I0(ram_reg_1[4]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5__6
       (.I0(DOBDO[4]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5__7
       (.I0(ram_reg_1[3]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6__6
       (.I0(DOBDO[3]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6__7
       (.I0(ram_reg_1[2]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7__6
       (.I0(DOBDO[2]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7__7
       (.I0(ram_reg_1[1]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8__6
       (.I0(DOBDO[1]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8__7
       (.I0(ram_reg_1[0]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg_0[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_9__5
       (.I0(DOBDO[0]),
        .I1(\or_cond_i_i_i_reg_832_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[1] ),
        .O(ram_reg[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module hls_ocr_0_fifo_w8_d2_A_shiftReg_11
   (\SRL_SIG_reg[0]_0 ,
    dstImg_data_stream_0_dout,
    \tmp_6_reg_121_reg[0] ,
    ap_clk,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter2_reg,
    exitcond_flatten_reg_112_pp0_iter1_reg,
    dstImg_data_stream_0_full_n);
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]dstImg_data_stream_0_dout;
  input \tmp_6_reg_121_reg[0] ;
  input ap_clk;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter2_reg;
  input exitcond_flatten_reg_112_pp0_iter1_reg;
  input dstImg_data_stream_0_full_n;

  wire \SRL_SIG[1][0]_i_1__0_n_4 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire [0:0]dstImg_data_stream_0_dout;
  wire dstImg_data_stream_0_full_n;
  wire exitcond_flatten_reg_112_pp0_iter1_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \tmp_6_reg_121_reg[0] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0]_0 ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(dstImg_data_stream_0_dout));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \SRL_SIG[1][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(exitcond_flatten_reg_112_pp0_iter1_reg),
        .I4(dstImg_data_stream_0_full_n),
        .I5(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1__0_n_4 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_reg_121_reg[0] ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__0_n_4 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module hls_ocr_0_fifo_w8_d2_A_shiftReg_12
   (\tmp_6_reg_121_reg[0] ,
    Q,
    \tmp_6_reg_121_reg[0]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \mOutPtr_reg[1] ,
    \ap_CS_fsm_reg[1] ,
    \exitcond_flatten_reg_112_reg[0] ,
    threshold_filter_U0_dstImg_data_stream_V_din,
    E,
    D,
    ap_clk);
  output \tmp_6_reg_121_reg[0] ;
  output [6:0]Q;
  output [6:0]\tmp_6_reg_121_reg[0]_0 ;
  input \SRL_SIG_reg[0][7]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \mOutPtr_reg[1] ;
  input \ap_CS_fsm_reg[1] ;
  input \exitcond_flatten_reg_112_reg[0] ;
  input [0:0]threshold_filter_U0_dstImg_data_stream_V_din;
  input [0:0]E;
  input [6:0]D;
  input ap_clk;

  wire [6:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire \exitcond_flatten_reg_112_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [0:0]threshold_filter_U0_dstImg_data_stream_V_din;
  wire \tmp_6_reg_121_reg[0] ;
  wire [6:0]\tmp_6_reg_121_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\tmp_6_reg_121_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\tmp_6_reg_121_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\tmp_6_reg_121_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\tmp_6_reg_121_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\tmp_6_reg_121_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\tmp_6_reg_121_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\tmp_6_reg_121_reg[0]_0 [6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF0400000004)) 
    \tmp_6_reg_121[0]_i_1 
       (.I0(\SRL_SIG_reg[0][7]_0 ),
        .I1(\SRL_SIG_reg[0][2]_0 ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(\exitcond_flatten_reg_112_reg[0] ),
        .I5(threshold_filter_U0_dstImg_data_stream_V_din),
        .O(\tmp_6_reg_121_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module hls_ocr_0_fifo_w8_d2_A_shiftReg_6
   (\SRL_SIG_reg[0]_0 ,
    otusImg_data_stream_s_dout,
    \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0] ,
    ap_clk,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    internal_full_n_reg,
    \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0 );
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]otusImg_data_stream_s_dout;
  input \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0] ;
  input ap_clk;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input internal_full_n_reg;
  input \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0 ;

  wire \SRL_SIG[1][0]_i_1_n_4 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [0:0]otusImg_data_stream_s_dout;
  wire \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0] ;
  wire \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(internal_full_n_reg),
        .I2(\tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1_n_4 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_i_reg_1350_pp0_iter1_reg_reg[0] ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_4 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_13__2
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0]_0 ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(otusImg_data_stream_s_dout));
endmodule

(* ORIG_REF_NAME = "hls_ocr" *) (* hls_module = "yes" *) 
module hls_ocr_0_hls_ocr
   (video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    ap_clk,
    ap_rst_n,
    ap_start,
    video_in_TVALID,
    video_in_TREADY,
    video_out_TVALID,
    video_out_TREADY,
    ap_done,
    ap_ready,
    ap_idle);
  input [7:0]video_in_TDATA;
  input [0:0]video_in_TKEEP;
  input [0:0]video_in_TSTRB;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TID;
  input [0:0]video_in_TDEST;
  output [7:0]video_out_TDATA;
  output [0:0]video_out_TKEEP;
  output [0:0]video_out_TSTRB;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [0:0]video_out_TID;
  output [0:0]video_out_TDEST;
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  input video_in_TVALID;
  output video_in_TREADY;
  output video_out_TVALID;
  input video_out_TREADY;
  output ap_done;
  output ap_ready;
  output ap_idle;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_V_din;
  wire AXIvideo2Mat_U0_img_rows_V_out_write;
  wire AXIvideo2Mat_U0_n_19;
  wire AXIvideo2Mat_U0_n_20;
  wire AXIvideo2Mat_U0_n_21;
  wire AXIvideo2Mat_U0_n_6;
  wire AXIvideo2Mat_U0_n_9;
  wire Dilate_U0_ap_idle;
  wire Dilate_U0_ap_ready;
  wire Dilate_U0_ap_start;
  wire Dilate_U0_n_24;
  wire Dilate_U0_n_26;
  wire Dilate_U0_n_27;
  wire [7:1]Dilate_U0_p_dst_data_stream_V_din;
  wire Dilate_U0_p_src_data_stream_V_read;
  wire Erode_U0_ap_ready;
  wire Erode_U0_ap_start;
  wire Erode_U0_n_5;
  wire Erode_U0_n_6;
  wire [7:0]Erode_U0_p_dst_data_stream_V_din;
  wire Erode_U0_p_src_data_stream_V_read;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_data_stream_V_read;
  wire Mat2AXIvideo_U0_n_4;
  wire [7:7]\SRL_SIG_reg[0]_0 ;
  wire [7:1]\SRL_SIG_reg[0]_6 ;
  wire [7:7]\SRL_SIG_reg[0]_8 ;
  wire [6:0]\SRL_SIG_reg[0]_9 ;
  wire [6:0]\SRL_SIG_reg[1]_10 ;
  wire [7:1]\SRL_SIG_reg[1]_5 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire dilateImg_data_strea_U_n_4;
  wire dilateImg_data_strea_U_n_5;
  wire dilateImg_data_strea_U_n_8;
  wire dilateImg_data_strea_empty_n;
  wire dilateImg_data_strea_full_n;
  wire [7:7]dstImg_data_stream_0_dout;
  wire dstImg_data_stream_0_empty_n;
  wire dstImg_data_stream_0_full_n;
  wire erodeImg_data_stream_U_n_10;
  wire erodeImg_data_stream_U_n_11;
  wire erodeImg_data_stream_U_n_12;
  wire erodeImg_data_stream_U_n_13;
  wire erodeImg_data_stream_U_n_14;
  wire erodeImg_data_stream_U_n_15;
  wire erodeImg_data_stream_U_n_16;
  wire erodeImg_data_stream_U_n_17;
  wire erodeImg_data_stream_U_n_18;
  wire erodeImg_data_stream_U_n_19;
  wire erodeImg_data_stream_U_n_20;
  wire erodeImg_data_stream_U_n_21;
  wire erodeImg_data_stream_U_n_6;
  wire erodeImg_data_stream_U_n_7;
  wire erodeImg_data_stream_U_n_8;
  wire erodeImg_data_stream_U_n_9;
  wire [7:0]erodeImg_data_stream_dout;
  wire erodeImg_data_stream_empty_n;
  wire erodeImg_data_stream_full_n;
  wire exitcond_flatten_reg_112_pp0_iter1_reg;
  wire hls_otsu_U0_ap_ready;
  wire hls_otsu_U0_ap_start;
  wire hls_otsu_U0_n_11;
  wire hls_otsu_U0_n_13;
  wire hls_otsu_U0_n_14;
  wire hls_otsu_U0_n_15;
  wire hls_otsu_U0_n_7;
  wire hls_otsu_U0_n_9;
  wire hls_otsu_U0_srcImg_data_stream_V_read;
  wire hls_otsu_U0_srcImg_rows_V_read;
  wire [7:0]k_buf_0_val_3_q0;
  wire [7:0]k_buf_0_val_4_q0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_12;
  wire mOutPtr110_out_13;
  wire [7:7]otusImg_data_stream_s_dout;
  wire otusImg_data_stream_s_empty_n;
  wire otusImg_data_stream_s_full_n;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_11;
  wire shiftReg_ce_4;
  wire srcImg_cols_V_c13_empty_n;
  wire srcImg_cols_V_c13_full_n;
  wire srcImg_cols_V_c_empty_n;
  wire srcImg_cols_V_c_full_n;
  wire srcImg_data_stream_0_U_n_4;
  wire [7:0]srcImg_data_stream_0_dout;
  wire srcImg_data_stream_0_empty_n;
  wire srcImg_data_stream_0_full_n;
  wire srcImg_rows_V_c12_empty_n;
  wire srcImg_rows_V_c12_full_n;
  wire srcImg_rows_V_c_empty_n;
  wire srcImg_rows_V_c_full_n;
  wire start_for_Dilate_U0_full_n;
  wire start_for_Erode_U0_full_n;
  wire start_for_Mat2AXIocq_U_n_6;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_hls_otsmb6_U_n_6;
  wire start_for_hls_otsmb6_U_n_7;
  wire start_for_hls_otsmb6_U_n_8;
  wire start_for_hls_otsu_U0_full_n;
  wire start_for_threshold_filter_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_14;
  wire start_once_reg_2;
  wire start_once_reg_3;
  wire start_once_reg_7;
  wire threshold_filter_U0_ap_ready;
  wire threshold_filter_U0_ap_start;
  wire [7:7]threshold_filter_U0_dstImg_data_stream_V_din;
  wire threshold_filter_U0_n_11;
  wire threshold_filter_U0_n_12;
  wire threshold_filter_U0_n_13;
  wire threshold_filter_U0_n_18;
  wire threshold_filter_U0_n_19;
  wire threshold_filter_U0_n_20;
  wire threshold_filter_U0_n_21;
  wire threshold_filter_U0_n_22;
  wire threshold_filter_U0_n_5;
  wire threshold_filter_U0_n_6;
  wire [7:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [0:0]\^video_out_TDATA ;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  assign video_out_TDATA[7] = \^video_out_TDATA [0];
  assign video_out_TDATA[6] = \^video_out_TDATA [0];
  assign video_out_TDATA[5] = \^video_out_TDATA [0];
  assign video_out_TDATA[4] = \^video_out_TDATA [0];
  assign video_out_TDATA[3] = \^video_out_TDATA [0];
  assign video_out_TDATA[2] = \^video_out_TDATA [0];
  assign video_out_TDATA[1] = \^video_out_TDATA [0];
  assign video_out_TDATA[0] = \^video_out_TDATA [0];
  assign video_out_TDEST[0] = \<const0> ;
  assign video_out_TID[0] = \<const0> ;
  assign video_out_TKEEP[0] = \<const1> ;
  assign video_out_TSTRB[0] = \<const0> ;
  hls_ocr_0_AXIvideo2Mat AXIvideo2Mat_U0
       (.AXIvideo2Mat_U0_img_rows_V_out_write(AXIvideo2Mat_U0_img_rows_V_out_write),
        .D(AXIvideo2Mat_U0_img_data_stream_V_din),
        .E(shiftReg_ce),
        .Q(AXIvideo2Mat_U0_n_6),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\axi_data_V_1_i_reg_274_reg[0]_0 (AXIvideo2Mat_U0_n_9),
        .internal_empty_n_reg(AXIvideo2Mat_U0_n_19),
        .internal_empty_n_reg_0(AXIvideo2Mat_U0_n_20),
        .internal_empty_n_reg_1(start_for_hls_otsmb6_U_n_6),
        .internal_full_n_reg(start_for_hls_otsmb6_U_n_7),
        .\mOutPtr_reg[0] (AXIvideo2Mat_U0_n_21),
        .srcImg_cols_V_c13_full_n(srcImg_cols_V_c13_full_n),
        .srcImg_cols_V_c_empty_n(srcImg_cols_V_c_empty_n),
        .srcImg_data_stream_0_full_n(srcImg_data_stream_0_full_n),
        .srcImg_rows_V_c12_full_n(srcImg_rows_V_c12_full_n),
        .srcImg_rows_V_c_empty_n(srcImg_rows_V_c_empty_n),
        .start_for_hls_otsu_U0_full_n(start_for_hls_otsu_U0_full_n),
        .start_once_reg(start_once_reg),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  hls_ocr_0_Dilate Dilate_U0
       (.D(Dilate_U0_p_dst_data_stream_V_din),
        .DIADI(erodeImg_data_stream_dout),
        .DOBDO(k_buf_0_val_3_q0),
        .Dilate_U0_ap_idle(Dilate_U0_ap_idle),
        .Dilate_U0_ap_ready(Dilate_U0_ap_ready),
        .Dilate_U0_ap_start(Dilate_U0_ap_start),
        .Dilate_U0_p_src_data_stream_V_read(Dilate_U0_p_src_data_stream_V_read),
        .E(shiftReg_ce_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dilateImg_data_strea_full_n(dilateImg_data_strea_full_n),
        .erodeImg_data_stream_empty_n(erodeImg_data_stream_empty_n),
        .\mOutPtr_reg[0] (Dilate_U0_n_26),
        .\mOutPtr_reg[1] (Dilate_U0_n_27),
        .ram_reg(Dilate_U0_n_24),
        .ram_reg_0({erodeImg_data_stream_U_n_6,erodeImg_data_stream_U_n_7,erodeImg_data_stream_U_n_8,erodeImg_data_stream_U_n_9,erodeImg_data_stream_U_n_10,erodeImg_data_stream_U_n_11,erodeImg_data_stream_U_n_12,erodeImg_data_stream_U_n_13}),
        .ram_reg_1({erodeImg_data_stream_U_n_14,erodeImg_data_stream_U_n_15,erodeImg_data_stream_U_n_16,erodeImg_data_stream_U_n_17,erodeImg_data_stream_U_n_18,erodeImg_data_stream_U_n_19,erodeImg_data_stream_U_n_20,erodeImg_data_stream_U_n_21}),
        .\right_border_buf_0_4_fu_154_reg[7]_0 (k_buf_0_val_4_q0),
        .start_for_threshold_filter_U0_full_n(start_for_threshold_filter_U0_full_n),
        .start_once_reg(start_once_reg_2));
  hls_ocr_0_Erode Erode_U0
       (.D(Erode_U0_p_dst_data_stream_V_din),
        .Dilate_U0_ap_idle(Dilate_U0_ap_idle),
        .E(shiftReg_ce_4),
        .Erode_U0_ap_ready(Erode_U0_ap_ready),
        .Erode_U0_ap_start(Erode_U0_ap_start),
        .Erode_U0_p_src_data_stream_V_read(Erode_U0_p_src_data_stream_V_read),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Q(hls_otsu_U0_n_7),
        .\ap_CS_fsm_reg[0]_0 (Mat2AXIvideo_U0_n_4),
        .ap_clk(ap_clk),
        .ap_idle(Erode_U0_n_6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .erodeImg_data_stream_full_n(erodeImg_data_stream_full_n),
        .internal_empty_n_reg(start_for_hls_otsmb6_U_n_8),
        .\mOutPtr_reg[0] (Erode_U0_n_5),
        .otusImg_data_stream_s_dout(otusImg_data_stream_s_dout),
        .otusImg_data_stream_s_empty_n(otusImg_data_stream_s_empty_n),
        .start_for_Dilate_U0_full_n(start_for_Dilate_U0_full_n),
        .start_once_reg(start_once_reg_3));
  GND GND
       (.G(\<const0> ));
  hls_ocr_0_Mat2AXIvideo Mat2AXIvideo_U0
       (.Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_data_stream_V_read(Mat2AXIvideo_U0_img_data_stream_V_read),
        .Q(Mat2AXIvideo_U0_n_4),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstImg_data_stream_0_dout(dstImg_data_stream_0_dout),
        .dstImg_data_stream_0_empty_n(dstImg_data_stream_0_empty_n),
        .video_out_TDATA(\^video_out_TDATA ),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
  VCC VCC
       (.P(\<const1> ));
  hls_ocr_0_fifo_w8_d2_A dilateImg_data_strea_U
       (.D(Dilate_U0_p_dst_data_stream_V_din),
        .E(shiftReg_ce_1),
        .Q(\SRL_SIG_reg[0]_6 ),
        .\SRL_SIG_reg[0][2] (threshold_filter_U0_n_22),
        .\SRL_SIG_reg[0][7] (threshold_filter_U0_n_21),
        .\ap_CS_fsm_reg[1] (threshold_filter_U0_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dilateImg_data_strea_empty_n(dilateImg_data_strea_empty_n),
        .dilateImg_data_strea_full_n(dilateImg_data_strea_full_n),
        .\exitcond_flatten_reg_112_reg[0] (threshold_filter_U0_n_5),
        .internal_empty_n_reg_0(threshold_filter_U0_n_13),
        .internal_empty_n_reg_1(threshold_filter_U0_n_19),
        .mOutPtr110_out(mOutPtr110_out_13),
        .\mOutPtr_reg[1]_0 (dilateImg_data_strea_U_n_4),
        .\mOutPtr_reg[1]_1 (dilateImg_data_strea_U_n_5),
        .\mOutPtr_reg[1]_2 (threshold_filter_U0_n_20),
        .threshold_filter_U0_dstImg_data_stream_V_din(threshold_filter_U0_dstImg_data_stream_V_din),
        .\tmp_6_reg_121_reg[0] (dilateImg_data_strea_U_n_8),
        .\tmp_6_reg_121_reg[0]_0 (\SRL_SIG_reg[1]_5 ));
  hls_ocr_0_fifo_w8_d2_A_0 dstImg_data_stream_0_U
       (.Mat2AXIvideo_U0_img_data_stream_V_read(Mat2AXIvideo_U0_img_data_stream_V_read),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(threshold_filter_U0_n_6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstImg_data_stream_0_dout(dstImg_data_stream_0_dout),
        .dstImg_data_stream_0_empty_n(dstImg_data_stream_0_empty_n),
        .dstImg_data_stream_0_full_n(dstImg_data_stream_0_full_n),
        .exitcond_flatten_reg_112_pp0_iter1_reg(exitcond_flatten_reg_112_pp0_iter1_reg),
        .mOutPtr0(mOutPtr0),
        .mOutPtr110_out(mOutPtr110_out_12),
        .shiftReg_ce(shiftReg_ce_11),
        .\tmp_6_reg_121_reg[0] (threshold_filter_U0_n_18));
  hls_ocr_0_fifo_w8_d2_A_1 erodeImg_data_stream_U
       (.D(Erode_U0_p_dst_data_stream_V_din),
        .DIADI(erodeImg_data_stream_dout),
        .DOBDO(k_buf_0_val_3_q0),
        .Dilate_U0_p_src_data_stream_V_read(Dilate_U0_p_src_data_stream_V_read),
        .E(shiftReg_ce_4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4_reg(Erode_U0_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .erodeImg_data_stream_empty_n(erodeImg_data_stream_empty_n),
        .erodeImg_data_stream_full_n(erodeImg_data_stream_full_n),
        .\or_cond_i_i_i_reg_832_reg[0] (Dilate_U0_n_24),
        .ram_reg({erodeImg_data_stream_U_n_6,erodeImg_data_stream_U_n_7,erodeImg_data_stream_U_n_8,erodeImg_data_stream_U_n_9,erodeImg_data_stream_U_n_10,erodeImg_data_stream_U_n_11,erodeImg_data_stream_U_n_12,erodeImg_data_stream_U_n_13}),
        .ram_reg_0({erodeImg_data_stream_U_n_14,erodeImg_data_stream_U_n_15,erodeImg_data_stream_U_n_16,erodeImg_data_stream_U_n_17,erodeImg_data_stream_U_n_18,erodeImg_data_stream_U_n_19,erodeImg_data_stream_U_n_20,erodeImg_data_stream_U_n_21}),
        .ram_reg_1(k_buf_0_val_4_q0));
  hls_ocr_0_hls_otsu hls_otsu_U0
       (.D(srcImg_data_stream_0_dout),
        .Q(hls_otsu_U0_n_7),
        .\SRL_SIG_reg[0][6] ({\SRL_SIG_reg[0]_9 [6],\SRL_SIG_reg[0]_9 [4],\SRL_SIG_reg[0]_9 [2],\SRL_SIG_reg[0]_9 [0]}),
        .\SRL_SIG_reg[0][7] (hls_otsu_U0_n_14),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_8 ),
        .\SRL_SIG_reg[1][6] ({\SRL_SIG_reg[1]_10 [6],\SRL_SIG_reg[1]_10 [4],\SRL_SIG_reg[1]_10 [2],\SRL_SIG_reg[1]_10 [0]}),
        .\addr_win_val_0_V_2_fu_214_reg[7]_0 (hls_otsu_U0_n_9),
        .\ap_CS_fsm_reg[4]_0 (AXIvideo2Mat_U0_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\brmerge_i_reg_457_reg[0] (AXIvideo2Mat_U0_n_21),
        .hls_otsu_U0_ap_ready(hls_otsu_U0_ap_ready),
        .hls_otsu_U0_ap_start(hls_otsu_U0_ap_start),
        .hls_otsu_U0_srcImg_data_stream_V_read(hls_otsu_U0_srcImg_data_stream_V_read),
        .hls_otsu_U0_srcImg_rows_V_read(hls_otsu_U0_srcImg_rows_V_read),
        .internal_empty_n_reg(hls_otsu_U0_n_13),
        .internal_full_n_reg(hls_otsu_U0_n_15),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (hls_otsu_U0_n_11),
        .\mOutPtr_reg[0]_0 (srcImg_data_stream_0_U_n_4),
        .otusImg_data_stream_s_full_n(otusImg_data_stream_s_full_n),
        .shiftReg_addr(shiftReg_addr),
        .srcImg_cols_V_c13_empty_n(srcImg_cols_V_c13_empty_n),
        .srcImg_data_stream_0_empty_n(srcImg_data_stream_0_empty_n),
        .srcImg_data_stream_0_full_n(srcImg_data_stream_0_full_n),
        .srcImg_rows_V_c12_empty_n(srcImg_rows_V_c12_empty_n),
        .start_for_Erode_U0_full_n(start_for_Erode_U0_full_n),
        .start_once_reg(start_once_reg_7));
  hls_ocr_0_fifo_w8_d2_A_2 otusImg_data_stream_s_U
       (.Erode_U0_p_src_data_stream_V_read(Erode_U0_p_src_data_stream_V_read),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_8 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(hls_otsu_U0_n_13),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .otusImg_data_stream_s_dout(otusImg_data_stream_s_dout),
        .otusImg_data_stream_s_empty_n(otusImg_data_stream_s_empty_n),
        .otusImg_data_stream_s_full_n(otusImg_data_stream_s_full_n),
        .\tmp_6_i_reg_1350_pp0_iter1_reg_reg[0] (hls_otsu_U0_n_14),
        .\tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0 (hls_otsu_U0_n_9));
  hls_ocr_0_fifo_w11_d2_A srcImg_cols_V_c13_U
       (.AXIvideo2Mat_U0_img_rows_V_out_write(AXIvideo2Mat_U0_img_rows_V_out_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .hls_otsu_U0_srcImg_rows_V_read(hls_otsu_U0_srcImg_rows_V_read),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_20),
        .srcImg_cols_V_c13_empty_n(srcImg_cols_V_c13_empty_n),
        .srcImg_cols_V_c13_full_n(srcImg_cols_V_c13_full_n));
  hls_ocr_0_fifo_w11_d2_A_3 srcImg_cols_V_c_U
       (.AXIvideo2Mat_U0_img_rows_V_out_write(AXIvideo2Mat_U0_img_rows_V_out_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .srcImg_cols_V_c_empty_n(srcImg_cols_V_c_empty_n),
        .srcImg_cols_V_c_full_n(srcImg_cols_V_c_full_n),
        .srcImg_rows_V_c_full_n(srcImg_rows_V_c_full_n));
  hls_ocr_0_fifo_w8_d2_A_4 srcImg_data_stream_0_U
       (.D(srcImg_data_stream_0_dout),
        .E(shiftReg_ce),
        .Q({\SRL_SIG_reg[1]_10 [6],\SRL_SIG_reg[1]_10 [4],\SRL_SIG_reg[1]_10 [2],\SRL_SIG_reg[1]_10 [0]}),
        .\SRL_SIG_reg[1][6] ({\SRL_SIG_reg[0]_9 [6],\SRL_SIG_reg[0]_9 [4],\SRL_SIG_reg[0]_9 [2],\SRL_SIG_reg[0]_9 [0]}),
        .\ap_CS_fsm_reg[4] (AXIvideo2Mat_U0_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_V_1_i_reg_274_reg[7] (AXIvideo2Mat_U0_img_data_stream_V_din),
        .hls_otsu_U0_srcImg_data_stream_V_read(hls_otsu_U0_srcImg_data_stream_V_read),
        .internal_empty_n_reg_0(hls_otsu_U0_n_11),
        .internal_empty_n_reg_1(hls_otsu_U0_n_15),
        .mOutPtr110_out(mOutPtr110_out),
        .shiftReg_addr(shiftReg_addr),
        .srcImg_data_stream_0_empty_n(srcImg_data_stream_0_empty_n),
        .srcImg_data_stream_0_full_n(srcImg_data_stream_0_full_n),
        .\tmp_3_reg_1359_reg[7] (srcImg_data_stream_0_U_n_4));
  hls_ocr_0_fifo_w10_d2_A srcImg_rows_V_c12_U
       (.AXIvideo2Mat_U0_img_rows_V_out_write(AXIvideo2Mat_U0_img_rows_V_out_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .hls_otsu_U0_srcImg_rows_V_read(hls_otsu_U0_srcImg_rows_V_read),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_19),
        .srcImg_rows_V_c12_empty_n(srcImg_rows_V_c12_empty_n),
        .srcImg_rows_V_c12_full_n(srcImg_rows_V_c12_full_n));
  hls_ocr_0_fifo_w10_d2_A_5 srcImg_rows_V_c_U
       (.AXIvideo2Mat_U0_img_rows_V_out_write(AXIvideo2Mat_U0_img_rows_V_out_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .srcImg_cols_V_c_full_n(srcImg_cols_V_c_full_n),
        .srcImg_rows_V_c_empty_n(srcImg_rows_V_c_empty_n),
        .srcImg_rows_V_c_full_n(srcImg_rows_V_c_full_n));
  hls_ocr_0_start_for_Dilate_U0 start_for_Dilate_U0_U
       (.Dilate_U0_ap_ready(Dilate_U0_ap_ready),
        .Dilate_U0_ap_start(Dilate_U0_ap_start),
        .Erode_U0_ap_start(Erode_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_for_Dilate_U0_full_n(start_for_Dilate_U0_full_n),
        .start_once_reg(start_once_reg_3));
  hls_ocr_0_start_for_Erode_U0 start_for_Erode_U0_U
       (.Erode_U0_ap_ready(Erode_U0_ap_ready),
        .Erode_U0_ap_start(Erode_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .hls_otsu_U0_ap_start(hls_otsu_U0_ap_start),
        .start_for_Erode_U0_full_n(start_for_Erode_U0_full_n),
        .start_once_reg(start_once_reg_7));
  hls_ocr_0_start_for_Mat2AXIocq start_for_Mat2AXIocq_U
       (.\AXI_video_strm_V_id_V_1_state_reg[1] (ap_done),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_idle(start_for_Mat2AXIocq_U_n_6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_14),
        .threshold_filter_U0_ap_start(threshold_filter_U0_ap_start));
  hls_ocr_0_start_for_hls_otsmb6 start_for_hls_otsmb6_U
       (.Q(AXIvideo2Mat_U0_n_6),
        .\ap_CS_fsm_reg[0] (start_for_hls_otsmb6_U_n_6),
        .\ap_CS_fsm_reg[0]_0 (start_for_hls_otsmb6_U_n_7),
        .\ap_CS_fsm_reg[0]_1 (threshold_filter_U0_n_11),
        .\ap_CS_fsm_reg[0]_2 (Erode_U0_n_6),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_idle_0(start_for_hls_otsmb6_U_n_8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .hls_otsu_U0_ap_ready(hls_otsu_U0_ap_ready),
        .hls_otsu_U0_ap_start(hls_otsu_U0_ap_start),
        .internal_full_n_reg_0(start_for_Mat2AXIocq_U_n_6),
        .srcImg_cols_V_c13_full_n(srcImg_cols_V_c13_full_n),
        .srcImg_cols_V_c_empty_n(srcImg_cols_V_c_empty_n),
        .srcImg_rows_V_c12_full_n(srcImg_rows_V_c12_full_n),
        .srcImg_rows_V_c_empty_n(srcImg_rows_V_c_empty_n),
        .start_for_Erode_U0_full_n(start_for_Erode_U0_full_n),
        .start_for_hls_otsu_U0_full_n(start_for_hls_otsu_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_7));
  hls_ocr_0_start_for_threshoncg start_for_threshoncg_U
       (.Dilate_U0_ap_start(Dilate_U0_ap_start),
        .Q(threshold_filter_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_for_threshold_filter_U0_full_n(start_for_threshold_filter_U0_full_n),
        .start_once_reg(start_once_reg_2),
        .start_once_reg_reg(Dilate_U0_n_27),
        .threshold_filter_U0_ap_start(threshold_filter_U0_ap_start));
  hls_ocr_0_threshold_filter threshold_filter_U0
       (.Mat2AXIvideo_U0_img_data_stream_V_read(Mat2AXIvideo_U0_img_data_stream_V_read),
        .Q({threshold_filter_U0_ap_ready,threshold_filter_U0_n_11}),
        .\SRL_SIG_reg[0][7] (threshold_filter_U0_n_18),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0]_6 ),
        .\SRL_SIG_reg[0]_1 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1]_5 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(threshold_filter_U0_n_6),
        .ap_enable_reg_pp0_iter4_reg(Dilate_U0_n_26),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dilateImg_data_strea_empty_n(dilateImg_data_strea_empty_n),
        .dstImg_data_stream_0_empty_n(dstImg_data_stream_0_empty_n),
        .dstImg_data_stream_0_full_n(dstImg_data_stream_0_full_n),
        .exitcond_flatten_reg_112_pp0_iter1_reg(exitcond_flatten_reg_112_pp0_iter1_reg),
        .\exitcond_flatten_reg_112_reg[0]_0 (dilateImg_data_strea_U_n_8),
        .mOutPtr0(mOutPtr0),
        .mOutPtr110_out(mOutPtr110_out_13),
        .mOutPtr110_out_0(mOutPtr110_out_12),
        .\mOutPtr_reg[0] (threshold_filter_U0_n_5),
        .\mOutPtr_reg[0]_0 (threshold_filter_U0_n_12),
        .\mOutPtr_reg[0]_1 (threshold_filter_U0_n_13),
        .\mOutPtr_reg[0]_2 (dilateImg_data_strea_U_n_5),
        .\mOutPtr_reg[1] (threshold_filter_U0_n_19),
        .\mOutPtr_reg[1]_0 (dilateImg_data_strea_U_n_4),
        .shiftReg_ce(shiftReg_ce_11),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_14),
        .threshold_filter_U0_ap_start(threshold_filter_U0_ap_start),
        .threshold_filter_U0_dstImg_data_stream_V_din(threshold_filter_U0_dstImg_data_stream_V_din),
        .\tmp_6_reg_121_reg[0]_0 (threshold_filter_U0_n_20),
        .\tmp_6_reg_121_reg[0]_1 (threshold_filter_U0_n_21),
        .\tmp_6_reg_121_reg[0]_2 (threshold_filter_U0_n_22));
endmodule

(* ORIG_REF_NAME = "hls_ocr_mac_muladhbi" *) 
module hls_ocr_0_hls_ocr_mac_muladhbi
   (SR,
    front_grays_V_d0,
    Q,
    WEA,
    ap_clk,
    D,
    DOADO,
    tmp_15_i_reg_1491,
    front_grays_tmp_V_1_fu_2460);
  output [0:0]SR;
  output [27:0]front_grays_V_d0;
  input [2:0]Q;
  input [0:0]WEA;
  input ap_clk;
  input [8:0]D;
  input [18:0]DOADO;
  input tmp_15_i_reg_1491;
  input front_grays_tmp_V_1_fu_2460;

  wire [8:0]D;
  wire [18:0]DOADO;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_clk;
  wire [27:0]front_grays_V_d0;
  wire front_grays_tmp_V_1_fu_2460;
  wire tmp_15_i_reg_1491;

  hls_ocr_0_hls_ocr_mac_muladhbi_DSP48_1 hls_ocr_mac_muladhbi_DSP48_1_U
       (.D(D),
        .DOADO(DOADO),
        .Q(Q),
        .SR(SR),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .front_grays_V_d0(front_grays_V_d0),
        .front_grays_tmp_V_1_fu_2460(front_grays_tmp_V_1_fu_2460),
        .tmp_15_i_reg_1491(tmp_15_i_reg_1491));
endmodule

(* ORIG_REF_NAME = "hls_ocr_mac_muladhbi_DSP48_1" *) 
module hls_ocr_0_hls_ocr_mac_muladhbi_DSP48_1
   (SR,
    front_grays_V_d0,
    Q,
    WEA,
    ap_clk,
    D,
    DOADO,
    tmp_15_i_reg_1491,
    front_grays_tmp_V_1_fu_2460);
  output [0:0]SR;
  output [27:0]front_grays_V_d0;
  input [2:0]Q;
  input [0:0]WEA;
  input ap_clk;
  input [8:0]D;
  input [18:0]DOADO;
  input tmp_15_i_reg_1491;
  input front_grays_tmp_V_1_fu_2460;

  wire [8:0]D;
  wire [18:0]DOADO;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_clk;
  wire [27:0]front_grays_V_d0;
  wire front_grays_tmp_V_1_fu_2460;
  wire p_i_1_n_4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire tmp_15_i_reg_1491;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \i_op_assign_reg_432[8]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOADO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[2]),
        .CEC(WEA),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:28],p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(SR),
        .RSTC(p_i_1_n_4),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB0)) 
    p_i_1
       (.I0(tmp_15_i_reg_1491),
        .I1(Q[2]),
        .I2(front_grays_tmp_V_1_fu_2460),
        .O(p_i_1_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10
       (.I0(Q[2]),
        .I1(p_n_94),
        .O(front_grays_V_d0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11
       (.I0(Q[2]),
        .I1(p_n_95),
        .O(front_grays_V_d0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12
       (.I0(Q[2]),
        .I1(p_n_96),
        .O(front_grays_V_d0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13
       (.I0(Q[2]),
        .I1(p_n_97),
        .O(front_grays_V_d0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14
       (.I0(Q[2]),
        .I1(p_n_98),
        .O(front_grays_V_d0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15
       (.I0(Q[2]),
        .I1(p_n_99),
        .O(front_grays_V_d0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16
       (.I0(Q[2]),
        .I1(p_n_100),
        .O(front_grays_V_d0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17
       (.I0(Q[2]),
        .I1(p_n_101),
        .O(front_grays_V_d0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18
       (.I0(Q[2]),
        .I1(p_n_102),
        .O(front_grays_V_d0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19
       (.I0(Q[2]),
        .I1(p_n_103),
        .O(front_grays_V_d0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20
       (.I0(Q[2]),
        .I1(p_n_104),
        .O(front_grays_V_d0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21
       (.I0(Q[2]),
        .I1(p_n_105),
        .O(front_grays_V_d0[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22
       (.I0(Q[2]),
        .I1(p_n_106),
        .O(front_grays_V_d0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23
       (.I0(Q[2]),
        .I1(p_n_107),
        .O(front_grays_V_d0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24
       (.I0(Q[2]),
        .I1(p_n_108),
        .O(front_grays_V_d0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25
       (.I0(Q[2]),
        .I1(p_n_109),
        .O(front_grays_V_d0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26
       (.I0(Q[2]),
        .I1(p_n_82),
        .O(front_grays_V_d0[27]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27
       (.I0(Q[2]),
        .I1(p_n_83),
        .O(front_grays_V_d0[26]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28
       (.I0(Q[2]),
        .I1(p_n_84),
        .O(front_grays_V_d0[25]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29
       (.I0(Q[2]),
        .I1(p_n_85),
        .O(front_grays_V_d0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_30__0
       (.I0(Q[2]),
        .I1(p_n_86),
        .O(front_grays_V_d0[23]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_31__0
       (.I0(Q[2]),
        .I1(p_n_87),
        .O(front_grays_V_d0[22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_32
       (.I0(Q[2]),
        .I1(p_n_88),
        .O(front_grays_V_d0[21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_33
       (.I0(Q[2]),
        .I1(p_n_89),
        .O(front_grays_V_d0[20]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_34
       (.I0(Q[2]),
        .I1(p_n_90),
        .O(front_grays_V_d0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_35
       (.I0(Q[2]),
        .I1(p_n_91),
        .O(front_grays_V_d0[18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_36
       (.I0(Q[2]),
        .I1(p_n_92),
        .O(front_grays_V_d0[17]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_37__0
       (.I0(Q[2]),
        .I1(p_n_93),
        .O(front_grays_V_d0[16]));
endmodule

(* ORIG_REF_NAME = "hls_ocr_mul_52s_5fYi" *) 
module hls_ocr_0_hls_ocr_mul_52s_5fYi
   (D,
    in0,
    tmp9_reg_1587_reg__2,
    ap_clk);
  output [33:0]D;
  input [51:0]in0;
  input [51:0]tmp9_reg_1587_reg__2;
  input ap_clk;

  wire [33:0]D;
  wire ap_clk;
  wire [51:0]in0;
  wire [51:0]tmp9_reg_1587_reg__2;

  hls_ocr_0_hls_ocr_mul_52s_5fYi_MulnS_0 hls_ocr_mul_52s_5fYi_MulnS_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .in0(in0),
        .tmp9_reg_1587_reg__2(tmp9_reg_1587_reg__2));
endmodule

(* ORIG_REF_NAME = "hls_ocr_mul_52s_5fYi_MulnS_0" *) 
module hls_ocr_0_hls_ocr_mul_52s_5fYi_MulnS_0
   (D,
    in0,
    tmp9_reg_1587_reg__2,
    ap_clk);
  output [33:0]D;
  input [51:0]in0;
  input [51:0]tmp9_reg_1587_reg__2;
  input ap_clk;

  wire [33:0]D;
  wire ap_clk;
  wire \delta_temp_V_reg_1597[18]_i_2_n_4 ;
  wire \delta_temp_V_reg_1597[18]_i_3_n_4 ;
  wire \delta_temp_V_reg_1597[18]_i_4_n_4 ;
  wire \delta_temp_V_reg_1597[22]_i_2_n_4 ;
  wire \delta_temp_V_reg_1597[22]_i_3_n_4 ;
  wire \delta_temp_V_reg_1597[22]_i_4_n_4 ;
  wire \delta_temp_V_reg_1597[22]_i_5_n_4 ;
  wire \delta_temp_V_reg_1597[26]_i_2_n_4 ;
  wire \delta_temp_V_reg_1597[26]_i_3_n_4 ;
  wire \delta_temp_V_reg_1597[26]_i_4_n_4 ;
  wire \delta_temp_V_reg_1597[26]_i_5_n_4 ;
  wire \delta_temp_V_reg_1597[30]_i_2_n_4 ;
  wire \delta_temp_V_reg_1597[30]_i_3_n_4 ;
  wire \delta_temp_V_reg_1597[30]_i_4_n_4 ;
  wire \delta_temp_V_reg_1597[30]_i_5_n_4 ;
  wire \delta_temp_V_reg_1597[33]_i_2_n_4 ;
  wire \delta_temp_V_reg_1597[33]_i_3_n_4 ;
  wire \delta_temp_V_reg_1597[33]_i_4_n_4 ;
  wire \delta_temp_V_reg_1597_reg[18]_i_1_n_4 ;
  wire \delta_temp_V_reg_1597_reg[18]_i_1_n_5 ;
  wire \delta_temp_V_reg_1597_reg[18]_i_1_n_6 ;
  wire \delta_temp_V_reg_1597_reg[18]_i_1_n_7 ;
  wire \delta_temp_V_reg_1597_reg[22]_i_1_n_4 ;
  wire \delta_temp_V_reg_1597_reg[22]_i_1_n_5 ;
  wire \delta_temp_V_reg_1597_reg[22]_i_1_n_6 ;
  wire \delta_temp_V_reg_1597_reg[22]_i_1_n_7 ;
  wire \delta_temp_V_reg_1597_reg[26]_i_1_n_4 ;
  wire \delta_temp_V_reg_1597_reg[26]_i_1_n_5 ;
  wire \delta_temp_V_reg_1597_reg[26]_i_1_n_6 ;
  wire \delta_temp_V_reg_1597_reg[26]_i_1_n_7 ;
  wire \delta_temp_V_reg_1597_reg[30]_i_1_n_4 ;
  wire \delta_temp_V_reg_1597_reg[30]_i_1_n_5 ;
  wire \delta_temp_V_reg_1597_reg[30]_i_1_n_6 ;
  wire \delta_temp_V_reg_1597_reg[30]_i_1_n_7 ;
  wire \delta_temp_V_reg_1597_reg[33]_i_1_n_6 ;
  wire \delta_temp_V_reg_1597_reg[33]_i_1_n_7 ;
  (* RTL_KEEP = "true" *) wire [51:0]in0;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_106;
  wire p_reg__0_n_107;
  wire p_reg__0_n_108;
  wire p_reg__0_n_109;
  wire p_reg__0_n_62;
  wire p_reg__0_n_63;
  wire p_reg__0_n_64;
  wire p_reg__0_n_65;
  wire p_reg__0_n_66;
  wire p_reg__0_n_67;
  wire p_reg__0_n_68;
  wire p_reg__0_n_69;
  wire p_reg__0_n_70;
  wire p_reg__0_n_71;
  wire p_reg__0_n_72;
  wire p_reg__0_n_73;
  wire p_reg__0_n_74;
  wire p_reg__0_n_75;
  wire p_reg__0_n_76;
  wire p_reg__0_n_77;
  wire p_reg__0_n_78;
  wire p_reg__0_n_79;
  wire p_reg__0_n_80;
  wire p_reg__0_n_81;
  wire p_reg__0_n_82;
  wire p_reg__0_n_83;
  wire p_reg__0_n_84;
  wire p_reg__0_n_85;
  wire p_reg__0_n_86;
  wire p_reg__0_n_87;
  wire p_reg__0_n_88;
  wire p_reg__0_n_89;
  wire p_reg__0_n_90;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire p_reg__1_n_109;
  wire p_reg__1_n_62;
  wire p_reg__1_n_63;
  wire p_reg__1_n_64;
  wire p_reg__1_n_65;
  wire p_reg__1_n_66;
  wire p_reg__1_n_67;
  wire p_reg__1_n_68;
  wire p_reg__1_n_69;
  wire p_reg__1_n_70;
  wire p_reg__1_n_71;
  wire p_reg__1_n_72;
  wire p_reg__1_n_73;
  wire p_reg__1_n_74;
  wire p_reg__1_n_75;
  wire p_reg__1_n_76;
  wire p_reg__1_n_77;
  wire p_reg__1_n_78;
  wire p_reg__1_n_79;
  wire p_reg__1_n_80;
  wire p_reg__1_n_81;
  wire p_reg__1_n_82;
  wire p_reg__1_n_83;
  wire p_reg__1_n_84;
  wire p_reg__1_n_85;
  wire p_reg__1_n_86;
  wire p_reg__1_n_87;
  wire p_reg__1_n_88;
  wire p_reg__1_n_89;
  wire p_reg__1_n_90;
  wire p_reg__1_n_91;
  wire p_reg__1_n_92;
  wire p_reg__1_n_93;
  (* RTL_KEEP = "true" *) wire [51:0]tmp9_reg_1587_reg__2;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_154;
  wire tmp_product__1_n_155;
  wire tmp_product__1_n_156;
  wire tmp_product__1_n_157;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_89;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product__2_n_100;
  wire tmp_product__2_n_101;
  wire tmp_product__2_n_102;
  wire tmp_product__2_n_103;
  wire tmp_product__2_n_104;
  wire tmp_product__2_n_105;
  wire tmp_product__2_n_106;
  wire tmp_product__2_n_107;
  wire tmp_product__2_n_108;
  wire tmp_product__2_n_109;
  wire tmp_product__2_n_110;
  wire tmp_product__2_n_111;
  wire tmp_product__2_n_112;
  wire tmp_product__2_n_113;
  wire tmp_product__2_n_114;
  wire tmp_product__2_n_115;
  wire tmp_product__2_n_116;
  wire tmp_product__2_n_117;
  wire tmp_product__2_n_118;
  wire tmp_product__2_n_119;
  wire tmp_product__2_n_120;
  wire tmp_product__2_n_121;
  wire tmp_product__2_n_122;
  wire tmp_product__2_n_123;
  wire tmp_product__2_n_124;
  wire tmp_product__2_n_125;
  wire tmp_product__2_n_126;
  wire tmp_product__2_n_127;
  wire tmp_product__2_n_128;
  wire tmp_product__2_n_129;
  wire tmp_product__2_n_130;
  wire tmp_product__2_n_131;
  wire tmp_product__2_n_132;
  wire tmp_product__2_n_133;
  wire tmp_product__2_n_134;
  wire tmp_product__2_n_135;
  wire tmp_product__2_n_136;
  wire tmp_product__2_n_137;
  wire tmp_product__2_n_138;
  wire tmp_product__2_n_139;
  wire tmp_product__2_n_140;
  wire tmp_product__2_n_141;
  wire tmp_product__2_n_142;
  wire tmp_product__2_n_143;
  wire tmp_product__2_n_144;
  wire tmp_product__2_n_145;
  wire tmp_product__2_n_146;
  wire tmp_product__2_n_147;
  wire tmp_product__2_n_148;
  wire tmp_product__2_n_149;
  wire tmp_product__2_n_150;
  wire tmp_product__2_n_151;
  wire tmp_product__2_n_152;
  wire tmp_product__2_n_153;
  wire tmp_product__2_n_154;
  wire tmp_product__2_n_155;
  wire tmp_product__2_n_156;
  wire tmp_product__2_n_157;
  wire tmp_product__2_n_62;
  wire tmp_product__2_n_63;
  wire tmp_product__2_n_64;
  wire tmp_product__2_n_65;
  wire tmp_product__2_n_66;
  wire tmp_product__2_n_67;
  wire tmp_product__2_n_68;
  wire tmp_product__2_n_69;
  wire tmp_product__2_n_70;
  wire tmp_product__2_n_71;
  wire tmp_product__2_n_72;
  wire tmp_product__2_n_73;
  wire tmp_product__2_n_74;
  wire tmp_product__2_n_75;
  wire tmp_product__2_n_76;
  wire tmp_product__2_n_77;
  wire tmp_product__2_n_78;
  wire tmp_product__2_n_79;
  wire tmp_product__2_n_80;
  wire tmp_product__2_n_81;
  wire tmp_product__2_n_82;
  wire tmp_product__2_n_83;
  wire tmp_product__2_n_84;
  wire tmp_product__2_n_85;
  wire tmp_product__2_n_86;
  wire tmp_product__2_n_87;
  wire tmp_product__2_n_88;
  wire tmp_product__2_n_89;
  wire tmp_product__2_n_90;
  wire tmp_product__2_n_91;
  wire tmp_product__2_n_92;
  wire tmp_product__2_n_93;
  wire tmp_product__2_n_94;
  wire tmp_product__2_n_95;
  wire tmp_product__2_n_96;
  wire tmp_product__2_n_97;
  wire tmp_product__2_n_98;
  wire tmp_product__2_n_99;
  wire tmp_product__3_n_100;
  wire tmp_product__3_n_101;
  wire tmp_product__3_n_102;
  wire tmp_product__3_n_103;
  wire tmp_product__3_n_104;
  wire tmp_product__3_n_105;
  wire tmp_product__3_n_106;
  wire tmp_product__3_n_107;
  wire tmp_product__3_n_108;
  wire tmp_product__3_n_109;
  wire tmp_product__3_n_110;
  wire tmp_product__3_n_111;
  wire tmp_product__3_n_112;
  wire tmp_product__3_n_113;
  wire tmp_product__3_n_114;
  wire tmp_product__3_n_115;
  wire tmp_product__3_n_116;
  wire tmp_product__3_n_117;
  wire tmp_product__3_n_118;
  wire tmp_product__3_n_119;
  wire tmp_product__3_n_120;
  wire tmp_product__3_n_121;
  wire tmp_product__3_n_122;
  wire tmp_product__3_n_123;
  wire tmp_product__3_n_124;
  wire tmp_product__3_n_125;
  wire tmp_product__3_n_126;
  wire tmp_product__3_n_127;
  wire tmp_product__3_n_128;
  wire tmp_product__3_n_129;
  wire tmp_product__3_n_130;
  wire tmp_product__3_n_131;
  wire tmp_product__3_n_132;
  wire tmp_product__3_n_133;
  wire tmp_product__3_n_134;
  wire tmp_product__3_n_135;
  wire tmp_product__3_n_136;
  wire tmp_product__3_n_137;
  wire tmp_product__3_n_138;
  wire tmp_product__3_n_139;
  wire tmp_product__3_n_140;
  wire tmp_product__3_n_141;
  wire tmp_product__3_n_142;
  wire tmp_product__3_n_143;
  wire tmp_product__3_n_144;
  wire tmp_product__3_n_145;
  wire tmp_product__3_n_146;
  wire tmp_product__3_n_147;
  wire tmp_product__3_n_148;
  wire tmp_product__3_n_149;
  wire tmp_product__3_n_150;
  wire tmp_product__3_n_151;
  wire tmp_product__3_n_152;
  wire tmp_product__3_n_153;
  wire tmp_product__3_n_154;
  wire tmp_product__3_n_155;
  wire tmp_product__3_n_156;
  wire tmp_product__3_n_157;
  wire tmp_product__3_n_62;
  wire tmp_product__3_n_63;
  wire tmp_product__3_n_64;
  wire tmp_product__3_n_65;
  wire tmp_product__3_n_66;
  wire tmp_product__3_n_67;
  wire tmp_product__3_n_68;
  wire tmp_product__3_n_69;
  wire tmp_product__3_n_70;
  wire tmp_product__3_n_71;
  wire tmp_product__3_n_72;
  wire tmp_product__3_n_73;
  wire tmp_product__3_n_74;
  wire tmp_product__3_n_75;
  wire tmp_product__3_n_76;
  wire tmp_product__3_n_77;
  wire tmp_product__3_n_78;
  wire tmp_product__3_n_79;
  wire tmp_product__3_n_80;
  wire tmp_product__3_n_81;
  wire tmp_product__3_n_82;
  wire tmp_product__3_n_83;
  wire tmp_product__3_n_84;
  wire tmp_product__3_n_85;
  wire tmp_product__3_n_86;
  wire tmp_product__3_n_87;
  wire tmp_product__3_n_88;
  wire tmp_product__3_n_89;
  wire tmp_product__3_n_90;
  wire tmp_product__3_n_91;
  wire tmp_product__3_n_92;
  wire tmp_product__3_n_93;
  wire tmp_product__3_n_94;
  wire tmp_product__3_n_95;
  wire tmp_product__3_n_96;
  wire tmp_product__3_n_97;
  wire tmp_product__3_n_98;
  wire tmp_product__3_n_99;
  wire tmp_product__4_n_100;
  wire tmp_product__4_n_101;
  wire tmp_product__4_n_102;
  wire tmp_product__4_n_103;
  wire tmp_product__4_n_104;
  wire tmp_product__4_n_105;
  wire tmp_product__4_n_106;
  wire tmp_product__4_n_107;
  wire tmp_product__4_n_108;
  wire tmp_product__4_n_109;
  wire tmp_product__4_n_110;
  wire tmp_product__4_n_111;
  wire tmp_product__4_n_112;
  wire tmp_product__4_n_113;
  wire tmp_product__4_n_114;
  wire tmp_product__4_n_115;
  wire tmp_product__4_n_116;
  wire tmp_product__4_n_117;
  wire tmp_product__4_n_118;
  wire tmp_product__4_n_119;
  wire tmp_product__4_n_120;
  wire tmp_product__4_n_121;
  wire tmp_product__4_n_122;
  wire tmp_product__4_n_123;
  wire tmp_product__4_n_124;
  wire tmp_product__4_n_125;
  wire tmp_product__4_n_126;
  wire tmp_product__4_n_127;
  wire tmp_product__4_n_128;
  wire tmp_product__4_n_129;
  wire tmp_product__4_n_130;
  wire tmp_product__4_n_131;
  wire tmp_product__4_n_132;
  wire tmp_product__4_n_133;
  wire tmp_product__4_n_134;
  wire tmp_product__4_n_135;
  wire tmp_product__4_n_136;
  wire tmp_product__4_n_137;
  wire tmp_product__4_n_138;
  wire tmp_product__4_n_139;
  wire tmp_product__4_n_140;
  wire tmp_product__4_n_141;
  wire tmp_product__4_n_142;
  wire tmp_product__4_n_143;
  wire tmp_product__4_n_144;
  wire tmp_product__4_n_145;
  wire tmp_product__4_n_146;
  wire tmp_product__4_n_147;
  wire tmp_product__4_n_148;
  wire tmp_product__4_n_149;
  wire tmp_product__4_n_150;
  wire tmp_product__4_n_151;
  wire tmp_product__4_n_152;
  wire tmp_product__4_n_153;
  wire tmp_product__4_n_154;
  wire tmp_product__4_n_155;
  wire tmp_product__4_n_156;
  wire tmp_product__4_n_157;
  wire tmp_product__4_n_62;
  wire tmp_product__4_n_63;
  wire tmp_product__4_n_64;
  wire tmp_product__4_n_65;
  wire tmp_product__4_n_66;
  wire tmp_product__4_n_67;
  wire tmp_product__4_n_68;
  wire tmp_product__4_n_69;
  wire tmp_product__4_n_70;
  wire tmp_product__4_n_71;
  wire tmp_product__4_n_72;
  wire tmp_product__4_n_73;
  wire tmp_product__4_n_74;
  wire tmp_product__4_n_75;
  wire tmp_product__4_n_76;
  wire tmp_product__4_n_77;
  wire tmp_product__4_n_78;
  wire tmp_product__4_n_79;
  wire tmp_product__4_n_80;
  wire tmp_product__4_n_81;
  wire tmp_product__4_n_82;
  wire tmp_product__4_n_83;
  wire tmp_product__4_n_84;
  wire tmp_product__4_n_85;
  wire tmp_product__4_n_86;
  wire tmp_product__4_n_87;
  wire tmp_product__4_n_88;
  wire tmp_product__4_n_89;
  wire tmp_product__4_n_90;
  wire tmp_product__4_n_91;
  wire tmp_product__4_n_92;
  wire tmp_product__4_n_93;
  wire tmp_product__4_n_94;
  wire tmp_product__4_n_95;
  wire tmp_product__4_n_96;
  wire tmp_product__4_n_97;
  wire tmp_product__4_n_98;
  wire tmp_product__4_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:2]\NLW_delta_temp_V_reg_1597_reg[33]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_delta_temp_V_reg_1597_reg[33]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_p_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__1_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__3_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__3_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__4_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__4_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[18]_i_2 
       (.I0(p_reg__1_n_90),
        .I1(p_reg__0_n_107),
        .O(\delta_temp_V_reg_1597[18]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[18]_i_3 
       (.I0(p_reg__1_n_91),
        .I1(p_reg__0_n_108),
        .O(\delta_temp_V_reg_1597[18]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[18]_i_4 
       (.I0(p_reg__1_n_92),
        .I1(p_reg__0_n_109),
        .O(\delta_temp_V_reg_1597[18]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[22]_i_2 
       (.I0(p_reg__1_n_86),
        .I1(p_reg__0_n_103),
        .O(\delta_temp_V_reg_1597[22]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[22]_i_3 
       (.I0(p_reg__1_n_87),
        .I1(p_reg__0_n_104),
        .O(\delta_temp_V_reg_1597[22]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[22]_i_4 
       (.I0(p_reg__1_n_88),
        .I1(p_reg__0_n_105),
        .O(\delta_temp_V_reg_1597[22]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[22]_i_5 
       (.I0(p_reg__1_n_89),
        .I1(p_reg__0_n_106),
        .O(\delta_temp_V_reg_1597[22]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[26]_i_2 
       (.I0(p_reg__1_n_82),
        .I1(p_reg__0_n_99),
        .O(\delta_temp_V_reg_1597[26]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[26]_i_3 
       (.I0(p_reg__1_n_83),
        .I1(p_reg__0_n_100),
        .O(\delta_temp_V_reg_1597[26]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[26]_i_4 
       (.I0(p_reg__1_n_84),
        .I1(p_reg__0_n_101),
        .O(\delta_temp_V_reg_1597[26]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[26]_i_5 
       (.I0(p_reg__1_n_85),
        .I1(p_reg__0_n_102),
        .O(\delta_temp_V_reg_1597[26]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[30]_i_2 
       (.I0(p_reg__1_n_78),
        .I1(p_reg__0_n_95),
        .O(\delta_temp_V_reg_1597[30]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[30]_i_3 
       (.I0(p_reg__1_n_79),
        .I1(p_reg__0_n_96),
        .O(\delta_temp_V_reg_1597[30]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[30]_i_4 
       (.I0(p_reg__1_n_80),
        .I1(p_reg__0_n_97),
        .O(\delta_temp_V_reg_1597[30]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[30]_i_5 
       (.I0(p_reg__1_n_81),
        .I1(p_reg__0_n_98),
        .O(\delta_temp_V_reg_1597[30]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delta_temp_V_reg_1597[33]_i_2 
       (.I0(tmp_product__0_n_109),
        .I1(p_reg__0_n_92),
        .I2(p_reg__1_n_75),
        .O(\delta_temp_V_reg_1597[33]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[33]_i_3 
       (.I0(p_reg__1_n_76),
        .I1(p_reg__0_n_93),
        .O(\delta_temp_V_reg_1597[33]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delta_temp_V_reg_1597[33]_i_4 
       (.I0(p_reg__1_n_77),
        .I1(p_reg__0_n_94),
        .O(\delta_temp_V_reg_1597[33]_i_4_n_4 ));
  CARRY4 \delta_temp_V_reg_1597_reg[18]_i_1 
       (.CI(1'b0),
        .CO({\delta_temp_V_reg_1597_reg[18]_i_1_n_4 ,\delta_temp_V_reg_1597_reg[18]_i_1_n_5 ,\delta_temp_V_reg_1597_reg[18]_i_1_n_6 ,\delta_temp_V_reg_1597_reg[18]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({p_reg__1_n_90,p_reg__1_n_91,p_reg__1_n_92,1'b0}),
        .O(D[18:15]),
        .S({\delta_temp_V_reg_1597[18]_i_2_n_4 ,\delta_temp_V_reg_1597[18]_i_3_n_4 ,\delta_temp_V_reg_1597[18]_i_4_n_4 ,p_reg__1_n_93}));
  CARRY4 \delta_temp_V_reg_1597_reg[22]_i_1 
       (.CI(\delta_temp_V_reg_1597_reg[18]_i_1_n_4 ),
        .CO({\delta_temp_V_reg_1597_reg[22]_i_1_n_4 ,\delta_temp_V_reg_1597_reg[22]_i_1_n_5 ,\delta_temp_V_reg_1597_reg[22]_i_1_n_6 ,\delta_temp_V_reg_1597_reg[22]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({p_reg__1_n_86,p_reg__1_n_87,p_reg__1_n_88,p_reg__1_n_89}),
        .O(D[22:19]),
        .S({\delta_temp_V_reg_1597[22]_i_2_n_4 ,\delta_temp_V_reg_1597[22]_i_3_n_4 ,\delta_temp_V_reg_1597[22]_i_4_n_4 ,\delta_temp_V_reg_1597[22]_i_5_n_4 }));
  CARRY4 \delta_temp_V_reg_1597_reg[26]_i_1 
       (.CI(\delta_temp_V_reg_1597_reg[22]_i_1_n_4 ),
        .CO({\delta_temp_V_reg_1597_reg[26]_i_1_n_4 ,\delta_temp_V_reg_1597_reg[26]_i_1_n_5 ,\delta_temp_V_reg_1597_reg[26]_i_1_n_6 ,\delta_temp_V_reg_1597_reg[26]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({p_reg__1_n_82,p_reg__1_n_83,p_reg__1_n_84,p_reg__1_n_85}),
        .O(D[26:23]),
        .S({\delta_temp_V_reg_1597[26]_i_2_n_4 ,\delta_temp_V_reg_1597[26]_i_3_n_4 ,\delta_temp_V_reg_1597[26]_i_4_n_4 ,\delta_temp_V_reg_1597[26]_i_5_n_4 }));
  CARRY4 \delta_temp_V_reg_1597_reg[30]_i_1 
       (.CI(\delta_temp_V_reg_1597_reg[26]_i_1_n_4 ),
        .CO({\delta_temp_V_reg_1597_reg[30]_i_1_n_4 ,\delta_temp_V_reg_1597_reg[30]_i_1_n_5 ,\delta_temp_V_reg_1597_reg[30]_i_1_n_6 ,\delta_temp_V_reg_1597_reg[30]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({p_reg__1_n_78,p_reg__1_n_79,p_reg__1_n_80,p_reg__1_n_81}),
        .O(D[30:27]),
        .S({\delta_temp_V_reg_1597[30]_i_2_n_4 ,\delta_temp_V_reg_1597[30]_i_3_n_4 ,\delta_temp_V_reg_1597[30]_i_4_n_4 ,\delta_temp_V_reg_1597[30]_i_5_n_4 }));
  CARRY4 \delta_temp_V_reg_1597_reg[33]_i_1 
       (.CI(\delta_temp_V_reg_1597_reg[30]_i_1_n_4 ),
        .CO({\NLW_delta_temp_V_reg_1597_reg[33]_i_1_CO_UNCONNECTED [3:2],\delta_temp_V_reg_1597_reg[33]_i_1_n_6 ,\delta_temp_V_reg_1597_reg[33]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg__1_n_76,p_reg__1_n_77}),
        .O({\NLW_delta_temp_V_reg_1597_reg[33]_i_1_O_UNCONNECTED [3],D[33:31]}),
        .S({1'b0,\delta_temp_V_reg_1597[33]_i_2_n_4 ,\delta_temp_V_reg_1597[33]_i_3_n_4 ,\delta_temp_V_reg_1597[33]_i_4_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_reg__0_n_62,p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66,p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70,p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74,p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78,p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82,p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86,p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90,p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105,p_reg__0_n_106,p_reg__0_n_107,p_reg__0_n_108,p_reg__0_n_109}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153,tmp_product__2_n_154,tmp_product__2_n_155,tmp_product__2_n_156,tmp_product__2_n_157}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp9_reg_1587_reg__2[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__1_OVERFLOW_UNCONNECTED),
        .P({p_reg__1_n_62,p_reg__1_n_63,p_reg__1_n_64,p_reg__1_n_65,p_reg__1_n_66,p_reg__1_n_67,p_reg__1_n_68,p_reg__1_n_69,p_reg__1_n_70,p_reg__1_n_71,p_reg__1_n_72,p_reg__1_n_73,p_reg__1_n_74,p_reg__1_n_75,p_reg__1_n_76,p_reg__1_n_77,p_reg__1_n_78,p_reg__1_n_79,p_reg__1_n_80,p_reg__1_n_81,p_reg__1_n_82,p_reg__1_n_83,p_reg__1_n_84,p_reg__1_n_85,p_reg__1_n_86,p_reg__1_n_87,p_reg__1_n_88,p_reg__1_n_89,p_reg__1_n_90,p_reg__1_n_91,p_reg__1_n_92,p_reg__1_n_93,D[14:0],p_reg__1_n_109}),
        .PATTERNBDETECT(NLW_p_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__4_n_110,tmp_product__4_n_111,tmp_product__4_n_112,tmp_product__4_n_113,tmp_product__4_n_114,tmp_product__4_n_115,tmp_product__4_n_116,tmp_product__4_n_117,tmp_product__4_n_118,tmp_product__4_n_119,tmp_product__4_n_120,tmp_product__4_n_121,tmp_product__4_n_122,tmp_product__4_n_123,tmp_product__4_n_124,tmp_product__4_n_125,tmp_product__4_n_126,tmp_product__4_n_127,tmp_product__4_n_128,tmp_product__4_n_129,tmp_product__4_n_130,tmp_product__4_n_131,tmp_product__4_n_132,tmp_product__4_n_133,tmp_product__4_n_134,tmp_product__4_n_135,tmp_product__4_n_136,tmp_product__4_n_137,tmp_product__4_n_138,tmp_product__4_n_139,tmp_product__4_n_140,tmp_product__4_n_141,tmp_product__4_n_142,tmp_product__4_n_143,tmp_product__4_n_144,tmp_product__4_n_145,tmp_product__4_n_146,tmp_product__4_n_147,tmp_product__4_n_148,tmp_product__4_n_149,tmp_product__4_n_150,tmp_product__4_n_151,tmp_product__4_n_152,tmp_product__4_n_153,tmp_product__4_n_154,tmp_product__4_n_155,tmp_product__4_n_156,tmp_product__4_n_157}),
        .PCOUT(NLW_p_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp9_reg_1587_reg__2[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(in0[51:34]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51],tmp9_reg_1587_reg__2[51:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .PCOUT({tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp9_reg_1587_reg__2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(in0[51:34]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,tmp_product__1_n_89,tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105,tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp9_reg_1587_reg__2[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({tmp_product__2_n_62,tmp_product__2_n_63,tmp_product__2_n_64,tmp_product__2_n_65,tmp_product__2_n_66,tmp_product__2_n_67,tmp_product__2_n_68,tmp_product__2_n_69,tmp_product__2_n_70,tmp_product__2_n_71,tmp_product__2_n_72,tmp_product__2_n_73,tmp_product__2_n_74,tmp_product__2_n_75,tmp_product__2_n_76,tmp_product__2_n_77,tmp_product__2_n_78,tmp_product__2_n_79,tmp_product__2_n_80,tmp_product__2_n_81,tmp_product__2_n_82,tmp_product__2_n_83,tmp_product__2_n_84,tmp_product__2_n_85,tmp_product__2_n_86,tmp_product__2_n_87,tmp_product__2_n_88,tmp_product__2_n_89,tmp_product__2_n_90,tmp_product__2_n_91,tmp_product__2_n_92,tmp_product__2_n_93,tmp_product__2_n_94,tmp_product__2_n_95,tmp_product__2_n_96,tmp_product__2_n_97,tmp_product__2_n_98,tmp_product__2_n_99,tmp_product__2_n_100,tmp_product__2_n_101,tmp_product__2_n_102,tmp_product__2_n_103,tmp_product__2_n_104,tmp_product__2_n_105,tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157}),
        .PCOUT({tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153,tmp_product__2_n_154,tmp_product__2_n_155,tmp_product__2_n_156,tmp_product__2_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp9_reg_1587_reg__2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__3_OVERFLOW_UNCONNECTED),
        .P({tmp_product__3_n_62,tmp_product__3_n_63,tmp_product__3_n_64,tmp_product__3_n_65,tmp_product__3_n_66,tmp_product__3_n_67,tmp_product__3_n_68,tmp_product__3_n_69,tmp_product__3_n_70,tmp_product__3_n_71,tmp_product__3_n_72,tmp_product__3_n_73,tmp_product__3_n_74,tmp_product__3_n_75,tmp_product__3_n_76,tmp_product__3_n_77,tmp_product__3_n_78,tmp_product__3_n_79,tmp_product__3_n_80,tmp_product__3_n_81,tmp_product__3_n_82,tmp_product__3_n_83,tmp_product__3_n_84,tmp_product__3_n_85,tmp_product__3_n_86,tmp_product__3_n_87,tmp_product__3_n_88,tmp_product__3_n_89,tmp_product__3_n_90,tmp_product__3_n_91,tmp_product__3_n_92,tmp_product__3_n_93,tmp_product__3_n_94,tmp_product__3_n_95,tmp_product__3_n_96,tmp_product__3_n_97,tmp_product__3_n_98,tmp_product__3_n_99,tmp_product__3_n_100,tmp_product__3_n_101,tmp_product__3_n_102,tmp_product__3_n_103,tmp_product__3_n_104,tmp_product__3_n_105,tmp_product__3_n_106,tmp_product__3_n_107,tmp_product__3_n_108,tmp_product__3_n_109}),
        .PATTERNBDETECT(NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__3_n_110,tmp_product__3_n_111,tmp_product__3_n_112,tmp_product__3_n_113,tmp_product__3_n_114,tmp_product__3_n_115,tmp_product__3_n_116,tmp_product__3_n_117,tmp_product__3_n_118,tmp_product__3_n_119,tmp_product__3_n_120,tmp_product__3_n_121,tmp_product__3_n_122,tmp_product__3_n_123,tmp_product__3_n_124,tmp_product__3_n_125,tmp_product__3_n_126,tmp_product__3_n_127,tmp_product__3_n_128,tmp_product__3_n_129,tmp_product__3_n_130,tmp_product__3_n_131,tmp_product__3_n_132,tmp_product__3_n_133,tmp_product__3_n_134,tmp_product__3_n_135,tmp_product__3_n_136,tmp_product__3_n_137,tmp_product__3_n_138,tmp_product__3_n_139,tmp_product__3_n_140,tmp_product__3_n_141,tmp_product__3_n_142,tmp_product__3_n_143,tmp_product__3_n_144,tmp_product__3_n_145,tmp_product__3_n_146,tmp_product__3_n_147,tmp_product__3_n_148,tmp_product__3_n_149,tmp_product__3_n_150,tmp_product__3_n_151,tmp_product__3_n_152,tmp_product__3_n_153,tmp_product__3_n_154,tmp_product__3_n_155,tmp_product__3_n_156,tmp_product__3_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__4
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp9_reg_1587_reg__2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__4_OVERFLOW_UNCONNECTED),
        .P({tmp_product__4_n_62,tmp_product__4_n_63,tmp_product__4_n_64,tmp_product__4_n_65,tmp_product__4_n_66,tmp_product__4_n_67,tmp_product__4_n_68,tmp_product__4_n_69,tmp_product__4_n_70,tmp_product__4_n_71,tmp_product__4_n_72,tmp_product__4_n_73,tmp_product__4_n_74,tmp_product__4_n_75,tmp_product__4_n_76,tmp_product__4_n_77,tmp_product__4_n_78,tmp_product__4_n_79,tmp_product__4_n_80,tmp_product__4_n_81,tmp_product__4_n_82,tmp_product__4_n_83,tmp_product__4_n_84,tmp_product__4_n_85,tmp_product__4_n_86,tmp_product__4_n_87,tmp_product__4_n_88,tmp_product__4_n_89,tmp_product__4_n_90,tmp_product__4_n_91,tmp_product__4_n_92,tmp_product__4_n_93,tmp_product__4_n_94,tmp_product__4_n_95,tmp_product__4_n_96,tmp_product__4_n_97,tmp_product__4_n_98,tmp_product__4_n_99,tmp_product__4_n_100,tmp_product__4_n_101,tmp_product__4_n_102,tmp_product__4_n_103,tmp_product__4_n_104,tmp_product__4_n_105,tmp_product__4_n_106,tmp_product__4_n_107,tmp_product__4_n_108,tmp_product__4_n_109}),
        .PATTERNBDETECT(NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__3_n_110,tmp_product__3_n_111,tmp_product__3_n_112,tmp_product__3_n_113,tmp_product__3_n_114,tmp_product__3_n_115,tmp_product__3_n_116,tmp_product__3_n_117,tmp_product__3_n_118,tmp_product__3_n_119,tmp_product__3_n_120,tmp_product__3_n_121,tmp_product__3_n_122,tmp_product__3_n_123,tmp_product__3_n_124,tmp_product__3_n_125,tmp_product__3_n_126,tmp_product__3_n_127,tmp_product__3_n_128,tmp_product__3_n_129,tmp_product__3_n_130,tmp_product__3_n_131,tmp_product__3_n_132,tmp_product__3_n_133,tmp_product__3_n_134,tmp_product__3_n_135,tmp_product__3_n_136,tmp_product__3_n_137,tmp_product__3_n_138,tmp_product__3_n_139,tmp_product__3_n_140,tmp_product__3_n_141,tmp_product__3_n_142,tmp_product__3_n_143,tmp_product__3_n_144,tmp_product__3_n_145,tmp_product__3_n_146,tmp_product__3_n_147,tmp_product__3_n_148,tmp_product__3_n_149,tmp_product__3_n_150,tmp_product__3_n_151,tmp_product__3_n_152,tmp_product__3_n_153,tmp_product__3_n_154,tmp_product__3_n_155,tmp_product__3_n_156,tmp_product__3_n_157}),
        .PCOUT({tmp_product__4_n_110,tmp_product__4_n_111,tmp_product__4_n_112,tmp_product__4_n_113,tmp_product__4_n_114,tmp_product__4_n_115,tmp_product__4_n_116,tmp_product__4_n_117,tmp_product__4_n_118,tmp_product__4_n_119,tmp_product__4_n_120,tmp_product__4_n_121,tmp_product__4_n_122,tmp_product__4_n_123,tmp_product__4_n_124,tmp_product__4_n_125,tmp_product__4_n_126,tmp_product__4_n_127,tmp_product__4_n_128,tmp_product__4_n_129,tmp_product__4_n_130,tmp_product__4_n_131,tmp_product__4_n_132,tmp_product__4_n_133,tmp_product__4_n_134,tmp_product__4_n_135,tmp_product__4_n_136,tmp_product__4_n_137,tmp_product__4_n_138,tmp_product__4_n_139,tmp_product__4_n_140,tmp_product__4_n_141,tmp_product__4_n_142,tmp_product__4_n_143,tmp_product__4_n_144,tmp_product__4_n_145,tmp_product__4_n_146,tmp_product__4_n_147,tmp_product__4_n_148,tmp_product__4_n_149,tmp_product__4_n_150,tmp_product__4_n_151,tmp_product__4_n_152,tmp_product__4_n_153,tmp_product__4_n_154,tmp_product__4_n_155,tmp_product__4_n_156,tmp_product__4_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__4_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "hls_ocr_mul_mul_1g8j" *) 
module hls_ocr_0_hls_ocr_mul_mul_1g8j
   (D);
  output [19:0]D;

  wire [19:0]D;

  hls_ocr_0_hls_ocr_mul_mul_1g8j_DSP48_0 hls_ocr_mul_mul_1g8j_DSP48_0_U
       (.D(D));
endmodule

(* ORIG_REF_NAME = "hls_ocr_mul_mul_1g8j_DSP48_0" *) 
module hls_ocr_0_hls_ocr_mul_mul_1g8j_DSP48_0
   (D);
  output [19:0]D;

  (* RTL_KEEP = "true" *) wire [19:0]D;
  wire in00_n_89;
  (* RTL_KEEP = "true" *) wire [9:0]p_0_in;
  (* RTL_KEEP = "true" *) wire [10:0]p_1_in;
  wire NLW_in00_CARRYCASCOUT_UNCONNECTED;
  wire NLW_in00_MULTSIGNOUT_UNCONNECTED;
  wire NLW_in00_OVERFLOW_UNCONNECTED;
  wire NLW_in00_PATTERNBDETECT_UNCONNECTED;
  wire NLW_in00_PATTERNDETECT_UNCONNECTED;
  wire NLW_in00_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_in00_ACOUT_UNCONNECTED;
  wire [17:0]NLW_in00_BCOUT_UNCONNECTED;
  wire [3:0]NLW_in00_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_in00_P_UNCONNECTED;
  wire [47:0]NLW_in00_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_4_0
       (.I0(1'b0),
        .O(p_1_in[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_1
       (.I0(1'b1),
        .O(p_1_in[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_10
       (.I0(1'b0),
        .O(p_1_in[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_11
       (.I0(1'b0),
        .O(p_0_in[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_12
       (.I0(1'b1),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_13
       (.I0(1'b1),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_14
       (.I0(1'b1),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_15
       (.I0(1'b1),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_16
       (.I0(1'b0),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_17
       (.I0(1'b0),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_18
       (.I0(1'b0),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_19
       (.I0(1'b0),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_2
       (.I0(1'b0),
        .O(p_1_in[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_20
       (.I0(1'b0),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_3
       (.I0(1'b1),
        .O(p_1_in[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_4
       (.I0(1'b0),
        .O(p_1_in[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_5
       (.I0(1'b0),
        .O(p_1_in[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_6
       (.I0(1'b0),
        .O(p_1_in[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_7
       (.I0(1'b0),
        .O(p_1_in[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_8
       (.I0(1'b0),
        .O(p_1_in[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4_9
       (.I0(1'b0),
        .O(p_1_in[1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    in00
       (.A({p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in[10],p_1_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_in00_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0_in[9],p_0_in[9],p_0_in[9],p_0_in[9],p_0_in[9],p_0_in[9],p_0_in[9],p_0_in[9],p_0_in}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_in00_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_in00_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_in00_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_in00_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_in00_OVERFLOW_UNCONNECTED),
        .P({NLW_in00_P_UNCONNECTED[47:21],in00_n_89,D}),
        .PATTERNBDETECT(NLW_in00_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_in00_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_in00_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_in00_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "hls_ocr_udiv_26nseOg" *) 
module hls_ocr_0_hls_ocr_udiv_26nseOg
   (\divisor0_reg[0] ,
    \divisor0_reg[1] ,
    \divisor0_reg[2] ,
    \divisor0_reg[3] ,
    \divisor0_reg[4] ,
    \divisor0_reg[5] ,
    \divisor0_reg[6] ,
    \divisor0_reg[7] ,
    \divisor0_reg[8] ,
    \divisor0_reg[9] ,
    \divisor0_reg[10] ,
    \divisor0_reg[11] ,
    \divisor0_reg[12] ,
    \divisor0_reg[13] ,
    \divisor0_reg[14] ,
    \divisor0_reg[15] ,
    \divisor0_reg[16] ,
    \divisor0_reg[17] ,
    \divisor0_reg[18] ,
    E,
    \dividend_tmp_reg[1] ,
    \quot_reg[0] ,
    S,
    \dividend_tmp_reg[0] ,
    \remd_tmp_reg[27] ,
    \remd_tmp_reg[23] ,
    tmp5_reg_1592_reg__2,
    front_pixs_V_q0,
    ap_clk,
    Q,
    SR,
    r_stage_reg_r_23,
    \divisor0_reg[19] ,
    remd_tmp,
    \tmp_1_i_reg_1500_reg[19] ,
    \divisor0_reg[0]_0 ,
    \divisor0_reg[1]_0 ,
    \divisor0_reg[2]_0 ,
    \divisor0_reg[3]_0 ,
    \divisor0_reg[4]_0 ,
    \divisor0_reg[5]_0 ,
    \divisor0_reg[6]_0 ,
    \divisor0_reg[7]_0 ,
    \divisor0_reg[8]_0 ,
    \divisor0_reg[9]_0 ,
    \divisor0_reg[10]_0 ,
    \divisor0_reg[11]_0 ,
    \divisor0_reg[12]_0 ,
    \divisor0_reg[13]_0 ,
    \divisor0_reg[14]_0 ,
    \divisor0_reg[15]_0 ,
    \divisor0_reg[16]_0 ,
    \divisor0_reg[17]_0 ,
    \divisor0_reg[18]_0 );
  output \divisor0_reg[0] ;
  output \divisor0_reg[1] ;
  output \divisor0_reg[2] ;
  output \divisor0_reg[3] ;
  output \divisor0_reg[4] ;
  output \divisor0_reg[5] ;
  output \divisor0_reg[6] ;
  output \divisor0_reg[7] ;
  output \divisor0_reg[8] ;
  output \divisor0_reg[9] ;
  output \divisor0_reg[10] ;
  output \divisor0_reg[11] ;
  output \divisor0_reg[12] ;
  output \divisor0_reg[13] ;
  output \divisor0_reg[14] ;
  output \divisor0_reg[15] ;
  output \divisor0_reg[16] ;
  output \divisor0_reg[17] ;
  output \divisor0_reg[18] ;
  output [0:0]E;
  output \dividend_tmp_reg[1] ;
  output [0:0]\quot_reg[0] ;
  output [1:0]S;
  output [3:0]\dividend_tmp_reg[0] ;
  output [3:0]\remd_tmp_reg[27] ;
  output [3:0]\remd_tmp_reg[23] ;
  output [25:0]tmp5_reg_1592_reg__2;
  input [18:0]front_pixs_V_q0;
  input ap_clk;
  input [0:0]Q;
  input [0:0]SR;
  input r_stage_reg_r_23;
  input \divisor0_reg[19] ;
  input [13:0]remd_tmp;
  input [19:0]\tmp_1_i_reg_1500_reg[19] ;
  input \divisor0_reg[0]_0 ;
  input \divisor0_reg[1]_0 ;
  input \divisor0_reg[2]_0 ;
  input \divisor0_reg[3]_0 ;
  input \divisor0_reg[4]_0 ;
  input \divisor0_reg[5]_0 ;
  input \divisor0_reg[6]_0 ;
  input \divisor0_reg[7]_0 ;
  input \divisor0_reg[8]_0 ;
  input \divisor0_reg[9]_0 ;
  input \divisor0_reg[10]_0 ;
  input \divisor0_reg[11]_0 ;
  input \divisor0_reg[12]_0 ;
  input \divisor0_reg[13]_0 ;
  input \divisor0_reg[14]_0 ;
  input \divisor0_reg[15]_0 ;
  input \divisor0_reg[16]_0 ;
  input \divisor0_reg[17]_0 ;
  input \divisor0_reg[18]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [3:0]\dividend_tmp_reg[0] ;
  wire \dividend_tmp_reg[1] ;
  wire \divisor0_reg[0] ;
  wire \divisor0_reg[0]_0 ;
  wire \divisor0_reg[10] ;
  wire \divisor0_reg[10]_0 ;
  wire \divisor0_reg[11] ;
  wire \divisor0_reg[11]_0 ;
  wire \divisor0_reg[12] ;
  wire \divisor0_reg[12]_0 ;
  wire \divisor0_reg[13] ;
  wire \divisor0_reg[13]_0 ;
  wire \divisor0_reg[14] ;
  wire \divisor0_reg[14]_0 ;
  wire \divisor0_reg[15] ;
  wire \divisor0_reg[15]_0 ;
  wire \divisor0_reg[16] ;
  wire \divisor0_reg[16]_0 ;
  wire \divisor0_reg[17] ;
  wire \divisor0_reg[17]_0 ;
  wire \divisor0_reg[18] ;
  wire \divisor0_reg[18]_0 ;
  wire \divisor0_reg[19] ;
  wire \divisor0_reg[1] ;
  wire \divisor0_reg[1]_0 ;
  wire \divisor0_reg[2] ;
  wire \divisor0_reg[2]_0 ;
  wire \divisor0_reg[3] ;
  wire \divisor0_reg[3]_0 ;
  wire \divisor0_reg[4] ;
  wire \divisor0_reg[4]_0 ;
  wire \divisor0_reg[5] ;
  wire \divisor0_reg[5]_0 ;
  wire \divisor0_reg[6] ;
  wire \divisor0_reg[6]_0 ;
  wire \divisor0_reg[7] ;
  wire \divisor0_reg[7]_0 ;
  wire \divisor0_reg[8] ;
  wire \divisor0_reg[8]_0 ;
  wire \divisor0_reg[9] ;
  wire \divisor0_reg[9]_0 ;
  wire [18:0]front_pixs_V_q0;
  wire [0:0]\quot_reg[0] ;
  wire r_stage_reg_r_23;
  wire [13:0]remd_tmp;
  wire [3:0]\remd_tmp_reg[23] ;
  wire [3:0]\remd_tmp_reg[27] ;
  wire [25:0]tmp5_reg_1592_reg__2;
  wire [19:0]\tmp_1_i_reg_1500_reg[19] ;

  hls_ocr_0_hls_ocr_udiv_26nseOg_div hls_ocr_udiv_26nseOg_div_U
       (.E(E),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dividend_tmp_reg[0] (\dividend_tmp_reg[0] ),
        .\dividend_tmp_reg[1] (\dividend_tmp_reg[1] ),
        .\divisor0_reg[0]_0 (\divisor0_reg[0] ),
        .\divisor0_reg[0]_1 (\divisor0_reg[0]_0 ),
        .\divisor0_reg[10]_0 (\divisor0_reg[10] ),
        .\divisor0_reg[10]_1 (\divisor0_reg[10]_0 ),
        .\divisor0_reg[11]_0 (\divisor0_reg[11] ),
        .\divisor0_reg[11]_1 (\divisor0_reg[11]_0 ),
        .\divisor0_reg[12]_0 (\divisor0_reg[12] ),
        .\divisor0_reg[12]_1 (\divisor0_reg[12]_0 ),
        .\divisor0_reg[13]_0 (\divisor0_reg[13] ),
        .\divisor0_reg[13]_1 (\divisor0_reg[13]_0 ),
        .\divisor0_reg[14]_0 (\divisor0_reg[14] ),
        .\divisor0_reg[14]_1 (\divisor0_reg[14]_0 ),
        .\divisor0_reg[15]_0 (\divisor0_reg[15] ),
        .\divisor0_reg[15]_1 (\divisor0_reg[15]_0 ),
        .\divisor0_reg[16]_0 (\divisor0_reg[16] ),
        .\divisor0_reg[16]_1 (\divisor0_reg[16]_0 ),
        .\divisor0_reg[17]_0 (\divisor0_reg[17] ),
        .\divisor0_reg[17]_1 (\divisor0_reg[17]_0 ),
        .\divisor0_reg[18]_0 (\divisor0_reg[18] ),
        .\divisor0_reg[18]_1 (\divisor0_reg[18]_0 ),
        .\divisor0_reg[19]_0 (\divisor0_reg[19] ),
        .\divisor0_reg[1]_0 (\divisor0_reg[1] ),
        .\divisor0_reg[1]_1 (\divisor0_reg[1]_0 ),
        .\divisor0_reg[2]_0 (\divisor0_reg[2] ),
        .\divisor0_reg[2]_1 (\divisor0_reg[2]_0 ),
        .\divisor0_reg[3]_0 (\divisor0_reg[3] ),
        .\divisor0_reg[3]_1 (\divisor0_reg[3]_0 ),
        .\divisor0_reg[4]_0 (\divisor0_reg[4] ),
        .\divisor0_reg[4]_1 (\divisor0_reg[4]_0 ),
        .\divisor0_reg[5]_0 (\divisor0_reg[5] ),
        .\divisor0_reg[5]_1 (\divisor0_reg[5]_0 ),
        .\divisor0_reg[6]_0 (\divisor0_reg[6] ),
        .\divisor0_reg[6]_1 (\divisor0_reg[6]_0 ),
        .\divisor0_reg[7]_0 (\divisor0_reg[7] ),
        .\divisor0_reg[7]_1 (\divisor0_reg[7]_0 ),
        .\divisor0_reg[8]_0 (\divisor0_reg[8] ),
        .\divisor0_reg[8]_1 (\divisor0_reg[8]_0 ),
        .\divisor0_reg[9]_0 (\divisor0_reg[9] ),
        .\divisor0_reg[9]_1 (\divisor0_reg[9]_0 ),
        .front_pixs_V_q0(front_pixs_V_q0),
        .\quot_reg[0]_0 (\quot_reg[0] ),
        .r_stage_reg_r_23(r_stage_reg_r_23),
        .remd_tmp(remd_tmp),
        .\remd_tmp_reg[23] (\remd_tmp_reg[23] ),
        .\remd_tmp_reg[27] (\remd_tmp_reg[27] ),
        .tmp5_reg_1592_reg__2(tmp5_reg_1592_reg__2),
        .\tmp_1_i_reg_1500_reg[19] (\tmp_1_i_reg_1500_reg[19] ));
endmodule

(* ORIG_REF_NAME = "hls_ocr_udiv_26nseOg_div" *) 
module hls_ocr_0_hls_ocr_udiv_26nseOg_div
   (\divisor0_reg[0]_0 ,
    \divisor0_reg[1]_0 ,
    \divisor0_reg[2]_0 ,
    \divisor0_reg[3]_0 ,
    \divisor0_reg[4]_0 ,
    \divisor0_reg[5]_0 ,
    \divisor0_reg[6]_0 ,
    \divisor0_reg[7]_0 ,
    \divisor0_reg[8]_0 ,
    \divisor0_reg[9]_0 ,
    \divisor0_reg[10]_0 ,
    \divisor0_reg[11]_0 ,
    \divisor0_reg[12]_0 ,
    \divisor0_reg[13]_0 ,
    \divisor0_reg[14]_0 ,
    \divisor0_reg[15]_0 ,
    \divisor0_reg[16]_0 ,
    \divisor0_reg[17]_0 ,
    \divisor0_reg[18]_0 ,
    E,
    \dividend_tmp_reg[1] ,
    \quot_reg[0]_0 ,
    S,
    \dividend_tmp_reg[0] ,
    \remd_tmp_reg[27] ,
    \remd_tmp_reg[23] ,
    tmp5_reg_1592_reg__2,
    front_pixs_V_q0,
    ap_clk,
    Q,
    SR,
    r_stage_reg_r_23,
    \divisor0_reg[19]_0 ,
    remd_tmp,
    \tmp_1_i_reg_1500_reg[19] ,
    \divisor0_reg[0]_1 ,
    \divisor0_reg[1]_1 ,
    \divisor0_reg[2]_1 ,
    \divisor0_reg[3]_1 ,
    \divisor0_reg[4]_1 ,
    \divisor0_reg[5]_1 ,
    \divisor0_reg[6]_1 ,
    \divisor0_reg[7]_1 ,
    \divisor0_reg[8]_1 ,
    \divisor0_reg[9]_1 ,
    \divisor0_reg[10]_1 ,
    \divisor0_reg[11]_1 ,
    \divisor0_reg[12]_1 ,
    \divisor0_reg[13]_1 ,
    \divisor0_reg[14]_1 ,
    \divisor0_reg[15]_1 ,
    \divisor0_reg[16]_1 ,
    \divisor0_reg[17]_1 ,
    \divisor0_reg[18]_1 );
  output \divisor0_reg[0]_0 ;
  output \divisor0_reg[1]_0 ;
  output \divisor0_reg[2]_0 ;
  output \divisor0_reg[3]_0 ;
  output \divisor0_reg[4]_0 ;
  output \divisor0_reg[5]_0 ;
  output \divisor0_reg[6]_0 ;
  output \divisor0_reg[7]_0 ;
  output \divisor0_reg[8]_0 ;
  output \divisor0_reg[9]_0 ;
  output \divisor0_reg[10]_0 ;
  output \divisor0_reg[11]_0 ;
  output \divisor0_reg[12]_0 ;
  output \divisor0_reg[13]_0 ;
  output \divisor0_reg[14]_0 ;
  output \divisor0_reg[15]_0 ;
  output \divisor0_reg[16]_0 ;
  output \divisor0_reg[17]_0 ;
  output \divisor0_reg[18]_0 ;
  output [0:0]E;
  output \dividend_tmp_reg[1] ;
  output [0:0]\quot_reg[0]_0 ;
  output [1:0]S;
  output [3:0]\dividend_tmp_reg[0] ;
  output [3:0]\remd_tmp_reg[27] ;
  output [3:0]\remd_tmp_reg[23] ;
  output [25:0]tmp5_reg_1592_reg__2;
  input [18:0]front_pixs_V_q0;
  input ap_clk;
  input [0:0]Q;
  input [0:0]SR;
  input r_stage_reg_r_23;
  input \divisor0_reg[19]_0 ;
  input [13:0]remd_tmp;
  input [19:0]\tmp_1_i_reg_1500_reg[19] ;
  input \divisor0_reg[0]_1 ;
  input \divisor0_reg[1]_1 ;
  input \divisor0_reg[2]_1 ;
  input \divisor0_reg[3]_1 ;
  input \divisor0_reg[4]_1 ;
  input \divisor0_reg[5]_1 ;
  input \divisor0_reg[6]_1 ;
  input \divisor0_reg[7]_1 ;
  input \divisor0_reg[8]_1 ;
  input \divisor0_reg[9]_1 ;
  input \divisor0_reg[10]_1 ;
  input \divisor0_reg[11]_1 ;
  input \divisor0_reg[12]_1 ;
  input \divisor0_reg[13]_1 ;
  input \divisor0_reg[14]_1 ;
  input \divisor0_reg[15]_1 ;
  input \divisor0_reg[16]_1 ;
  input \divisor0_reg[17]_1 ;
  input \divisor0_reg[18]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [25:0]dividend_tmp;
  wire [3:0]\dividend_tmp_reg[0] ;
  wire \dividend_tmp_reg[1] ;
  wire \divisor0_reg[0]_0 ;
  wire \divisor0_reg[0]_1 ;
  wire \divisor0_reg[10]_0 ;
  wire \divisor0_reg[10]_1 ;
  wire \divisor0_reg[11]_0 ;
  wire \divisor0_reg[11]_1 ;
  wire \divisor0_reg[12]_0 ;
  wire \divisor0_reg[12]_1 ;
  wire \divisor0_reg[13]_0 ;
  wire \divisor0_reg[13]_1 ;
  wire \divisor0_reg[14]_0 ;
  wire \divisor0_reg[14]_1 ;
  wire \divisor0_reg[15]_0 ;
  wire \divisor0_reg[15]_1 ;
  wire \divisor0_reg[16]_0 ;
  wire \divisor0_reg[16]_1 ;
  wire \divisor0_reg[17]_0 ;
  wire \divisor0_reg[17]_1 ;
  wire \divisor0_reg[18]_0 ;
  wire \divisor0_reg[18]_1 ;
  wire \divisor0_reg[19]_0 ;
  wire \divisor0_reg[1]_0 ;
  wire \divisor0_reg[1]_1 ;
  wire \divisor0_reg[2]_0 ;
  wire \divisor0_reg[2]_1 ;
  wire \divisor0_reg[3]_0 ;
  wire \divisor0_reg[3]_1 ;
  wire \divisor0_reg[4]_0 ;
  wire \divisor0_reg[4]_1 ;
  wire \divisor0_reg[5]_0 ;
  wire \divisor0_reg[5]_1 ;
  wire \divisor0_reg[6]_0 ;
  wire \divisor0_reg[6]_1 ;
  wire \divisor0_reg[7]_0 ;
  wire \divisor0_reg[7]_1 ;
  wire \divisor0_reg[8]_0 ;
  wire \divisor0_reg[8]_1 ;
  wire \divisor0_reg[9]_0 ;
  wire \divisor0_reg[9]_1 ;
  wire \divisor0_reg_n_4_[0] ;
  wire \divisor0_reg_n_4_[10] ;
  wire \divisor0_reg_n_4_[11] ;
  wire \divisor0_reg_n_4_[12] ;
  wire \divisor0_reg_n_4_[13] ;
  wire \divisor0_reg_n_4_[14] ;
  wire \divisor0_reg_n_4_[15] ;
  wire \divisor0_reg_n_4_[16] ;
  wire \divisor0_reg_n_4_[17] ;
  wire \divisor0_reg_n_4_[18] ;
  wire \divisor0_reg_n_4_[19] ;
  wire \divisor0_reg_n_4_[1] ;
  wire \divisor0_reg_n_4_[2] ;
  wire \divisor0_reg_n_4_[3] ;
  wire \divisor0_reg_n_4_[4] ;
  wire \divisor0_reg_n_4_[5] ;
  wire \divisor0_reg_n_4_[6] ;
  wire \divisor0_reg_n_4_[7] ;
  wire \divisor0_reg_n_4_[8] ;
  wire \divisor0_reg_n_4_[9] ;
  wire [18:0]front_pixs_V_q0;
  wire [0:0]\quot_reg[0]_0 ;
  wire r_stage_reg_r_23;
  wire [13:0]remd_tmp;
  wire [3:0]\remd_tmp_reg[23] ;
  wire [3:0]\remd_tmp_reg[27] ;
  wire [25:0]tmp5_reg_1592_reg__2;
  wire [19:0]\tmp_1_i_reg_1500_reg[19] ;

  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[4]),
        .Q(\divisor0_reg[4]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[5]),
        .Q(\divisor0_reg[5]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[6]),
        .Q(\divisor0_reg[6]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[7]),
        .Q(\divisor0_reg[7]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[8]),
        .Q(\divisor0_reg[8]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[9]),
        .Q(\divisor0_reg[9]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[10]),
        .Q(\divisor0_reg[10]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[11]),
        .Q(\divisor0_reg[11]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[12]),
        .Q(\divisor0_reg[12]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[13]),
        .Q(\divisor0_reg[13]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[14]),
        .Q(\divisor0_reg[14]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[15]),
        .Q(\divisor0_reg[15]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[16]),
        .Q(\divisor0_reg[16]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[17]),
        .Q(\divisor0_reg[17]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[18]),
        .Q(\divisor0_reg[18]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[0]),
        .Q(\divisor0_reg[0]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[1]),
        .Q(\divisor0_reg[1]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[2]),
        .Q(\divisor0_reg[2]_0 ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0[3]),
        .Q(\divisor0_reg[3]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [0]),
        .Q(\divisor0_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [10]),
        .Q(\divisor0_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [11]),
        .Q(\divisor0_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [12]),
        .Q(\divisor0_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [13]),
        .Q(\divisor0_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [14]),
        .Q(\divisor0_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [15]),
        .Q(\divisor0_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [16]),
        .Q(\divisor0_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [17]),
        .Q(\divisor0_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [18]),
        .Q(\divisor0_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [19]),
        .Q(\divisor0_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [1]),
        .Q(\divisor0_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [2]),
        .Q(\divisor0_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [3]),
        .Q(\divisor0_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [4]),
        .Q(\divisor0_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [5]),
        .Q(\divisor0_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [6]),
        .Q(\divisor0_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [7]),
        .Q(\divisor0_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [8]),
        .Q(\divisor0_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1500_reg[19] [9]),
        .Q(\divisor0_reg_n_4_[9] ),
        .R(1'b0));
  hls_ocr_0_hls_ocr_udiv_26nseOg_div_u hls_ocr_udiv_26nseOg_div_u_0
       (.D({\divisor0_reg_n_4_[19] ,\divisor0_reg_n_4_[18] ,\divisor0_reg_n_4_[17] ,\divisor0_reg_n_4_[16] ,\divisor0_reg_n_4_[15] ,\divisor0_reg_n_4_[14] ,\divisor0_reg_n_4_[13] ,\divisor0_reg_n_4_[12] ,\divisor0_reg_n_4_[11] ,\divisor0_reg_n_4_[10] ,\divisor0_reg_n_4_[9] ,\divisor0_reg_n_4_[8] ,\divisor0_reg_n_4_[7] ,\divisor0_reg_n_4_[6] ,\divisor0_reg_n_4_[5] ,\divisor0_reg_n_4_[4] ,\divisor0_reg_n_4_[3] ,\divisor0_reg_n_4_[2] ,\divisor0_reg_n_4_[1] ,\divisor0_reg_n_4_[0] }),
        .E(E),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .dividend_tmp(dividend_tmp),
        .\dividend_tmp_reg[0]_0 (\dividend_tmp_reg[0] ),
        .\dividend_tmp_reg[1]_0 (\dividend_tmp_reg[1] ),
        .\divisor0_reg[0]_0 (\divisor0_reg[0]_1 ),
        .\divisor0_reg[10]_0 (\divisor0_reg[10]_1 ),
        .\divisor0_reg[11]_0 (\divisor0_reg[11]_1 ),
        .\divisor0_reg[12]_0 (\divisor0_reg[12]_1 ),
        .\divisor0_reg[13]_0 (\divisor0_reg[13]_1 ),
        .\divisor0_reg[14]_0 (\divisor0_reg[14]_1 ),
        .\divisor0_reg[15]_0 (\divisor0_reg[15]_1 ),
        .\divisor0_reg[16]_0 (\divisor0_reg[16]_1 ),
        .\divisor0_reg[17]_0 (\divisor0_reg[17]_1 ),
        .\divisor0_reg[18]_0 (\divisor0_reg[18]_1 ),
        .\divisor0_reg[19]_0 (\divisor0_reg[19]_0 ),
        .\divisor0_reg[1]_0 (\divisor0_reg[1]_1 ),
        .\divisor0_reg[2]_0 (\divisor0_reg[2]_1 ),
        .\divisor0_reg[3]_0 (\divisor0_reg[3]_1 ),
        .\divisor0_reg[4]_0 (\divisor0_reg[4]_1 ),
        .\divisor0_reg[5]_0 (\divisor0_reg[5]_1 ),
        .\divisor0_reg[6]_0 (\divisor0_reg[6]_1 ),
        .\divisor0_reg[7]_0 (\divisor0_reg[7]_1 ),
        .\divisor0_reg[8]_0 (\divisor0_reg[8]_1 ),
        .\divisor0_reg[9]_0 (\divisor0_reg[9]_1 ),
        .\quot_reg[0] (\quot_reg[0]_0 ),
        .r_stage_reg_r_23(r_stage_reg_r_23),
        .remd_tmp(remd_tmp),
        .\remd_tmp_reg[23]_0 (\remd_tmp_reg[23] ),
        .\remd_tmp_reg[27] (\remd_tmp_reg[27] ));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[0]),
        .Q(tmp5_reg_1592_reg__2[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[10]),
        .Q(tmp5_reg_1592_reg__2[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[11]),
        .Q(tmp5_reg_1592_reg__2[11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[12]),
        .Q(tmp5_reg_1592_reg__2[12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[13]),
        .Q(tmp5_reg_1592_reg__2[13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[14]),
        .Q(tmp5_reg_1592_reg__2[14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[15]),
        .Q(tmp5_reg_1592_reg__2[15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[16]),
        .Q(tmp5_reg_1592_reg__2[16]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[17]),
        .Q(tmp5_reg_1592_reg__2[17]),
        .R(1'b0));
  FDRE \quot_reg[18] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[18]),
        .Q(tmp5_reg_1592_reg__2[18]),
        .R(1'b0));
  FDRE \quot_reg[19] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[19]),
        .Q(tmp5_reg_1592_reg__2[19]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[1]),
        .Q(tmp5_reg_1592_reg__2[1]),
        .R(1'b0));
  FDRE \quot_reg[20] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[20]),
        .Q(tmp5_reg_1592_reg__2[20]),
        .R(1'b0));
  FDRE \quot_reg[21] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[21]),
        .Q(tmp5_reg_1592_reg__2[21]),
        .R(1'b0));
  FDRE \quot_reg[22] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[22]),
        .Q(tmp5_reg_1592_reg__2[22]),
        .R(1'b0));
  FDRE \quot_reg[23] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[23]),
        .Q(tmp5_reg_1592_reg__2[23]),
        .R(1'b0));
  FDRE \quot_reg[24] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[24]),
        .Q(tmp5_reg_1592_reg__2[24]),
        .R(1'b0));
  FDRE \quot_reg[25] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[25]),
        .Q(tmp5_reg_1592_reg__2[25]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[2]),
        .Q(tmp5_reg_1592_reg__2[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[3]),
        .Q(tmp5_reg_1592_reg__2[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[4]),
        .Q(tmp5_reg_1592_reg__2[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[5]),
        .Q(tmp5_reg_1592_reg__2[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[6]),
        .Q(tmp5_reg_1592_reg__2[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[7]),
        .Q(tmp5_reg_1592_reg__2[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[8]),
        .Q(tmp5_reg_1592_reg__2[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(dividend_tmp[9]),
        .Q(tmp5_reg_1592_reg__2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(E),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "hls_ocr_udiv_26nseOg_div_u" *) 
module hls_ocr_0_hls_ocr_udiv_26nseOg_div_u
   (\dividend_tmp_reg[1]_0 ,
    \quot_reg[0] ,
    dividend_tmp,
    S,
    \dividend_tmp_reg[0]_0 ,
    \remd_tmp_reg[27] ,
    \remd_tmp_reg[23]_0 ,
    SR,
    E,
    ap_clk,
    r_stage_reg_r_23,
    \divisor0_reg[19]_0 ,
    remd_tmp,
    D,
    \divisor0_reg[0]_0 ,
    \divisor0_reg[1]_0 ,
    \divisor0_reg[2]_0 ,
    \divisor0_reg[3]_0 ,
    \divisor0_reg[4]_0 ,
    \divisor0_reg[5]_0 ,
    \divisor0_reg[6]_0 ,
    \divisor0_reg[7]_0 ,
    \divisor0_reg[8]_0 ,
    \divisor0_reg[9]_0 ,
    \divisor0_reg[10]_0 ,
    \divisor0_reg[11]_0 ,
    \divisor0_reg[12]_0 ,
    \divisor0_reg[13]_0 ,
    \divisor0_reg[14]_0 ,
    \divisor0_reg[15]_0 ,
    \divisor0_reg[16]_0 ,
    \divisor0_reg[17]_0 ,
    \divisor0_reg[18]_0 );
  output \dividend_tmp_reg[1]_0 ;
  output [0:0]\quot_reg[0] ;
  output [25:0]dividend_tmp;
  output [1:0]S;
  output [3:0]\dividend_tmp_reg[0]_0 ;
  output [3:0]\remd_tmp_reg[27] ;
  output [3:0]\remd_tmp_reg[23]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input r_stage_reg_r_23;
  input \divisor0_reg[19]_0 ;
  input [13:0]remd_tmp;
  input [19:0]D;
  input \divisor0_reg[0]_0 ;
  input \divisor0_reg[1]_0 ;
  input \divisor0_reg[2]_0 ;
  input \divisor0_reg[3]_0 ;
  input \divisor0_reg[4]_0 ;
  input \divisor0_reg[5]_0 ;
  input \divisor0_reg[6]_0 ;
  input \divisor0_reg[7]_0 ;
  input \divisor0_reg[8]_0 ;
  input \divisor0_reg[9]_0 ;
  input \divisor0_reg[10]_0 ;
  input \divisor0_reg[11]_0 ;
  input \divisor0_reg[12]_0 ;
  input \divisor0_reg[13]_0 ;
  input \divisor0_reg[14]_0 ;
  input \divisor0_reg[15]_0 ;
  input \divisor0_reg[16]_0 ;
  input \divisor0_reg[17]_0 ;
  input \divisor0_reg[18]_0 ;

  wire [19:0]D;
  wire [0:0]E;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire cal_tmp_carry__0_i_5__0_n_4;
  wire cal_tmp_carry__0_i_6__0_n_4;
  wire cal_tmp_carry__0_i_7__0_n_4;
  wire cal_tmp_carry__0_i_8__0_n_4;
  wire cal_tmp_carry__0_n_10;
  wire cal_tmp_carry__0_n_11;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_i_5__0_n_4;
  wire cal_tmp_carry__1_i_6__0_n_4;
  wire cal_tmp_carry__1_i_7__0_n_4;
  wire cal_tmp_carry__1_i_8__0_n_4;
  wire cal_tmp_carry__1_n_10;
  wire cal_tmp_carry__1_n_11;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_i_5__0_n_4;
  wire cal_tmp_carry__2_i_6__0_n_4;
  wire cal_tmp_carry__2_i_7__0_n_4;
  wire cal_tmp_carry__2_i_8__0_n_4;
  wire cal_tmp_carry__2_n_10;
  wire cal_tmp_carry__2_n_11;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry__3_i_5__0_n_4;
  wire cal_tmp_carry__3_i_6__0_n_4;
  wire cal_tmp_carry__3_i_7__0_n_4;
  wire cal_tmp_carry__3_i_8__0_n_4;
  wire cal_tmp_carry__3_n_10;
  wire cal_tmp_carry__3_n_11;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__3_n_9;
  wire cal_tmp_carry__4_i_1__0_n_4;
  wire cal_tmp_carry__4_i_2__0_n_4;
  wire cal_tmp_carry__4_i_3__0_n_4;
  wire cal_tmp_carry__4_i_4__0_n_4;
  wire cal_tmp_carry__4_n_10;
  wire cal_tmp_carry__4_n_11;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__4_n_9;
  wire cal_tmp_carry__5_i_1__1_n_4;
  wire cal_tmp_carry__5_i_2__0_n_4;
  wire cal_tmp_carry__5_n_11;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry_i_5__0_n_4;
  wire cal_tmp_carry_i_6__0_n_4;
  wire cal_tmp_carry_i_7__0_n_4;
  wire cal_tmp_carry_i_8__0_n_4;
  wire cal_tmp_carry_n_10;
  wire cal_tmp_carry_n_11;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire [25:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_4 ;
  wire \dividend_tmp[11]_i_1_n_4 ;
  wire \dividend_tmp[12]_i_1_n_4 ;
  wire \dividend_tmp[13]_i_1_n_4 ;
  wire \dividend_tmp[14]_i_1_n_4 ;
  wire \dividend_tmp[15]_i_1_n_4 ;
  wire \dividend_tmp[16]_i_1_n_4 ;
  wire \dividend_tmp[17]_i_1_n_4 ;
  wire \dividend_tmp[18]_i_1_n_4 ;
  wire \dividend_tmp[19]_i_1_n_4 ;
  wire \dividend_tmp[1]_i_1__0_n_4 ;
  wire \dividend_tmp[20]_i_1_n_4 ;
  wire \dividend_tmp[21]_i_1_n_4 ;
  wire \dividend_tmp[22]_i_1_n_4 ;
  wire \dividend_tmp[23]_i_1_n_4 ;
  wire \dividend_tmp[24]_i_1_n_4 ;
  wire \dividend_tmp[25]_i_1_n_4 ;
  wire \dividend_tmp[2]_i_1__0_n_4 ;
  wire \dividend_tmp[3]_i_1__0_n_4 ;
  wire \dividend_tmp[4]_i_1__0_n_4 ;
  wire \dividend_tmp[5]_i_1__0_n_4 ;
  wire \dividend_tmp[6]_i_1__0_n_4 ;
  wire \dividend_tmp[7]_i_1_n_4 ;
  wire \dividend_tmp[8]_i_1_n_4 ;
  wire \dividend_tmp[9]_i_1_n_4 ;
  wire [3:0]\dividend_tmp_reg[0]_0 ;
  wire \dividend_tmp_reg[1]_0 ;
  wire [19:0]divisor0;
  wire \divisor0_reg[0]_0 ;
  wire \divisor0_reg[10]_0 ;
  wire \divisor0_reg[11]_0 ;
  wire \divisor0_reg[12]_0 ;
  wire \divisor0_reg[13]_0 ;
  wire \divisor0_reg[14]_0 ;
  wire \divisor0_reg[15]_0 ;
  wire \divisor0_reg[16]_0 ;
  wire \divisor0_reg[17]_0 ;
  wire \divisor0_reg[18]_0 ;
  wire \divisor0_reg[19]_0 ;
  wire \divisor0_reg[1]_0 ;
  wire \divisor0_reg[2]_0 ;
  wire \divisor0_reg[3]_0 ;
  wire \divisor0_reg[4]_0 ;
  wire \divisor0_reg[5]_0 ;
  wire \divisor0_reg[6]_0 ;
  wire \divisor0_reg[7]_0 ;
  wire \divisor0_reg[8]_0 ;
  wire \divisor0_reg[9]_0 ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire [0:0]\quot_reg[0] ;
  wire \r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22_n_4 ;
  wire \r_stage_reg[25]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_23_n_4 ;
  wire r_stage_reg_gate_n_4;
  wire \r_stage_reg_n_4_[0] ;
  wire r_stage_reg_r_23;
  wire [13:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_4 ;
  wire \remd_tmp[10]_i_1_n_4 ;
  wire \remd_tmp[11]_i_1_n_4 ;
  wire \remd_tmp[12]_i_1_n_4 ;
  wire \remd_tmp[13]_i_1_n_4 ;
  wire \remd_tmp[14]_i_1_n_4 ;
  wire \remd_tmp[15]_i_1_n_4 ;
  wire \remd_tmp[16]_i_1_n_4 ;
  wire \remd_tmp[17]_i_1_n_4 ;
  wire \remd_tmp[18]_i_1_n_4 ;
  wire \remd_tmp[19]_i_1_n_4 ;
  wire \remd_tmp[1]_i_1_n_4 ;
  wire \remd_tmp[20]_i_1_n_4 ;
  wire \remd_tmp[21]_i_1_n_4 ;
  wire \remd_tmp[22]_i_1_n_4 ;
  wire \remd_tmp[23]_i_1_n_4 ;
  wire \remd_tmp[24]_i_1_n_4 ;
  wire \remd_tmp[2]_i_1_n_4 ;
  wire \remd_tmp[3]_i_1_n_4 ;
  wire \remd_tmp[4]_i_1_n_4 ;
  wire \remd_tmp[5]_i_1_n_4 ;
  wire \remd_tmp[6]_i_1_n_4 ;
  wire \remd_tmp[7]_i_1_n_4 ;
  wire \remd_tmp[8]_i_1_n_4 ;
  wire \remd_tmp[9]_i_1_n_4 ;
  wire [24:0]remd_tmp_0;
  wire [18:0]remd_tmp_mux;
  wire [3:0]\remd_tmp_reg[23]_0 ;
  wire [3:0]\remd_tmp_reg[27] ;
  wire [3:2]NLW_cal_tmp_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__5_O_UNCONNECTED;
  wire \NLW_r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_8,cal_tmp_carry_n_9,cal_tmp_carry_n_10,cal_tmp_carry_n_11}),
        .S({cal_tmp_carry_i_5__0_n_4,cal_tmp_carry_i_6__0_n_4,cal_tmp_carry_i_7__0_n_4,cal_tmp_carry_i_8__0_n_4}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_4),
        .CO({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9,cal_tmp_carry__0_n_10,cal_tmp_carry__0_n_11}),
        .S({cal_tmp_carry__0_i_5__0_n_4,cal_tmp_carry__0_i_6__0_n_4,cal_tmp_carry__0_i_7__0_n_4,cal_tmp_carry__0_i_8__0_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp_0[6]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp_0[5]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp_0[4]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp_0[3]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[6]),
        .I2(divisor0[7]),
        .O(cal_tmp_carry__0_i_5__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[5]),
        .I2(divisor0[6]),
        .O(cal_tmp_carry__0_i_6__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[4]),
        .I2(divisor0[5]),
        .O(cal_tmp_carry__0_i_7__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[3]),
        .I2(divisor0[4]),
        .O(cal_tmp_carry__0_i_8__0_n_4));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_4),
        .CO({cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[10:7]),
        .O({cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9,cal_tmp_carry__1_n_10,cal_tmp_carry__1_n_11}),
        .S({cal_tmp_carry__1_i_5__0_n_4,cal_tmp_carry__1_i_6__0_n_4,cal_tmp_carry__1_i_7__0_n_4,cal_tmp_carry__1_i_8__0_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(remd_tmp_0[10]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[10]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(remd_tmp_0[9]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_3
       (.I0(remd_tmp_0[8]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4
       (.I0(remd_tmp_0[7]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[10]),
        .I2(divisor0[11]),
        .O(cal_tmp_carry__1_i_5__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[9]),
        .I2(divisor0[10]),
        .O(cal_tmp_carry__1_i_6__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_7__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[8]),
        .I2(divisor0[9]),
        .O(cal_tmp_carry__1_i_7__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_8__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[7]),
        .I2(divisor0[8]),
        .O(cal_tmp_carry__1_i_8__0_n_4));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_4),
        .CO({cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[14:11]),
        .O({cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9,cal_tmp_carry__2_n_10,cal_tmp_carry__2_n_11}),
        .S({cal_tmp_carry__2_i_5__0_n_4,cal_tmp_carry__2_i_6__0_n_4,cal_tmp_carry__2_i_7__0_n_4,cal_tmp_carry__2_i_8__0_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_1
       (.I0(remd_tmp_0[14]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[14]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_2
       (.I0(remd_tmp_0[13]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[13]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_3
       (.I0(remd_tmp_0[12]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[12]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_4
       (.I0(remd_tmp_0[11]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[11]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_5__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[14]),
        .I2(divisor0[15]),
        .O(cal_tmp_carry__2_i_5__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_6__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[13]),
        .I2(divisor0[14]),
        .O(cal_tmp_carry__2_i_6__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_7__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[12]),
        .I2(divisor0[13]),
        .O(cal_tmp_carry__2_i_7__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_8__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[11]),
        .I2(divisor0[12]),
        .O(cal_tmp_carry__2_i_8__0_n_4));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_4),
        .CO({cal_tmp_carry__3_n_4,cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[18:15]),
        .O({cal_tmp_carry__3_n_8,cal_tmp_carry__3_n_9,cal_tmp_carry__3_n_10,cal_tmp_carry__3_n_11}),
        .S({cal_tmp_carry__3_i_5__0_n_4,cal_tmp_carry__3_i_6__0_n_4,cal_tmp_carry__3_i_7__0_n_4,cal_tmp_carry__3_i_8__0_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_1
       (.I0(remd_tmp_0[18]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[18]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_2
       (.I0(remd_tmp_0[17]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[17]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_3
       (.I0(remd_tmp_0[16]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[16]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_4
       (.I0(remd_tmp_0[15]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[15]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_5__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[18]),
        .I2(divisor0[19]),
        .O(cal_tmp_carry__3_i_5__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_6__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[17]),
        .I2(divisor0[18]),
        .O(cal_tmp_carry__3_i_6__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_7__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[16]),
        .I2(divisor0[17]),
        .O(cal_tmp_carry__3_i_7__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_8__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[15]),
        .I2(divisor0[16]),
        .O(cal_tmp_carry__3_i_8__0_n_4));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_4),
        .CO({cal_tmp_carry__4_n_4,cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_8,cal_tmp_carry__4_n_9,cal_tmp_carry__4_n_10,cal_tmp_carry__4_n_11}),
        .S({cal_tmp_carry__4_i_1__0_n_4,cal_tmp_carry__4_i_2__0_n_4,cal_tmp_carry__4_i_3__0_n_4,cal_tmp_carry__4_i_4__0_n_4}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[22]),
        .O(cal_tmp_carry__4_i_1__0_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1__1
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[3]),
        .O(\remd_tmp_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[21]),
        .O(cal_tmp_carry__4_i_2__0_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2__1
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[2]),
        .O(\remd_tmp_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[20]),
        .O(cal_tmp_carry__4_i_3__0_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3__1
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[1]),
        .O(\remd_tmp_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[19]),
        .O(cal_tmp_carry__4_i_4__0_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4__1
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[0]),
        .O(\remd_tmp_reg[23]_0 [0]));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_4),
        .CO({NLW_cal_tmp_carry__5_CO_UNCONNECTED[3:2],p_2_out,cal_tmp_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__5_O_UNCONNECTED[3],p_0_in,NLW_cal_tmp_carry__5_O_UNCONNECTED[1],cal_tmp_carry__5_n_11}),
        .S({1'b0,1'b1,cal_tmp_carry__5_i_1__1_n_4,cal_tmp_carry__5_i_2__0_n_4}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1__0
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[7]),
        .O(\remd_tmp_reg[27] [3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1__1
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[24]),
        .O(cal_tmp_carry__5_i_1__1_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[23]),
        .O(cal_tmp_carry__5_i_2__0_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2__1
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[6]),
        .O(\remd_tmp_reg[27] [2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3__0
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[5]),
        .O(\remd_tmp_reg[27] [1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4__0
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[4]),
        .O(\remd_tmp_reg[27] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1__0
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[11]),
        .O(\dividend_tmp_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2__0
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[10]),
        .O(\dividend_tmp_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3__0
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[9]),
        .O(\dividend_tmp_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4__0
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[8]),
        .O(\dividend_tmp_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__7_i_1__0
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[13]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__7_i_2__0
       (.I0(\dividend_tmp_reg[1]_0 ),
        .I1(remd_tmp[12]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp_0[2]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp_0[1]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp_0[0]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(\divisor0_reg[19]_0 ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[2]),
        .I2(divisor0[3]),
        .O(cal_tmp_carry_i_5__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[1]),
        .I2(divisor0[2]),
        .O(cal_tmp_carry_i_6__0_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp_0[0]),
        .I2(divisor0[1]),
        .O(cal_tmp_carry_i_7__0_n_4));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8__0
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(dividend_tmp[25]),
        .I2(\divisor0_reg[19]_0 ),
        .I3(divisor0[0]),
        .O(cal_tmp_carry_i_8__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\divisor0_reg[3]_0 ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\divisor0_reg[4]_0 ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\divisor0_reg[5]_0 ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\divisor0_reg[6]_0 ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\divisor0_reg[7]_0 ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\divisor0_reg[8]_0 ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(\divisor0_reg[9]_0 ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(\divisor0_reg[10]_0 ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(\divisor0_reg[11]_0 ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1 
       (.I0(\divisor0_reg[12]_0 ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1__0 
       (.I0(dividend_tmp[0]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[1]_i_1__0_n_4 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(\divisor0_reg[13]_0 ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(\divisor0_reg[14]_0 ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(\divisor0_reg[15]_0 ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1 
       (.I0(\divisor0_reg[16]_0 ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(\divisor0_reg[17]_0 ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(\divisor0_reg[18]_0 ),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1__0 
       (.I0(dividend_tmp[1]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[2]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1__0 
       (.I0(dividend_tmp[2]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[3]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1__0 
       (.I0(dividend_tmp[3]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[4]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1__0 
       (.I0(dividend_tmp[4]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[5]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1__0 
       (.I0(dividend_tmp[5]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[6]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\divisor0_reg[0]_0 ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\divisor0_reg[1]_0 ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\divisor0_reg[2]_0 ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[9]_i_1_n_4 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_4 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_4 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_4 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_4 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_4 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_4 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_4 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_4 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_4 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_4 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__0_n_4 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_4 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_4 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_4 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_4 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_4 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_4 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__0_n_4 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__0_n_4 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__0_n_4 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__0_n_4 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__0_n_4 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_4 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_4 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_4 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(divisor0[0]),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(divisor0[10]),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(divisor0[11]),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(divisor0[12]),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(divisor0[13]),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(divisor0[14]),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(divisor0[15]),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(divisor0[16]),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(divisor0[17]),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(divisor0[18]),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(divisor0[19]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(divisor0[8]),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(divisor0[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "r_stage_reg[0]" *) 
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_4_[0] ),
        .R(SR));
  (* ORIG_CELL_NAME = "r_stage_reg[0]" *) 
  FDRE \r_stage_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\dividend_tmp_reg[1]_0 ),
        .R(SR));
  (* srl_bus_name = "inst/\hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22 " *) 
  SRLC32E \r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_4_[0] ),
        .Q(\r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22_n_4 ),
        .Q31(\NLW_r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[25]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_23 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22_n_4 ),
        .Q(\r_stage_reg[25]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_23_n_4 ),
        .R(1'b0));
  FDRE \r_stage_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_4),
        .Q(\quot_reg[0] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[25]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_23_n_4 ),
        .I1(r_stage_reg_r_23),
        .O(r_stage_reg_gate_n_4));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\divisor0_reg[19]_0 ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_4_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_11),
        .O(\remd_tmp[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp_0[9]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_9),
        .O(\remd_tmp[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp_0[10]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp_0[11]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_11),
        .O(\remd_tmp[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp_0[12]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_10),
        .O(\remd_tmp[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp_0[13]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_9),
        .O(\remd_tmp[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp_0[14]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp_0[15]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_11),
        .O(\remd_tmp[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp_0[16]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_10),
        .O(\remd_tmp[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp_0[17]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_9),
        .O(\remd_tmp[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp_0[18]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp_0[0]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_10),
        .O(\remd_tmp[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp_0[19]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_11),
        .O(\remd_tmp[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp_0[20]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_10),
        .O(\remd_tmp[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp_0[21]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_9),
        .O(\remd_tmp[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp_0[22]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp_0[23]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_11),
        .O(\remd_tmp[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp_0[1]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_9),
        .O(\remd_tmp[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp_0[2]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_8),
        .O(\remd_tmp[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp_0[3]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_11),
        .O(\remd_tmp[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp_0[4]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_10),
        .O(\remd_tmp[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp_0[5]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_9),
        .O(\remd_tmp[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp_0[6]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp_0[7]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_11),
        .O(\remd_tmp[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp_0[8]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_10),
        .O(\remd_tmp[9]_i_1_n_4 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_4 ),
        .Q(remd_tmp_0[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_4 ),
        .Q(remd_tmp_0[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_4 ),
        .Q(remd_tmp_0[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_4 ),
        .Q(remd_tmp_0[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_4 ),
        .Q(remd_tmp_0[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_4 ),
        .Q(remd_tmp_0[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_4 ),
        .Q(remd_tmp_0[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_4 ),
        .Q(remd_tmp_0[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_4 ),
        .Q(remd_tmp_0[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_4 ),
        .Q(remd_tmp_0[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_4 ),
        .Q(remd_tmp_0[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_4 ),
        .Q(remd_tmp_0[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_4 ),
        .Q(remd_tmp_0[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_4 ),
        .Q(remd_tmp_0[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_4 ),
        .Q(remd_tmp_0[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_4 ),
        .Q(remd_tmp_0[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_4 ),
        .Q(remd_tmp_0[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_4 ),
        .Q(remd_tmp_0[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_4 ),
        .Q(remd_tmp_0[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_4 ),
        .Q(remd_tmp_0[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_4 ),
        .Q(remd_tmp_0[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_4 ),
        .Q(remd_tmp_0[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_4 ),
        .Q(remd_tmp_0[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_4 ),
        .Q(remd_tmp_0[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_4 ),
        .Q(remd_tmp_0[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "hls_ocr_udiv_34nsdEe" *) 
module hls_ocr_0_hls_ocr_udiv_34nsdEe
   (SR,
    r_stage_reg_r_6,
    r_stage_reg_r_24,
    quot,
    ap_clk,
    ap_rst_n,
    Q,
    \f_op_V_1_reg_1536_reg[19] ,
    \ap_CS_fsm_reg[13] );
  output [0:0]SR;
  output r_stage_reg_r_6;
  output r_stage_reg_r_24;
  output [33:0]quot;
  input ap_clk;
  input ap_rst_n;
  input [27:0]Q;
  input [19:0]\f_op_V_1_reg_1536_reg[19] ;
  input [0:0]\ap_CS_fsm_reg[13] ;

  wire [27:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [19:0]\f_op_V_1_reg_1536_reg[19] ;
  wire [33:0]quot;
  wire r_stage_reg_r_24;
  wire r_stage_reg_r_6;

  hls_ocr_0_hls_ocr_udiv_34nsdEe_div_8 hls_ocr_udiv_34nsdEe_div_U
       (.Q(Q),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\f_op_V_1_reg_1536_reg[19] (\f_op_V_1_reg_1536_reg[19] ),
        .quot(quot),
        .\r_stage_reg[34] (SR),
        .r_stage_reg_r_24(r_stage_reg_r_24),
        .r_stage_reg_r_6(r_stage_reg_r_6));
endmodule

(* ORIG_REF_NAME = "hls_ocr_udiv_34nsdEe" *) 
module hls_ocr_0_hls_ocr_udiv_34nsdEe_7
   (\dividend_tmp_reg[7] ,
    \dividend_tmp_reg[8] ,
    \dividend_tmp_reg[9] ,
    \dividend_tmp_reg[10] ,
    \dividend_tmp_reg[11] ,
    \dividend_tmp_reg[12] ,
    \dividend_tmp_reg[13] ,
    \dividend_tmp_reg[14] ,
    \dividend_tmp_reg[15] ,
    \dividend_tmp_reg[16] ,
    \dividend_tmp_reg[17] ,
    \dividend_tmp_reg[18] ,
    \dividend_tmp_reg[19] ,
    \dividend_tmp_reg[20] ,
    \dividend_tmp_reg[21] ,
    \dividend_tmp_reg[22] ,
    \dividend_tmp_reg[23] ,
    \dividend_tmp_reg[24] ,
    \dividend_tmp_reg[25] ,
    \remd_tmp_reg[0] ,
    \dividend_tmp_reg[0] ,
    r_V_fu_1166_p2,
    E,
    \dividend0_reg[6] ,
    ap_clk,
    \dividend0_reg[7] ,
    \dividend0_reg[8] ,
    \dividend0_reg[9] ,
    \dividend0_reg[10] ,
    \dividend0_reg[11] ,
    \dividend0_reg[12] ,
    \dividend0_reg[13] ,
    \dividend0_reg[14] ,
    \dividend0_reg[15] ,
    \dividend0_reg[16] ,
    \dividend0_reg[17] ,
    \dividend0_reg[18] ,
    \dividend0_reg[19] ,
    \dividend0_reg[20] ,
    \dividend0_reg[21] ,
    \dividend0_reg[22] ,
    \dividend0_reg[23] ,
    \dividend0_reg[24] ,
    front_pixs_V_q0,
    \r_stage_reg[26] ,
    r_stage_reg_r_5,
    SR,
    \r_stage_reg[0]_rep ,
    \r_stage_reg[0]_rep_0 ,
    \r_stage_reg[0]_rep_1 ,
    S,
    \r_stage_reg[0]_rep_2 ,
    Q,
    \p_Val2_3_reg_1523_reg[27] );
  output \dividend_tmp_reg[7] ;
  output \dividend_tmp_reg[8] ;
  output \dividend_tmp_reg[9] ;
  output \dividend_tmp_reg[10] ;
  output \dividend_tmp_reg[11] ;
  output \dividend_tmp_reg[12] ;
  output \dividend_tmp_reg[13] ;
  output \dividend_tmp_reg[14] ;
  output \dividend_tmp_reg[15] ;
  output \dividend_tmp_reg[16] ;
  output \dividend_tmp_reg[17] ;
  output \dividend_tmp_reg[18] ;
  output \dividend_tmp_reg[19] ;
  output \dividend_tmp_reg[20] ;
  output \dividend_tmp_reg[21] ;
  output \dividend_tmp_reg[22] ;
  output \dividend_tmp_reg[23] ;
  output \dividend_tmp_reg[24] ;
  output \dividend_tmp_reg[25] ;
  output \remd_tmp_reg[0] ;
  output [13:0]\dividend_tmp_reg[0] ;
  output [34:0]r_V_fu_1166_p2;
  input [0:0]E;
  input \dividend0_reg[6] ;
  input ap_clk;
  input \dividend0_reg[7] ;
  input \dividend0_reg[8] ;
  input \dividend0_reg[9] ;
  input \dividend0_reg[10] ;
  input \dividend0_reg[11] ;
  input \dividend0_reg[12] ;
  input \dividend0_reg[13] ;
  input \dividend0_reg[14] ;
  input \dividend0_reg[15] ;
  input \dividend0_reg[16] ;
  input \dividend0_reg[17] ;
  input \dividend0_reg[18] ;
  input \dividend0_reg[19] ;
  input \dividend0_reg[20] ;
  input \dividend0_reg[21] ;
  input \dividend0_reg[22] ;
  input \dividend0_reg[23] ;
  input \dividend0_reg[24] ;
  input [0:0]front_pixs_V_q0;
  input [0:0]\r_stage_reg[26] ;
  input r_stage_reg_r_5;
  input [0:0]SR;
  input [3:0]\r_stage_reg[0]_rep ;
  input [3:0]\r_stage_reg[0]_rep_0 ;
  input [3:0]\r_stage_reg[0]_rep_1 ;
  input [1:0]S;
  input \r_stage_reg[0]_rep_2 ;
  input [33:0]Q;
  input [27:0]\p_Val2_3_reg_1523_reg[27] ;

  wire [0:0]E;
  wire [33:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dividend0_reg[10] ;
  wire \dividend0_reg[11] ;
  wire \dividend0_reg[12] ;
  wire \dividend0_reg[13] ;
  wire \dividend0_reg[14] ;
  wire \dividend0_reg[15] ;
  wire \dividend0_reg[16] ;
  wire \dividend0_reg[17] ;
  wire \dividend0_reg[18] ;
  wire \dividend0_reg[19] ;
  wire \dividend0_reg[20] ;
  wire \dividend0_reg[21] ;
  wire \dividend0_reg[22] ;
  wire \dividend0_reg[23] ;
  wire \dividend0_reg[24] ;
  wire \dividend0_reg[6] ;
  wire \dividend0_reg[7] ;
  wire \dividend0_reg[8] ;
  wire \dividend0_reg[9] ;
  wire [13:0]\dividend_tmp_reg[0] ;
  wire \dividend_tmp_reg[10] ;
  wire \dividend_tmp_reg[11] ;
  wire \dividend_tmp_reg[12] ;
  wire \dividend_tmp_reg[13] ;
  wire \dividend_tmp_reg[14] ;
  wire \dividend_tmp_reg[15] ;
  wire \dividend_tmp_reg[16] ;
  wire \dividend_tmp_reg[17] ;
  wire \dividend_tmp_reg[18] ;
  wire \dividend_tmp_reg[19] ;
  wire \dividend_tmp_reg[20] ;
  wire \dividend_tmp_reg[21] ;
  wire \dividend_tmp_reg[22] ;
  wire \dividend_tmp_reg[23] ;
  wire \dividend_tmp_reg[24] ;
  wire \dividend_tmp_reg[25] ;
  wire \dividend_tmp_reg[7] ;
  wire \dividend_tmp_reg[8] ;
  wire \dividend_tmp_reg[9] ;
  wire [0:0]front_pixs_V_q0;
  wire [27:0]\p_Val2_3_reg_1523_reg[27] ;
  wire [34:0]r_V_fu_1166_p2;
  wire [3:0]\r_stage_reg[0]_rep ;
  wire [3:0]\r_stage_reg[0]_rep_0 ;
  wire [3:0]\r_stage_reg[0]_rep_1 ;
  wire \r_stage_reg[0]_rep_2 ;
  wire [0:0]\r_stage_reg[26] ;
  wire r_stage_reg_r_5;
  wire \remd_tmp_reg[0] ;

  hls_ocr_0_hls_ocr_udiv_34nsdEe_div hls_ocr_udiv_34nsdEe_div_U
       (.E(E),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dividend0_reg[10]_0 (\dividend0_reg[10] ),
        .\dividend0_reg[11]_0 (\dividend0_reg[11] ),
        .\dividend0_reg[12]_0 (\dividend0_reg[12] ),
        .\dividend0_reg[13]_0 (\dividend0_reg[13] ),
        .\dividend0_reg[14]_0 (\dividend0_reg[14] ),
        .\dividend0_reg[15]_0 (\dividend0_reg[15] ),
        .\dividend0_reg[16]_0 (\dividend0_reg[16] ),
        .\dividend0_reg[17]_0 (\dividend0_reg[17] ),
        .\dividend0_reg[18]_0 (\dividend0_reg[18] ),
        .\dividend0_reg[19]_0 (\dividend0_reg[19] ),
        .\dividend0_reg[20]_0 (\dividend0_reg[20] ),
        .\dividend0_reg[21]_0 (\dividend0_reg[21] ),
        .\dividend0_reg[22]_0 (\dividend0_reg[22] ),
        .\dividend0_reg[23]_0 (\dividend0_reg[23] ),
        .\dividend0_reg[24]_0 (\dividend0_reg[24] ),
        .\dividend0_reg[6]_0 (\dividend0_reg[6] ),
        .\dividend0_reg[7]_0 (\dividend0_reg[7] ),
        .\dividend0_reg[8]_0 (\dividend0_reg[8] ),
        .\dividend0_reg[9]_0 (\dividend0_reg[9] ),
        .\dividend_tmp_reg[0] (\dividend_tmp_reg[0] ),
        .\dividend_tmp_reg[10] (\dividend_tmp_reg[10] ),
        .\dividend_tmp_reg[11] (\dividend_tmp_reg[11] ),
        .\dividend_tmp_reg[12] (\dividend_tmp_reg[12] ),
        .\dividend_tmp_reg[13] (\dividend_tmp_reg[13] ),
        .\dividend_tmp_reg[14] (\dividend_tmp_reg[14] ),
        .\dividend_tmp_reg[15] (\dividend_tmp_reg[15] ),
        .\dividend_tmp_reg[16] (\dividend_tmp_reg[16] ),
        .\dividend_tmp_reg[17] (\dividend_tmp_reg[17] ),
        .\dividend_tmp_reg[18] (\dividend_tmp_reg[18] ),
        .\dividend_tmp_reg[19] (\dividend_tmp_reg[19] ),
        .\dividend_tmp_reg[20] (\dividend_tmp_reg[20] ),
        .\dividend_tmp_reg[21] (\dividend_tmp_reg[21] ),
        .\dividend_tmp_reg[22] (\dividend_tmp_reg[22] ),
        .\dividend_tmp_reg[23] (\dividend_tmp_reg[23] ),
        .\dividend_tmp_reg[24] (\dividend_tmp_reg[24] ),
        .\dividend_tmp_reg[25] (\dividend_tmp_reg[25] ),
        .\dividend_tmp_reg[7] (\dividend_tmp_reg[7] ),
        .\dividend_tmp_reg[8] (\dividend_tmp_reg[8] ),
        .\dividend_tmp_reg[9] (\dividend_tmp_reg[9] ),
        .front_pixs_V_q0(front_pixs_V_q0),
        .\p_Val2_3_reg_1523_reg[27] (\p_Val2_3_reg_1523_reg[27] ),
        .r_V_fu_1166_p2(r_V_fu_1166_p2),
        .\r_stage_reg[0]_rep (\r_stage_reg[0]_rep ),
        .\r_stage_reg[0]_rep_0 (\r_stage_reg[0]_rep_0 ),
        .\r_stage_reg[0]_rep_1 (\r_stage_reg[0]_rep_1 ),
        .\r_stage_reg[0]_rep_2 (\r_stage_reg[0]_rep_2 ),
        .\r_stage_reg[26] (\r_stage_reg[26] ),
        .r_stage_reg_r_5(r_stage_reg_r_5),
        .\remd_tmp_reg[0] (\remd_tmp_reg[0] ));
endmodule

(* ORIG_REF_NAME = "hls_ocr_udiv_34nsdEe_div" *) 
module hls_ocr_0_hls_ocr_udiv_34nsdEe_div
   (\dividend_tmp_reg[7] ,
    \dividend_tmp_reg[8] ,
    \dividend_tmp_reg[9] ,
    \dividend_tmp_reg[10] ,
    \dividend_tmp_reg[11] ,
    \dividend_tmp_reg[12] ,
    \dividend_tmp_reg[13] ,
    \dividend_tmp_reg[14] ,
    \dividend_tmp_reg[15] ,
    \dividend_tmp_reg[16] ,
    \dividend_tmp_reg[17] ,
    \dividend_tmp_reg[18] ,
    \dividend_tmp_reg[19] ,
    \dividend_tmp_reg[20] ,
    \dividend_tmp_reg[21] ,
    \dividend_tmp_reg[22] ,
    \dividend_tmp_reg[23] ,
    \dividend_tmp_reg[24] ,
    \dividend_tmp_reg[25] ,
    \remd_tmp_reg[0] ,
    \dividend_tmp_reg[0] ,
    r_V_fu_1166_p2,
    E,
    \dividend0_reg[6]_0 ,
    ap_clk,
    \dividend0_reg[7]_0 ,
    \dividend0_reg[8]_0 ,
    \dividend0_reg[9]_0 ,
    \dividend0_reg[10]_0 ,
    \dividend0_reg[11]_0 ,
    \dividend0_reg[12]_0 ,
    \dividend0_reg[13]_0 ,
    \dividend0_reg[14]_0 ,
    \dividend0_reg[15]_0 ,
    \dividend0_reg[16]_0 ,
    \dividend0_reg[17]_0 ,
    \dividend0_reg[18]_0 ,
    \dividend0_reg[19]_0 ,
    \dividend0_reg[20]_0 ,
    \dividend0_reg[21]_0 ,
    \dividend0_reg[22]_0 ,
    \dividend0_reg[23]_0 ,
    \dividend0_reg[24]_0 ,
    front_pixs_V_q0,
    \r_stage_reg[26] ,
    r_stage_reg_r_5,
    SR,
    \r_stage_reg[0]_rep ,
    \r_stage_reg[0]_rep_0 ,
    \r_stage_reg[0]_rep_1 ,
    S,
    \r_stage_reg[0]_rep_2 ,
    Q,
    \p_Val2_3_reg_1523_reg[27] );
  output \dividend_tmp_reg[7] ;
  output \dividend_tmp_reg[8] ;
  output \dividend_tmp_reg[9] ;
  output \dividend_tmp_reg[10] ;
  output \dividend_tmp_reg[11] ;
  output \dividend_tmp_reg[12] ;
  output \dividend_tmp_reg[13] ;
  output \dividend_tmp_reg[14] ;
  output \dividend_tmp_reg[15] ;
  output \dividend_tmp_reg[16] ;
  output \dividend_tmp_reg[17] ;
  output \dividend_tmp_reg[18] ;
  output \dividend_tmp_reg[19] ;
  output \dividend_tmp_reg[20] ;
  output \dividend_tmp_reg[21] ;
  output \dividend_tmp_reg[22] ;
  output \dividend_tmp_reg[23] ;
  output \dividend_tmp_reg[24] ;
  output \dividend_tmp_reg[25] ;
  output \remd_tmp_reg[0] ;
  output [13:0]\dividend_tmp_reg[0] ;
  output [34:0]r_V_fu_1166_p2;
  input [0:0]E;
  input \dividend0_reg[6]_0 ;
  input ap_clk;
  input \dividend0_reg[7]_0 ;
  input \dividend0_reg[8]_0 ;
  input \dividend0_reg[9]_0 ;
  input \dividend0_reg[10]_0 ;
  input \dividend0_reg[11]_0 ;
  input \dividend0_reg[12]_0 ;
  input \dividend0_reg[13]_0 ;
  input \dividend0_reg[14]_0 ;
  input \dividend0_reg[15]_0 ;
  input \dividend0_reg[16]_0 ;
  input \dividend0_reg[17]_0 ;
  input \dividend0_reg[18]_0 ;
  input \dividend0_reg[19]_0 ;
  input \dividend0_reg[20]_0 ;
  input \dividend0_reg[21]_0 ;
  input \dividend0_reg[22]_0 ;
  input \dividend0_reg[23]_0 ;
  input \dividend0_reg[24]_0 ;
  input [0:0]front_pixs_V_q0;
  input [0:0]\r_stage_reg[26] ;
  input r_stage_reg_r_5;
  input [0:0]SR;
  input [3:0]\r_stage_reg[0]_rep ;
  input [3:0]\r_stage_reg[0]_rep_0 ;
  input [3:0]\r_stage_reg[0]_rep_1 ;
  input [1:0]S;
  input \r_stage_reg[0]_rep_2 ;
  input [33:0]Q;
  input [27:0]\p_Val2_3_reg_1523_reg[27] ;

  wire [0:0]E;
  wire [33:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [33:6]dividend0;
  wire \dividend0_reg[10]_0 ;
  wire \dividend0_reg[11]_0 ;
  wire \dividend0_reg[12]_0 ;
  wire \dividend0_reg[13]_0 ;
  wire \dividend0_reg[14]_0 ;
  wire \dividend0_reg[15]_0 ;
  wire \dividend0_reg[16]_0 ;
  wire \dividend0_reg[17]_0 ;
  wire \dividend0_reg[18]_0 ;
  wire \dividend0_reg[19]_0 ;
  wire \dividend0_reg[20]_0 ;
  wire \dividend0_reg[21]_0 ;
  wire \dividend0_reg[22]_0 ;
  wire \dividend0_reg[23]_0 ;
  wire \dividend0_reg[24]_0 ;
  wire \dividend0_reg[6]_0 ;
  wire \dividend0_reg[7]_0 ;
  wire \dividend0_reg[8]_0 ;
  wire \dividend0_reg[9]_0 ;
  wire [33:0]dividend_tmp;
  wire [13:0]\dividend_tmp_reg[0] ;
  wire \dividend_tmp_reg[10] ;
  wire \dividend_tmp_reg[11] ;
  wire \dividend_tmp_reg[12] ;
  wire \dividend_tmp_reg[13] ;
  wire \dividend_tmp_reg[14] ;
  wire \dividend_tmp_reg[15] ;
  wire \dividend_tmp_reg[16] ;
  wire \dividend_tmp_reg[17] ;
  wire \dividend_tmp_reg[18] ;
  wire \dividend_tmp_reg[19] ;
  wire \dividend_tmp_reg[20] ;
  wire \dividend_tmp_reg[21] ;
  wire \dividend_tmp_reg[22] ;
  wire \dividend_tmp_reg[23] ;
  wire \dividend_tmp_reg[24] ;
  wire \dividend_tmp_reg[25] ;
  wire \dividend_tmp_reg[7] ;
  wire \dividend_tmp_reg[8] ;
  wire \dividend_tmp_reg[9] ;
  wire [19:19]divisor0;
  wire done0;
  wire [0:0]front_pixs_V_q0;
  wire [33:0]grp_fu_1148_p2;
  wire [27:0]\p_Val2_3_reg_1523_reg[27] ;
  wire [34:0]r_V_fu_1166_p2;
  wire [3:0]\r_stage_reg[0]_rep ;
  wire [3:0]\r_stage_reg[0]_rep_0 ;
  wire [3:0]\r_stage_reg[0]_rep_1 ;
  wire \r_stage_reg[0]_rep_2 ;
  wire [0:0]\r_stage_reg[26] ;
  wire r_stage_reg_r_5;
  wire \remd_tmp_reg[0] ;
  wire tmp9_fu_1181_p2_i_10_n_4;
  wire tmp9_fu_1181_p2_i_11_n_4;
  wire tmp9_fu_1181_p2_i_12_n_4;
  wire tmp9_fu_1181_p2_i_13_n_4;
  wire tmp9_fu_1181_p2_i_14_n_4;
  wire tmp9_fu_1181_p2_i_15_n_4;
  wire tmp9_fu_1181_p2_i_16_n_4;
  wire tmp9_fu_1181_p2_i_17_n_4;
  wire tmp9_fu_1181_p2_i_18_n_4;
  wire tmp9_fu_1181_p2_i_19_n_4;
  wire tmp9_fu_1181_p2_i_1_n_4;
  wire tmp9_fu_1181_p2_i_1_n_5;
  wire tmp9_fu_1181_p2_i_1_n_6;
  wire tmp9_fu_1181_p2_i_1_n_7;
  wire tmp9_fu_1181_p2_i_20_n_4;
  wire tmp9_fu_1181_p2_i_21_n_4;
  wire tmp9_fu_1181_p2_i_22_n_4;
  wire tmp9_fu_1181_p2_i_23_n_4;
  wire tmp9_fu_1181_p2_i_24_n_4;
  wire tmp9_fu_1181_p2_i_25_n_4;
  wire tmp9_fu_1181_p2_i_26_n_4;
  wire tmp9_fu_1181_p2_i_27_n_4;
  wire tmp9_fu_1181_p2_i_28_n_4;
  wire tmp9_fu_1181_p2_i_29_n_4;
  wire tmp9_fu_1181_p2_i_2_n_4;
  wire tmp9_fu_1181_p2_i_2_n_5;
  wire tmp9_fu_1181_p2_i_2_n_6;
  wire tmp9_fu_1181_p2_i_2_n_7;
  wire tmp9_fu_1181_p2_i_30_n_4;
  wire tmp9_fu_1181_p2_i_31_n_4;
  wire tmp9_fu_1181_p2_i_32_n_4;
  wire tmp9_fu_1181_p2_i_33_n_4;
  wire tmp9_fu_1181_p2_i_34_n_4;
  wire tmp9_fu_1181_p2_i_35_n_4;
  wire tmp9_fu_1181_p2_i_36_n_4;
  wire tmp9_fu_1181_p2_i_37_n_4;
  wire tmp9_fu_1181_p2_i_38_n_4;
  wire tmp9_fu_1181_p2_i_39_n_4;
  wire tmp9_fu_1181_p2_i_3_n_4;
  wire tmp9_fu_1181_p2_i_3_n_5;
  wire tmp9_fu_1181_p2_i_3_n_6;
  wire tmp9_fu_1181_p2_i_3_n_7;
  wire tmp9_fu_1181_p2_i_40_n_4;
  wire tmp9_fu_1181_p2_i_41_n_4;
  wire tmp9_fu_1181_p2_i_42_n_4;
  wire tmp9_fu_1181_p2_i_43_n_4;
  wire tmp9_fu_1181_p2_i_4_n_4;
  wire tmp9_fu_1181_p2_i_4_n_5;
  wire tmp9_fu_1181_p2_i_4_n_6;
  wire tmp9_fu_1181_p2_i_4_n_7;
  wire tmp9_fu_1181_p2_i_5_n_4;
  wire tmp9_fu_1181_p2_i_5_n_5;
  wire tmp9_fu_1181_p2_i_5_n_6;
  wire tmp9_fu_1181_p2_i_5_n_7;
  wire tmp9_fu_1181_p2_i_6_n_6;
  wire tmp9_fu_1181_p2_i_6_n_7;
  wire tmp9_fu_1181_p2_i_7_n_4;
  wire tmp9_fu_1181_p2_i_7_n_5;
  wire tmp9_fu_1181_p2_i_7_n_6;
  wire tmp9_fu_1181_p2_i_7_n_7;
  wire tmp9_fu_1181_p2_i_8_n_4;
  wire tmp9_fu_1181_p2_i_8_n_5;
  wire tmp9_fu_1181_p2_i_8_n_6;
  wire tmp9_fu_1181_p2_i_8_n_7;
  wire tmp9_fu_1181_p2_i_9_n_4;
  wire tmp9_fu_1181_p2_i_9_n_5;
  wire tmp9_fu_1181_p2_i_9_n_6;
  wire tmp9_fu_1181_p2_i_9_n_7;
  wire [3:2]NLW_tmp9_fu_1181_p2_i_6_CO_UNCONNECTED;
  wire [3:3]NLW_tmp9_fu_1181_p2_i_6_O_UNCONNECTED;

  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [4]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [5]),
        .Q(dividend0[11]),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [6]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [7]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [8]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [9]),
        .Q(dividend0[15]),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [10]),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [11]),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [12]),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [13]),
        .Q(dividend0[19]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [14]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [15]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [16]),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [17]),
        .Q(dividend0[23]),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [18]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [19]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [20]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [21]),
        .Q(dividend0[27]),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [22]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [23]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [24]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [25]),
        .Q(dividend0[31]),
        .R(1'b0));
  FDRE \dividend0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [26]),
        .Q(dividend0[32]),
        .R(1'b0));
  FDRE \dividend0_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [27]),
        .Q(dividend0[33]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [0]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [1]),
        .Q(dividend0[7]),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [2]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_3_reg_1523_reg[27] [3]),
        .Q(dividend0[9]),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(front_pixs_V_q0),
        .Q(divisor0),
        .R(1'b0));
  hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u hls_ocr_udiv_34nsdEe_div_u_0
       (.D(dividend0),
        .E(E),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dividend0_reg[10]_0 (\dividend0_reg[10]_0 ),
        .\dividend0_reg[11]_0 (\dividend0_reg[11]_0 ),
        .\dividend0_reg[12]_0 (\dividend0_reg[12]_0 ),
        .\dividend0_reg[13]_0 (\dividend0_reg[13]_0 ),
        .\dividend0_reg[14]_0 (\dividend0_reg[14]_0 ),
        .\dividend0_reg[15]_0 (\dividend0_reg[15]_0 ),
        .\dividend0_reg[16]_0 (\dividend0_reg[16]_0 ),
        .\dividend0_reg[17]_0 (\dividend0_reg[17]_0 ),
        .\dividend0_reg[18]_0 (\dividend0_reg[18]_0 ),
        .\dividend0_reg[19]_0 (\dividend0_reg[19]_0 ),
        .\dividend0_reg[20]_0 (\dividend0_reg[20]_0 ),
        .\dividend0_reg[21]_0 (\dividend0_reg[21]_0 ),
        .\dividend0_reg[22]_0 (\dividend0_reg[22]_0 ),
        .\dividend0_reg[23]_0 (\dividend0_reg[23]_0 ),
        .\dividend0_reg[24]_0 (\dividend0_reg[24]_0 ),
        .\dividend0_reg[6]_0 (\dividend0_reg[6]_0 ),
        .\dividend0_reg[7]_0 (\dividend0_reg[7]_0 ),
        .\dividend0_reg[8]_0 (\dividend0_reg[8]_0 ),
        .\dividend0_reg[9]_0 (\dividend0_reg[9]_0 ),
        .dividend_tmp(dividend_tmp),
        .\dividend_tmp_reg[0]_0 (\dividend_tmp_reg[0] ),
        .\dividend_tmp_reg[10]_0 (\dividend_tmp_reg[10] ),
        .\dividend_tmp_reg[11]_0 (\dividend_tmp_reg[11] ),
        .\dividend_tmp_reg[12]_0 (\dividend_tmp_reg[12] ),
        .\dividend_tmp_reg[13]_0 (\dividend_tmp_reg[13] ),
        .\dividend_tmp_reg[14]_0 (\dividend_tmp_reg[14] ),
        .\dividend_tmp_reg[15]_0 (\dividend_tmp_reg[15] ),
        .\dividend_tmp_reg[16]_0 (\dividend_tmp_reg[16] ),
        .\dividend_tmp_reg[17]_0 (\dividend_tmp_reg[17] ),
        .\dividend_tmp_reg[18]_0 (\dividend_tmp_reg[18] ),
        .\dividend_tmp_reg[19]_0 (\dividend_tmp_reg[19] ),
        .\dividend_tmp_reg[20]_0 (\dividend_tmp_reg[20] ),
        .\dividend_tmp_reg[21]_0 (\dividend_tmp_reg[21] ),
        .\dividend_tmp_reg[22]_0 (\dividend_tmp_reg[22] ),
        .\dividend_tmp_reg[23]_0 (\dividend_tmp_reg[23] ),
        .\dividend_tmp_reg[24]_0 (\dividend_tmp_reg[24] ),
        .\dividend_tmp_reg[25]_0 (\dividend_tmp_reg[25] ),
        .\dividend_tmp_reg[7]_0 (\dividend_tmp_reg[7] ),
        .\dividend_tmp_reg[8]_0 (\dividend_tmp_reg[8] ),
        .\dividend_tmp_reg[9]_0 (\dividend_tmp_reg[9] ),
        .divisor0(divisor0),
        .\quot_reg[0] (done0),
        .\r_stage_reg[0]_rep (\r_stage_reg[0]_rep ),
        .\r_stage_reg[0]_rep_0 (\r_stage_reg[0]_rep_0 ),
        .\r_stage_reg[0]_rep_1 (\r_stage_reg[0]_rep_1 ),
        .\r_stage_reg[0]_rep_2 (\r_stage_reg[0]_rep_2 ),
        .\r_stage_reg[26] (\r_stage_reg[26] ),
        .r_stage_reg_r_5(r_stage_reg_r_5),
        .\remd_tmp_reg[0]_0 (\remd_tmp_reg[0] ));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[0]),
        .Q(grp_fu_1148_p2[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[10]),
        .Q(grp_fu_1148_p2[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[11]),
        .Q(grp_fu_1148_p2[11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[12]),
        .Q(grp_fu_1148_p2[12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[13]),
        .Q(grp_fu_1148_p2[13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[14]),
        .Q(grp_fu_1148_p2[14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[15]),
        .Q(grp_fu_1148_p2[15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[16]),
        .Q(grp_fu_1148_p2[16]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[17]),
        .Q(grp_fu_1148_p2[17]),
        .R(1'b0));
  FDRE \quot_reg[18] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[18]),
        .Q(grp_fu_1148_p2[18]),
        .R(1'b0));
  FDRE \quot_reg[19] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[19]),
        .Q(grp_fu_1148_p2[19]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[1]),
        .Q(grp_fu_1148_p2[1]),
        .R(1'b0));
  FDRE \quot_reg[20] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[20]),
        .Q(grp_fu_1148_p2[20]),
        .R(1'b0));
  FDRE \quot_reg[21] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[21]),
        .Q(grp_fu_1148_p2[21]),
        .R(1'b0));
  FDRE \quot_reg[22] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[22]),
        .Q(grp_fu_1148_p2[22]),
        .R(1'b0));
  FDRE \quot_reg[23] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[23]),
        .Q(grp_fu_1148_p2[23]),
        .R(1'b0));
  FDRE \quot_reg[24] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[24]),
        .Q(grp_fu_1148_p2[24]),
        .R(1'b0));
  FDRE \quot_reg[25] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[25]),
        .Q(grp_fu_1148_p2[25]),
        .R(1'b0));
  FDRE \quot_reg[26] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[26]),
        .Q(grp_fu_1148_p2[26]),
        .R(1'b0));
  FDRE \quot_reg[27] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[27]),
        .Q(grp_fu_1148_p2[27]),
        .R(1'b0));
  FDRE \quot_reg[28] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[28]),
        .Q(grp_fu_1148_p2[28]),
        .R(1'b0));
  FDRE \quot_reg[29] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[29]),
        .Q(grp_fu_1148_p2[29]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[2]),
        .Q(grp_fu_1148_p2[2]),
        .R(1'b0));
  FDRE \quot_reg[30] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[30]),
        .Q(grp_fu_1148_p2[30]),
        .R(1'b0));
  FDRE \quot_reg[31] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[31]),
        .Q(grp_fu_1148_p2[31]),
        .R(1'b0));
  FDRE \quot_reg[32] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[32]),
        .Q(grp_fu_1148_p2[32]),
        .R(1'b0));
  FDRE \quot_reg[33] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[33]),
        .Q(grp_fu_1148_p2[33]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[3]),
        .Q(grp_fu_1148_p2[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[4]),
        .Q(grp_fu_1148_p2[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[5]),
        .Q(grp_fu_1148_p2[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[6]),
        .Q(grp_fu_1148_p2[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[7]),
        .Q(grp_fu_1148_p2[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[8]),
        .Q(grp_fu_1148_p2[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[9]),
        .Q(grp_fu_1148_p2[9]),
        .R(1'b0));
  CARRY4 tmp9_fu_1181_p2_i_1
       (.CI(tmp9_fu_1181_p2_i_2_n_4),
        .CO({tmp9_fu_1181_p2_i_1_n_4,tmp9_fu_1181_p2_i_1_n_5,tmp9_fu_1181_p2_i_1_n_6,tmp9_fu_1181_p2_i_1_n_7}),
        .CYINIT(1'b0),
        .DI(grp_fu_1148_p2[19:16]),
        .O(r_V_fu_1166_p2[19:16]),
        .S({tmp9_fu_1181_p2_i_10_n_4,tmp9_fu_1181_p2_i_11_n_4,tmp9_fu_1181_p2_i_12_n_4,tmp9_fu_1181_p2_i_13_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_10
       (.I0(grp_fu_1148_p2[19]),
        .I1(Q[19]),
        .O(tmp9_fu_1181_p2_i_10_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_11
       (.I0(grp_fu_1148_p2[18]),
        .I1(Q[18]),
        .O(tmp9_fu_1181_p2_i_11_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_12
       (.I0(grp_fu_1148_p2[17]),
        .I1(Q[17]),
        .O(tmp9_fu_1181_p2_i_12_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_13
       (.I0(grp_fu_1148_p2[16]),
        .I1(Q[16]),
        .O(tmp9_fu_1181_p2_i_13_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_14
       (.I0(grp_fu_1148_p2[15]),
        .I1(Q[15]),
        .O(tmp9_fu_1181_p2_i_14_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_15
       (.I0(grp_fu_1148_p2[14]),
        .I1(Q[14]),
        .O(tmp9_fu_1181_p2_i_15_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_16
       (.I0(grp_fu_1148_p2[13]),
        .I1(Q[13]),
        .O(tmp9_fu_1181_p2_i_16_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_17
       (.I0(grp_fu_1148_p2[12]),
        .I1(Q[12]),
        .O(tmp9_fu_1181_p2_i_17_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_18
       (.I0(grp_fu_1148_p2[11]),
        .I1(Q[11]),
        .O(tmp9_fu_1181_p2_i_18_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_19
       (.I0(grp_fu_1148_p2[10]),
        .I1(Q[10]),
        .O(tmp9_fu_1181_p2_i_19_n_4));
  CARRY4 tmp9_fu_1181_p2_i_2
       (.CI(tmp9_fu_1181_p2_i_3_n_4),
        .CO({tmp9_fu_1181_p2_i_2_n_4,tmp9_fu_1181_p2_i_2_n_5,tmp9_fu_1181_p2_i_2_n_6,tmp9_fu_1181_p2_i_2_n_7}),
        .CYINIT(1'b0),
        .DI(grp_fu_1148_p2[15:12]),
        .O(r_V_fu_1166_p2[15:12]),
        .S({tmp9_fu_1181_p2_i_14_n_4,tmp9_fu_1181_p2_i_15_n_4,tmp9_fu_1181_p2_i_16_n_4,tmp9_fu_1181_p2_i_17_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_20
       (.I0(grp_fu_1148_p2[9]),
        .I1(Q[9]),
        .O(tmp9_fu_1181_p2_i_20_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_21
       (.I0(grp_fu_1148_p2[8]),
        .I1(Q[8]),
        .O(tmp9_fu_1181_p2_i_21_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_22
       (.I0(grp_fu_1148_p2[7]),
        .I1(Q[7]),
        .O(tmp9_fu_1181_p2_i_22_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_23
       (.I0(grp_fu_1148_p2[6]),
        .I1(Q[6]),
        .O(tmp9_fu_1181_p2_i_23_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_24
       (.I0(grp_fu_1148_p2[5]),
        .I1(Q[5]),
        .O(tmp9_fu_1181_p2_i_24_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_25
       (.I0(grp_fu_1148_p2[4]),
        .I1(Q[4]),
        .O(tmp9_fu_1181_p2_i_25_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_26
       (.I0(grp_fu_1148_p2[3]),
        .I1(Q[3]),
        .O(tmp9_fu_1181_p2_i_26_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_27
       (.I0(grp_fu_1148_p2[2]),
        .I1(Q[2]),
        .O(tmp9_fu_1181_p2_i_27_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_28
       (.I0(grp_fu_1148_p2[1]),
        .I1(Q[1]),
        .O(tmp9_fu_1181_p2_i_28_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_29
       (.I0(grp_fu_1148_p2[0]),
        .I1(Q[0]),
        .O(tmp9_fu_1181_p2_i_29_n_4));
  CARRY4 tmp9_fu_1181_p2_i_3
       (.CI(tmp9_fu_1181_p2_i_4_n_4),
        .CO({tmp9_fu_1181_p2_i_3_n_4,tmp9_fu_1181_p2_i_3_n_5,tmp9_fu_1181_p2_i_3_n_6,tmp9_fu_1181_p2_i_3_n_7}),
        .CYINIT(1'b0),
        .DI(grp_fu_1148_p2[11:8]),
        .O(r_V_fu_1166_p2[11:8]),
        .S({tmp9_fu_1181_p2_i_18_n_4,tmp9_fu_1181_p2_i_19_n_4,tmp9_fu_1181_p2_i_20_n_4,tmp9_fu_1181_p2_i_21_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_30
       (.I0(grp_fu_1148_p2[33]),
        .I1(Q[33]),
        .O(tmp9_fu_1181_p2_i_30_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_31
       (.I0(grp_fu_1148_p2[32]),
        .I1(Q[32]),
        .O(tmp9_fu_1181_p2_i_31_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_32
       (.I0(grp_fu_1148_p2[31]),
        .I1(Q[31]),
        .O(tmp9_fu_1181_p2_i_32_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_33
       (.I0(grp_fu_1148_p2[30]),
        .I1(Q[30]),
        .O(tmp9_fu_1181_p2_i_33_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_34
       (.I0(grp_fu_1148_p2[29]),
        .I1(Q[29]),
        .O(tmp9_fu_1181_p2_i_34_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_35
       (.I0(grp_fu_1148_p2[28]),
        .I1(Q[28]),
        .O(tmp9_fu_1181_p2_i_35_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_36
       (.I0(grp_fu_1148_p2[27]),
        .I1(Q[27]),
        .O(tmp9_fu_1181_p2_i_36_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_37
       (.I0(grp_fu_1148_p2[26]),
        .I1(Q[26]),
        .O(tmp9_fu_1181_p2_i_37_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_38
       (.I0(grp_fu_1148_p2[25]),
        .I1(Q[25]),
        .O(tmp9_fu_1181_p2_i_38_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_39
       (.I0(grp_fu_1148_p2[24]),
        .I1(Q[24]),
        .O(tmp9_fu_1181_p2_i_39_n_4));
  CARRY4 tmp9_fu_1181_p2_i_4
       (.CI(tmp9_fu_1181_p2_i_5_n_4),
        .CO({tmp9_fu_1181_p2_i_4_n_4,tmp9_fu_1181_p2_i_4_n_5,tmp9_fu_1181_p2_i_4_n_6,tmp9_fu_1181_p2_i_4_n_7}),
        .CYINIT(1'b0),
        .DI(grp_fu_1148_p2[7:4]),
        .O(r_V_fu_1166_p2[7:4]),
        .S({tmp9_fu_1181_p2_i_22_n_4,tmp9_fu_1181_p2_i_23_n_4,tmp9_fu_1181_p2_i_24_n_4,tmp9_fu_1181_p2_i_25_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_40
       (.I0(grp_fu_1148_p2[23]),
        .I1(Q[23]),
        .O(tmp9_fu_1181_p2_i_40_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_41
       (.I0(grp_fu_1148_p2[22]),
        .I1(Q[22]),
        .O(tmp9_fu_1181_p2_i_41_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_42
       (.I0(grp_fu_1148_p2[21]),
        .I1(Q[21]),
        .O(tmp9_fu_1181_p2_i_42_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp9_fu_1181_p2_i_43
       (.I0(grp_fu_1148_p2[20]),
        .I1(Q[20]),
        .O(tmp9_fu_1181_p2_i_43_n_4));
  CARRY4 tmp9_fu_1181_p2_i_5
       (.CI(1'b0),
        .CO({tmp9_fu_1181_p2_i_5_n_4,tmp9_fu_1181_p2_i_5_n_5,tmp9_fu_1181_p2_i_5_n_6,tmp9_fu_1181_p2_i_5_n_7}),
        .CYINIT(1'b1),
        .DI(grp_fu_1148_p2[3:0]),
        .O(r_V_fu_1166_p2[3:0]),
        .S({tmp9_fu_1181_p2_i_26_n_4,tmp9_fu_1181_p2_i_27_n_4,tmp9_fu_1181_p2_i_28_n_4,tmp9_fu_1181_p2_i_29_n_4}));
  CARRY4 tmp9_fu_1181_p2_i_6
       (.CI(tmp9_fu_1181_p2_i_7_n_4),
        .CO({NLW_tmp9_fu_1181_p2_i_6_CO_UNCONNECTED[3:2],tmp9_fu_1181_p2_i_6_n_6,tmp9_fu_1181_p2_i_6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,grp_fu_1148_p2[33:32]}),
        .O({NLW_tmp9_fu_1181_p2_i_6_O_UNCONNECTED[3],r_V_fu_1166_p2[34:32]}),
        .S({1'b0,1'b1,tmp9_fu_1181_p2_i_30_n_4,tmp9_fu_1181_p2_i_31_n_4}));
  CARRY4 tmp9_fu_1181_p2_i_7
       (.CI(tmp9_fu_1181_p2_i_8_n_4),
        .CO({tmp9_fu_1181_p2_i_7_n_4,tmp9_fu_1181_p2_i_7_n_5,tmp9_fu_1181_p2_i_7_n_6,tmp9_fu_1181_p2_i_7_n_7}),
        .CYINIT(1'b0),
        .DI(grp_fu_1148_p2[31:28]),
        .O(r_V_fu_1166_p2[31:28]),
        .S({tmp9_fu_1181_p2_i_32_n_4,tmp9_fu_1181_p2_i_33_n_4,tmp9_fu_1181_p2_i_34_n_4,tmp9_fu_1181_p2_i_35_n_4}));
  CARRY4 tmp9_fu_1181_p2_i_8
       (.CI(tmp9_fu_1181_p2_i_9_n_4),
        .CO({tmp9_fu_1181_p2_i_8_n_4,tmp9_fu_1181_p2_i_8_n_5,tmp9_fu_1181_p2_i_8_n_6,tmp9_fu_1181_p2_i_8_n_7}),
        .CYINIT(1'b0),
        .DI(grp_fu_1148_p2[27:24]),
        .O(r_V_fu_1166_p2[27:24]),
        .S({tmp9_fu_1181_p2_i_36_n_4,tmp9_fu_1181_p2_i_37_n_4,tmp9_fu_1181_p2_i_38_n_4,tmp9_fu_1181_p2_i_39_n_4}));
  CARRY4 tmp9_fu_1181_p2_i_9
       (.CI(tmp9_fu_1181_p2_i_1_n_4),
        .CO({tmp9_fu_1181_p2_i_9_n_4,tmp9_fu_1181_p2_i_9_n_5,tmp9_fu_1181_p2_i_9_n_6,tmp9_fu_1181_p2_i_9_n_7}),
        .CYINIT(1'b0),
        .DI(grp_fu_1148_p2[23:20]),
        .O(r_V_fu_1166_p2[23:20]),
        .S({tmp9_fu_1181_p2_i_40_n_4,tmp9_fu_1181_p2_i_41_n_4,tmp9_fu_1181_p2_i_42_n_4,tmp9_fu_1181_p2_i_43_n_4}));
endmodule

(* ORIG_REF_NAME = "hls_ocr_udiv_34nsdEe_div" *) 
module hls_ocr_0_hls_ocr_udiv_34nsdEe_div_8
   (\r_stage_reg[34] ,
    r_stage_reg_r_6,
    r_stage_reg_r_24,
    quot,
    ap_clk,
    ap_rst_n,
    Q,
    \f_op_V_1_reg_1536_reg[19] ,
    \ap_CS_fsm_reg[13] );
  output \r_stage_reg[34] ;
  output r_stage_reg_r_6;
  output r_stage_reg_r_24;
  output [33:0]quot;
  input ap_clk;
  input ap_rst_n;
  input [27:0]Q;
  input [19:0]\f_op_V_1_reg_1536_reg[19] ;
  input [0:0]\ap_CS_fsm_reg[13] ;

  wire [27:0]Q;
  wire [0:0]\ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:6]dividend0;
  wire [33:0]dividend_tmp;
  wire [19:0]divisor0;
  wire done0;
  wire [19:0]\f_op_V_1_reg_1536_reg[19] ;
  wire [33:0]quot;
  wire \r_stage_reg[34] ;
  wire r_stage_reg_r_24;
  wire r_stage_reg_r_6;
  wire start0;

  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(dividend0[11]),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(dividend0[15]),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(dividend0[19]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(dividend0[23]),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(dividend0[27]),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(dividend0[31]),
        .R(1'b0));
  FDRE \dividend0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(dividend0[32]),
        .R(1'b0));
  FDRE \dividend0_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(dividend0[33]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(dividend0[7]),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(dividend0[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [0]),
        .Q(divisor0[0]),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [10]),
        .Q(divisor0[10]),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [11]),
        .Q(divisor0[11]),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [12]),
        .Q(divisor0[12]),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [13]),
        .Q(divisor0[13]),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [14]),
        .Q(divisor0[14]),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [15]),
        .Q(divisor0[15]),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [16]),
        .Q(divisor0[16]),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [17]),
        .Q(divisor0[17]),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [18]),
        .Q(divisor0[18]),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [19]),
        .Q(divisor0[19]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [1]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [2]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [3]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [4]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [5]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [6]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [7]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [8]),
        .Q(divisor0[8]),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\f_op_V_1_reg_1536_reg[19] [9]),
        .Q(divisor0[9]),
        .R(1'b0));
  hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u_9 hls_ocr_udiv_34nsdEe_div_u_0
       (.D(dividend0),
        .E(done0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dividend_tmp(dividend_tmp),
        .\divisor0_reg[19]_0 (divisor0),
        .\r_stage_reg[34]_0 (\r_stage_reg[34] ),
        .r_stage_reg_r_24_0(r_stage_reg_r_24),
        .r_stage_reg_r_6_0(r_stage_reg_r_6),
        .start0_reg(start0));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[0]),
        .Q(quot[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[10]),
        .Q(quot[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[11]),
        .Q(quot[11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[12]),
        .Q(quot[12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[13]),
        .Q(quot[13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[14]),
        .Q(quot[14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[15]),
        .Q(quot[15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[16]),
        .Q(quot[16]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[17]),
        .Q(quot[17]),
        .R(1'b0));
  FDRE \quot_reg[18] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[18]),
        .Q(quot[18]),
        .R(1'b0));
  FDRE \quot_reg[19] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[19]),
        .Q(quot[19]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[1]),
        .Q(quot[1]),
        .R(1'b0));
  FDRE \quot_reg[20] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[20]),
        .Q(quot[20]),
        .R(1'b0));
  FDRE \quot_reg[21] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[21]),
        .Q(quot[21]),
        .R(1'b0));
  FDRE \quot_reg[22] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[22]),
        .Q(quot[22]),
        .R(1'b0));
  FDRE \quot_reg[23] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[23]),
        .Q(quot[23]),
        .R(1'b0));
  FDRE \quot_reg[24] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[24]),
        .Q(quot[24]),
        .R(1'b0));
  FDRE \quot_reg[25] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[25]),
        .Q(quot[25]),
        .R(1'b0));
  FDRE \quot_reg[26] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[26]),
        .Q(quot[26]),
        .R(1'b0));
  FDRE \quot_reg[27] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[27]),
        .Q(quot[27]),
        .R(1'b0));
  FDRE \quot_reg[28] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[28]),
        .Q(quot[28]),
        .R(1'b0));
  FDRE \quot_reg[29] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[29]),
        .Q(quot[29]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[2]),
        .Q(quot[2]),
        .R(1'b0));
  FDRE \quot_reg[30] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[30]),
        .Q(quot[30]),
        .R(1'b0));
  FDRE \quot_reg[31] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[31]),
        .Q(quot[31]),
        .R(1'b0));
  FDRE \quot_reg[32] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[32]),
        .Q(quot[32]),
        .R(1'b0));
  FDRE \quot_reg[33] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[33]),
        .Q(quot[33]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[3]),
        .Q(quot[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[4]),
        .Q(quot[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[5]),
        .Q(quot[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[6]),
        .Q(quot[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[7]),
        .Q(quot[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[8]),
        .Q(quot[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[9]),
        .Q(quot[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[13] ),
        .Q(start0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "hls_ocr_udiv_34nsdEe_div_u" *) 
module hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u
   (\dividend_tmp_reg[7]_0 ,
    \dividend_tmp_reg[8]_0 ,
    \dividend_tmp_reg[9]_0 ,
    \dividend_tmp_reg[10]_0 ,
    \dividend_tmp_reg[11]_0 ,
    \dividend_tmp_reg[12]_0 ,
    \dividend_tmp_reg[13]_0 ,
    \dividend_tmp_reg[14]_0 ,
    \dividend_tmp_reg[15]_0 ,
    \dividend_tmp_reg[16]_0 ,
    \dividend_tmp_reg[17]_0 ,
    \dividend_tmp_reg[18]_0 ,
    \dividend_tmp_reg[19]_0 ,
    \dividend_tmp_reg[20]_0 ,
    \dividend_tmp_reg[21]_0 ,
    \dividend_tmp_reg[22]_0 ,
    \dividend_tmp_reg[23]_0 ,
    \dividend_tmp_reg[24]_0 ,
    \dividend_tmp_reg[25]_0 ,
    \remd_tmp_reg[0]_0 ,
    \quot_reg[0] ,
    dividend_tmp,
    \dividend_tmp_reg[0]_0 ,
    E,
    \dividend0_reg[6]_0 ,
    ap_clk,
    \dividend0_reg[7]_0 ,
    \dividend0_reg[8]_0 ,
    \dividend0_reg[9]_0 ,
    \dividend0_reg[10]_0 ,
    \dividend0_reg[11]_0 ,
    \dividend0_reg[12]_0 ,
    \dividend0_reg[13]_0 ,
    \dividend0_reg[14]_0 ,
    \dividend0_reg[15]_0 ,
    \dividend0_reg[16]_0 ,
    \dividend0_reg[17]_0 ,
    \dividend0_reg[18]_0 ,
    \dividend0_reg[19]_0 ,
    \dividend0_reg[20]_0 ,
    \dividend0_reg[21]_0 ,
    \dividend0_reg[22]_0 ,
    \dividend0_reg[23]_0 ,
    \dividend0_reg[24]_0 ,
    divisor0,
    \r_stage_reg[26] ,
    r_stage_reg_r_5,
    SR,
    \r_stage_reg[0]_rep ,
    \r_stage_reg[0]_rep_0 ,
    \r_stage_reg[0]_rep_1 ,
    S,
    \r_stage_reg[0]_rep_2 ,
    D);
  output \dividend_tmp_reg[7]_0 ;
  output \dividend_tmp_reg[8]_0 ;
  output \dividend_tmp_reg[9]_0 ;
  output \dividend_tmp_reg[10]_0 ;
  output \dividend_tmp_reg[11]_0 ;
  output \dividend_tmp_reg[12]_0 ;
  output \dividend_tmp_reg[13]_0 ;
  output \dividend_tmp_reg[14]_0 ;
  output \dividend_tmp_reg[15]_0 ;
  output \dividend_tmp_reg[16]_0 ;
  output \dividend_tmp_reg[17]_0 ;
  output \dividend_tmp_reg[18]_0 ;
  output \dividend_tmp_reg[19]_0 ;
  output \dividend_tmp_reg[20]_0 ;
  output \dividend_tmp_reg[21]_0 ;
  output \dividend_tmp_reg[22]_0 ;
  output \dividend_tmp_reg[23]_0 ;
  output \dividend_tmp_reg[24]_0 ;
  output \dividend_tmp_reg[25]_0 ;
  output \remd_tmp_reg[0]_0 ;
  output [0:0]\quot_reg[0] ;
  output [33:0]dividend_tmp;
  output [13:0]\dividend_tmp_reg[0]_0 ;
  input [0:0]E;
  input \dividend0_reg[6]_0 ;
  input ap_clk;
  input \dividend0_reg[7]_0 ;
  input \dividend0_reg[8]_0 ;
  input \dividend0_reg[9]_0 ;
  input \dividend0_reg[10]_0 ;
  input \dividend0_reg[11]_0 ;
  input \dividend0_reg[12]_0 ;
  input \dividend0_reg[13]_0 ;
  input \dividend0_reg[14]_0 ;
  input \dividend0_reg[15]_0 ;
  input \dividend0_reg[16]_0 ;
  input \dividend0_reg[17]_0 ;
  input \dividend0_reg[18]_0 ;
  input \dividend0_reg[19]_0 ;
  input \dividend0_reg[20]_0 ;
  input \dividend0_reg[21]_0 ;
  input \dividend0_reg[22]_0 ;
  input \dividend0_reg[23]_0 ;
  input \dividend0_reg[24]_0 ;
  input [0:0]divisor0;
  input [0:0]\r_stage_reg[26] ;
  input r_stage_reg_r_5;
  input [0:0]SR;
  input [3:0]\r_stage_reg[0]_rep ;
  input [3:0]\r_stage_reg[0]_rep_0 ;
  input [3:0]\r_stage_reg[0]_rep_1 ;
  input [1:0]S;
  input \r_stage_reg[0]_rep_2 ;
  input [27:0]D;

  wire [27:0]D;
  wire [0:0]E;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire cal_tmp_carry__0_i_5__1_n_4;
  wire cal_tmp_carry__0_i_6__1_n_4;
  wire cal_tmp_carry__0_i_7__1_n_4;
  wire cal_tmp_carry__0_i_8__1_n_4;
  wire cal_tmp_carry__0_n_10;
  wire cal_tmp_carry__0_n_11;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_i_5__1_n_4;
  wire cal_tmp_carry__1_i_6__1_n_4;
  wire cal_tmp_carry__1_i_7__1_n_4;
  wire cal_tmp_carry__1_i_8__1_n_4;
  wire cal_tmp_carry__1_n_10;
  wire cal_tmp_carry__1_n_11;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_i_5__1_n_4;
  wire cal_tmp_carry__2_i_6__1_n_4;
  wire cal_tmp_carry__2_i_7__1_n_4;
  wire cal_tmp_carry__2_i_8__1_n_4;
  wire cal_tmp_carry__2_n_10;
  wire cal_tmp_carry__2_n_11;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry__3_i_5__1_n_4;
  wire cal_tmp_carry__3_i_6__1_n_4;
  wire cal_tmp_carry__3_i_7__1_n_4;
  wire cal_tmp_carry__3_i_8__1_n_4;
  wire cal_tmp_carry__3_n_10;
  wire cal_tmp_carry__3_n_11;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__3_n_9;
  wire cal_tmp_carry__4_n_10;
  wire cal_tmp_carry__4_n_11;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__4_n_9;
  wire cal_tmp_carry__5_n_10;
  wire cal_tmp_carry__5_n_11;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__5_n_9;
  wire cal_tmp_carry__6_n_10;
  wire cal_tmp_carry__6_n_11;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_5;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry__6_n_9;
  wire cal_tmp_carry__7_n_11;
  wire cal_tmp_carry__7_n_7;
  wire cal_tmp_carry_i_5__1_n_4;
  wire cal_tmp_carry_i_6__1_n_4;
  wire cal_tmp_carry_i_7__1_n_4;
  wire cal_tmp_carry_i_8__1_n_4;
  wire cal_tmp_carry_n_10;
  wire cal_tmp_carry_n_11;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire \dividend0_reg[10]_0 ;
  wire \dividend0_reg[11]_0 ;
  wire \dividend0_reg[12]_0 ;
  wire \dividend0_reg[13]_0 ;
  wire \dividend0_reg[14]_0 ;
  wire \dividend0_reg[15]_0 ;
  wire \dividend0_reg[16]_0 ;
  wire \dividend0_reg[17]_0 ;
  wire \dividend0_reg[18]_0 ;
  wire \dividend0_reg[19]_0 ;
  wire \dividend0_reg[20]_0 ;
  wire \dividend0_reg[21]_0 ;
  wire \dividend0_reg[22]_0 ;
  wire \dividend0_reg[23]_0 ;
  wire \dividend0_reg[24]_0 ;
  wire \dividend0_reg[6]_0 ;
  wire \dividend0_reg[7]_0 ;
  wire \dividend0_reg[8]_0 ;
  wire \dividend0_reg[9]_0 ;
  wire \dividend0_reg_n_4_[10] ;
  wire \dividend0_reg_n_4_[11] ;
  wire \dividend0_reg_n_4_[12] ;
  wire \dividend0_reg_n_4_[13] ;
  wire \dividend0_reg_n_4_[14] ;
  wire \dividend0_reg_n_4_[15] ;
  wire \dividend0_reg_n_4_[16] ;
  wire \dividend0_reg_n_4_[17] ;
  wire \dividend0_reg_n_4_[18] ;
  wire \dividend0_reg_n_4_[19] ;
  wire \dividend0_reg_n_4_[20] ;
  wire \dividend0_reg_n_4_[21] ;
  wire \dividend0_reg_n_4_[22] ;
  wire \dividend0_reg_n_4_[23] ;
  wire \dividend0_reg_n_4_[24] ;
  wire \dividend0_reg_n_4_[25] ;
  wire \dividend0_reg_n_4_[26] ;
  wire \dividend0_reg_n_4_[27] ;
  wire \dividend0_reg_n_4_[28] ;
  wire \dividend0_reg_n_4_[29] ;
  wire \dividend0_reg_n_4_[30] ;
  wire \dividend0_reg_n_4_[31] ;
  wire \dividend0_reg_n_4_[32] ;
  wire \dividend0_reg_n_4_[33] ;
  wire \dividend0_reg_n_4_[6] ;
  wire \dividend0_reg_n_4_[7] ;
  wire \dividend0_reg_n_4_[8] ;
  wire \dividend0_reg_n_4_[9] ;
  wire [33:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_4 ;
  wire \dividend_tmp[11]_i_1_n_4 ;
  wire \dividend_tmp[12]_i_1_n_4 ;
  wire \dividend_tmp[13]_i_1_n_4 ;
  wire \dividend_tmp[14]_i_1_n_4 ;
  wire \dividend_tmp[15]_i_1_n_4 ;
  wire \dividend_tmp[16]_i_1_n_4 ;
  wire \dividend_tmp[17]_i_1_n_4 ;
  wire \dividend_tmp[18]_i_1_n_4 ;
  wire \dividend_tmp[19]_i_1_n_4 ;
  wire \dividend_tmp[1]_i_1__1_n_4 ;
  wire \dividend_tmp[20]_i_1_n_4 ;
  wire \dividend_tmp[21]_i_1_n_4 ;
  wire \dividend_tmp[22]_i_1_n_4 ;
  wire \dividend_tmp[23]_i_1_n_4 ;
  wire \dividend_tmp[24]_i_1_n_4 ;
  wire \dividend_tmp[25]_i_1_n_4 ;
  wire \dividend_tmp[26]_i_1_n_4 ;
  wire \dividend_tmp[27]_i_1_n_4 ;
  wire \dividend_tmp[28]_i_1_n_4 ;
  wire \dividend_tmp[29]_i_1_n_4 ;
  wire \dividend_tmp[2]_i_1__1_n_4 ;
  wire \dividend_tmp[30]_i_1_n_4 ;
  wire \dividend_tmp[31]_i_1_n_4 ;
  wire \dividend_tmp[32]_i_1_n_4 ;
  wire \dividend_tmp[33]_i_1_n_4 ;
  wire \dividend_tmp[3]_i_1__1_n_4 ;
  wire \dividend_tmp[4]_i_1__1_n_4 ;
  wire \dividend_tmp[5]_i_1__1_n_4 ;
  wire \dividend_tmp[6]_i_1__1_n_4 ;
  wire \dividend_tmp[7]_i_1_n_4 ;
  wire \dividend_tmp[8]_i_1_n_4 ;
  wire \dividend_tmp[9]_i_1_n_4 ;
  wire [13:0]\dividend_tmp_reg[0]_0 ;
  wire \dividend_tmp_reg[10]_0 ;
  wire \dividend_tmp_reg[11]_0 ;
  wire \dividend_tmp_reg[12]_0 ;
  wire \dividend_tmp_reg[13]_0 ;
  wire \dividend_tmp_reg[14]_0 ;
  wire \dividend_tmp_reg[15]_0 ;
  wire \dividend_tmp_reg[16]_0 ;
  wire \dividend_tmp_reg[17]_0 ;
  wire \dividend_tmp_reg[18]_0 ;
  wire \dividend_tmp_reg[19]_0 ;
  wire \dividend_tmp_reg[20]_0 ;
  wire \dividend_tmp_reg[21]_0 ;
  wire \dividend_tmp_reg[22]_0 ;
  wire \dividend_tmp_reg[23]_0 ;
  wire \dividend_tmp_reg[24]_0 ;
  wire \dividend_tmp_reg[25]_0 ;
  wire \dividend_tmp_reg[7]_0 ;
  wire \dividend_tmp_reg[8]_0 ;
  wire \dividend_tmp_reg[9]_0 ;
  wire [0:0]divisor0;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire [0:0]\quot_reg[0] ;
  wire [3:0]\r_stage_reg[0]_rep ;
  wire [3:0]\r_stage_reg[0]_rep_0 ;
  wire [3:0]\r_stage_reg[0]_rep_1 ;
  wire \r_stage_reg[0]_rep_2 ;
  wire [0:0]\r_stage_reg[26] ;
  wire \r_stage_reg[32]_srl6___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_4_n_4 ;
  wire \r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_5_n_4 ;
  wire r_stage_reg_gate_n_4;
  wire r_stage_reg_r_5;
  wire [18:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_4 ;
  wire \remd_tmp[10]_i_1_n_4 ;
  wire \remd_tmp[11]_i_1_n_4 ;
  wire \remd_tmp[12]_i_1_n_4 ;
  wire \remd_tmp[13]_i_1_n_4 ;
  wire \remd_tmp[14]_i_1_n_4 ;
  wire \remd_tmp[15]_i_1_n_4 ;
  wire \remd_tmp[16]_i_1_n_4 ;
  wire \remd_tmp[17]_i_1_n_4 ;
  wire \remd_tmp[18]_i_1_n_4 ;
  wire \remd_tmp[19]_i_1_n_4 ;
  wire \remd_tmp[1]_i_1_n_4 ;
  wire \remd_tmp[20]_i_1_n_4 ;
  wire \remd_tmp[21]_i_1_n_4 ;
  wire \remd_tmp[22]_i_1_n_4 ;
  wire \remd_tmp[23]_i_1_n_4 ;
  wire \remd_tmp[24]_i_1_n_4 ;
  wire \remd_tmp[25]_i_1_n_4 ;
  wire \remd_tmp[26]_i_1_n_4 ;
  wire \remd_tmp[27]_i_1_n_4 ;
  wire \remd_tmp[28]_i_1_n_4 ;
  wire \remd_tmp[29]_i_1_n_4 ;
  wire \remd_tmp[2]_i_1_n_4 ;
  wire \remd_tmp[30]_i_1_n_4 ;
  wire \remd_tmp[31]_i_1_n_4 ;
  wire \remd_tmp[32]_i_1_n_4 ;
  wire \remd_tmp[3]_i_1_n_4 ;
  wire \remd_tmp[4]_i_1_n_4 ;
  wire \remd_tmp[5]_i_1_n_4 ;
  wire \remd_tmp[6]_i_1_n_4 ;
  wire \remd_tmp[7]_i_1_n_4 ;
  wire \remd_tmp[8]_i_1_n_4 ;
  wire \remd_tmp[9]_i_1_n_4 ;
  wire [18:0]remd_tmp_mux;
  wire \remd_tmp_reg[0]_0 ;
  wire [3:2]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_8,cal_tmp_carry_n_9,cal_tmp_carry_n_10,cal_tmp_carry_n_11}),
        .S({cal_tmp_carry_i_5__1_n_4,cal_tmp_carry_i_6__1_n_4,cal_tmp_carry_i_7__1_n_4,cal_tmp_carry_i_8__1_n_4}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_4),
        .CO({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9,cal_tmp_carry__0_n_10,cal_tmp_carry__0_n_11}),
        .S({cal_tmp_carry__0_i_5__1_n_4,cal_tmp_carry__0_i_6__1_n_4,cal_tmp_carry__0_i_7__1_n_4,cal_tmp_carry__0_i_8__1_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[6]),
        .I2(\dividend_tmp_reg[14]_0 ),
        .O(cal_tmp_carry__0_i_5__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[5]),
        .I2(\dividend_tmp_reg[13]_0 ),
        .O(cal_tmp_carry__0_i_6__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[4]),
        .I2(\dividend_tmp_reg[12]_0 ),
        .O(cal_tmp_carry__0_i_7__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[3]),
        .I2(\dividend_tmp_reg[11]_0 ),
        .O(cal_tmp_carry__0_i_8__1_n_4));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_4),
        .CO({cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[10:7]),
        .O({cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9,cal_tmp_carry__1_n_10,cal_tmp_carry__1_n_11}),
        .S({cal_tmp_carry__1_i_5__1_n_4,cal_tmp_carry__1_i_6__1_n_4,cal_tmp_carry__1_i_7__1_n_4,cal_tmp_carry__1_i_8__1_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[10]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_3
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[10]),
        .I2(\dividend_tmp_reg[18]_0 ),
        .O(cal_tmp_carry__1_i_5__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[9]),
        .I2(\dividend_tmp_reg[17]_0 ),
        .O(cal_tmp_carry__1_i_6__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_7__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[8]),
        .I2(\dividend_tmp_reg[16]_0 ),
        .O(cal_tmp_carry__1_i_7__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_8__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[7]),
        .I2(\dividend_tmp_reg[15]_0 ),
        .O(cal_tmp_carry__1_i_8__1_n_4));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_4),
        .CO({cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[14:11]),
        .O({cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9,cal_tmp_carry__2_n_10,cal_tmp_carry__2_n_11}),
        .S({cal_tmp_carry__2_i_5__1_n_4,cal_tmp_carry__2_i_6__1_n_4,cal_tmp_carry__2_i_7__1_n_4,cal_tmp_carry__2_i_8__1_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_1
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[14]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_2
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[13]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_3
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[12]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_4
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[11]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_5__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[14]),
        .I2(\dividend_tmp_reg[22]_0 ),
        .O(cal_tmp_carry__2_i_5__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_6__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[13]),
        .I2(\dividend_tmp_reg[21]_0 ),
        .O(cal_tmp_carry__2_i_6__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_7__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[12]),
        .I2(\dividend_tmp_reg[20]_0 ),
        .O(cal_tmp_carry__2_i_7__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_8__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[11]),
        .I2(\dividend_tmp_reg[19]_0 ),
        .O(cal_tmp_carry__2_i_8__1_n_4));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_4),
        .CO({cal_tmp_carry__3_n_4,cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[18:15]),
        .O({cal_tmp_carry__3_n_8,cal_tmp_carry__3_n_9,cal_tmp_carry__3_n_10,cal_tmp_carry__3_n_11}),
        .S({cal_tmp_carry__3_i_5__1_n_4,cal_tmp_carry__3_i_6__1_n_4,cal_tmp_carry__3_i_7__1_n_4,cal_tmp_carry__3_i_8__1_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_1
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[18]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_2
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[17]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_3
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[16]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_4
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[15]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_5__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[18]),
        .I2(\remd_tmp_reg[0]_0 ),
        .O(cal_tmp_carry__3_i_5__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_6__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[17]),
        .I2(\dividend_tmp_reg[25]_0 ),
        .O(cal_tmp_carry__3_i_6__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_7__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[16]),
        .I2(\dividend_tmp_reg[24]_0 ),
        .O(cal_tmp_carry__3_i_7__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_8__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[15]),
        .I2(\dividend_tmp_reg[23]_0 ),
        .O(cal_tmp_carry__3_i_8__1_n_4));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_4),
        .CO({cal_tmp_carry__4_n_4,cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_8,cal_tmp_carry__4_n_9,cal_tmp_carry__4_n_10,cal_tmp_carry__4_n_11}),
        .S(\r_stage_reg[0]_rep ));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_4),
        .CO({cal_tmp_carry__5_n_4,cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_8,cal_tmp_carry__5_n_9,cal_tmp_carry__5_n_10,cal_tmp_carry__5_n_11}),
        .S(\r_stage_reg[0]_rep_0 ));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_4),
        .CO({cal_tmp_carry__6_n_4,cal_tmp_carry__6_n_5,cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__6_n_8,cal_tmp_carry__6_n_9,cal_tmp_carry__6_n_10,cal_tmp_carry__6_n_11}),
        .S(\r_stage_reg[0]_rep_1 ));
  CARRY4 cal_tmp_carry__7
       (.CI(cal_tmp_carry__6_n_4),
        .CO({NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:2],p_2_out,cal_tmp_carry__7_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3],p_0_in,NLW_cal_tmp_carry__7_O_UNCONNECTED[1],cal_tmp_carry__7_n_11}),
        .S({1'b0,1'b1,S}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(\dividend0_reg_n_4_[33] ),
        .I1(dividend_tmp[33]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[2]),
        .I2(\dividend_tmp_reg[10]_0 ),
        .O(cal_tmp_carry_i_5__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[1]),
        .I2(\dividend_tmp_reg[9]_0 ),
        .O(cal_tmp_carry_i_6__1_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(remd_tmp[0]),
        .I2(\dividend_tmp_reg[8]_0 ),
        .O(cal_tmp_carry_i_7__1_n_4));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8__1
       (.I0(\r_stage_reg[0]_rep_2 ),
        .I1(dividend_tmp[33]),
        .I2(\dividend0_reg_n_4_[33] ),
        .I3(\dividend_tmp_reg[7]_0 ),
        .O(cal_tmp_carry_i_8__1_n_4));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\dividend0_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\dividend0_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\dividend0_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\dividend0_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\dividend0_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\dividend0_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\dividend0_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\dividend0_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\dividend0_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\dividend0_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\dividend0_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\dividend0_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\dividend0_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\dividend0_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\dividend0_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\dividend0_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\dividend0_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\dividend0_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\dividend0_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\dividend0_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\dividend0_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\dividend0_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\dividend0_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \dividend0_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\dividend0_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\dividend0_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\dividend0_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\dividend0_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\dividend0_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_4_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_4_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\dividend0_reg_n_4_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\dividend0_reg_n_4_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\dividend0_reg_n_4_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_4_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(\dividend0_reg_n_4_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(\dividend0_reg_n_4_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(\dividend0_reg_n_4_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1 
       (.I0(\dividend0_reg_n_4_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1__1 
       (.I0(dividend_tmp[0]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[1]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(\dividend0_reg_n_4_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(\dividend0_reg_n_4_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(\dividend0_reg_n_4_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1 
       (.I0(\dividend0_reg_n_4_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(\dividend0_reg_n_4_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(\dividend0_reg_n_4_[24] ),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(\dividend0_reg_n_4_[25] ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1 
       (.I0(\dividend0_reg_n_4_[26] ),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[27]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1 
       (.I0(\dividend0_reg_n_4_[27] ),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[28]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1 
       (.I0(\dividend0_reg_n_4_[28] ),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1__1 
       (.I0(dividend_tmp[1]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[2]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1 
       (.I0(\dividend0_reg_n_4_[29] ),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1 
       (.I0(\dividend0_reg_n_4_[30] ),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[32]_i_1 
       (.I0(\dividend0_reg_n_4_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[32]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[33]_i_1 
       (.I0(\dividend0_reg_n_4_[32] ),
        .I1(dividend_tmp[32]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[33]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1__1 
       (.I0(dividend_tmp[2]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[3]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1__1 
       (.I0(dividend_tmp[3]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[4]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1__1 
       (.I0(dividend_tmp[4]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[5]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1__1 
       (.I0(dividend_tmp[5]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[6]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_4_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_4_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_4_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .O(\dividend_tmp[9]_i_1_n_4 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_4 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_4 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_4 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_4 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_4 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_4 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_4 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_4 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_4 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_4 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__1_n_4 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_4 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_4 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_4 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_4 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_4 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_4 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_4 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_4 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_4 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_4 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__1_n_4 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_4 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_4 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[32]_i_1_n_4 ),
        .Q(dividend_tmp[32]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[33]_i_1_n_4 ),
        .Q(dividend_tmp[33]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__1_n_4 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__1_n_4 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__1_n_4 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__1_n_4 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_4 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_4 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_4 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[6]_0 ),
        .Q(\dividend_tmp_reg[7]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[16]_0 ),
        .Q(\dividend_tmp_reg[17]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[17]_0 ),
        .Q(\dividend_tmp_reg[18]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[18]_0 ),
        .Q(\dividend_tmp_reg[19]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[19]_0 ),
        .Q(\dividend_tmp_reg[20]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[20]_0 ),
        .Q(\dividend_tmp_reg[21]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[21]_0 ),
        .Q(\dividend_tmp_reg[22]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[22]_0 ),
        .Q(\dividend_tmp_reg[23]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[23]_0 ),
        .Q(\dividend_tmp_reg[24]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[24]_0 ),
        .Q(\dividend_tmp_reg[25]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor0),
        .Q(\remd_tmp_reg[0]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[7]_0 ),
        .Q(\dividend_tmp_reg[8]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[8]_0 ),
        .Q(\dividend_tmp_reg[9]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[9]_0 ),
        .Q(\dividend_tmp_reg[10]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[10]_0 ),
        .Q(\dividend_tmp_reg[11]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[11]_0 ),
        .Q(\dividend_tmp_reg[12]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[12]_0 ),
        .Q(\dividend_tmp_reg[13]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[13]_0 ),
        .Q(\dividend_tmp_reg[14]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[14]_0 ),
        .Q(\dividend_tmp_reg[15]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[15]_0 ),
        .Q(\dividend_tmp_reg[16]_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/r_stage_reg[32]_srl6___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_4 " *) 
  SRL16E \r_stage_reg[32]_srl6___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg[26] ),
        .Q(\r_stage_reg[32]_srl6___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_4_n_4 ));
  FDRE \r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_5 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[32]_srl6___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_4_n_4 ),
        .Q(\r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_5_n_4 ),
        .R(1'b0));
  FDRE \r_stage_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_4),
        .Q(\quot_reg[0] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_5_n_4 ),
        .I1(r_stage_reg_r_5),
        .O(r_stage_reg_gate_n_4));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_4_[33] ),
        .I1(dividend_tmp[33]),
        .I2(\r_stage_reg[0]_rep_2 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_11),
        .O(\remd_tmp[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_9),
        .O(\remd_tmp[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_11),
        .O(\remd_tmp[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_10),
        .O(\remd_tmp[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_9),
        .O(\remd_tmp[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_11),
        .O(\remd_tmp[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_10),
        .O(\remd_tmp[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_9),
        .O(\remd_tmp[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_10),
        .O(\remd_tmp[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 [0]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_11),
        .O(\remd_tmp[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 [1]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_10),
        .O(\remd_tmp[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 [2]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_9),
        .O(\remd_tmp[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 [3]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 [4]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_11),
        .O(\remd_tmp[24]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 [5]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_10),
        .O(\remd_tmp[25]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 [6]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_9),
        .O(\remd_tmp[26]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 [7]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[27]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 [8]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_11),
        .O(\remd_tmp[28]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 [9]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_10),
        .O(\remd_tmp[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_9),
        .O(\remd_tmp[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 [10]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_9),
        .O(\remd_tmp[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[31]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 [11]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[32]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 [12]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_11),
        .O(\remd_tmp[32]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_8),
        .O(\remd_tmp[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_11),
        .O(\remd_tmp[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_10),
        .O(\remd_tmp[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_9),
        .O(\remd_tmp[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_11),
        .O(\remd_tmp[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg[0]_rep_2 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_10),
        .O(\remd_tmp[9]_i_1_n_4 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_4 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_4 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_4 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_4 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_4 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_4 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_4 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_4 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_4 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_4 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_4 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_4 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[31]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[32]_i_1_n_4 ),
        .Q(\dividend_tmp_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_4 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_4 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_4 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_4 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_4 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_4 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_4 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "hls_ocr_udiv_34nsdEe_div_u" *) 
module hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u_9
   (\r_stage_reg[34]_0 ,
    r_stage_reg_r_6_0,
    r_stage_reg_r_24_0,
    E,
    dividend_tmp,
    ap_clk,
    start0_reg,
    ap_rst_n,
    D,
    \divisor0_reg[19]_0 );
  output \r_stage_reg[34]_0 ;
  output r_stage_reg_r_6_0;
  output r_stage_reg_r_24_0;
  output [0:0]E;
  output [33:0]dividend_tmp;
  input ap_clk;
  input [0:0]start0_reg;
  input ap_rst_n;
  input [27:0]D;
  input [19:0]\divisor0_reg[19]_0 ;

  wire [27:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire cal_tmp_carry__0_i_5_n_4;
  wire cal_tmp_carry__0_i_6_n_4;
  wire cal_tmp_carry__0_i_7_n_4;
  wire cal_tmp_carry__0_i_8_n_4;
  wire cal_tmp_carry__0_n_10;
  wire cal_tmp_carry__0_n_11;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_i_5_n_4;
  wire cal_tmp_carry__1_i_6_n_4;
  wire cal_tmp_carry__1_i_7_n_4;
  wire cal_tmp_carry__1_i_8_n_4;
  wire cal_tmp_carry__1_n_10;
  wire cal_tmp_carry__1_n_11;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_i_5_n_4;
  wire cal_tmp_carry__2_i_6_n_4;
  wire cal_tmp_carry__2_i_7_n_4;
  wire cal_tmp_carry__2_i_8_n_4;
  wire cal_tmp_carry__2_n_10;
  wire cal_tmp_carry__2_n_11;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry__3_i_5_n_4;
  wire cal_tmp_carry__3_i_6_n_4;
  wire cal_tmp_carry__3_i_7_n_4;
  wire cal_tmp_carry__3_i_8_n_4;
  wire cal_tmp_carry__3_n_10;
  wire cal_tmp_carry__3_n_11;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__3_n_9;
  wire cal_tmp_carry__4_i_1_n_4;
  wire cal_tmp_carry__4_i_2_n_4;
  wire cal_tmp_carry__4_i_3_n_4;
  wire cal_tmp_carry__4_i_4_n_4;
  wire cal_tmp_carry__4_n_10;
  wire cal_tmp_carry__4_n_11;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__4_n_9;
  wire cal_tmp_carry__5_i_1_n_4;
  wire cal_tmp_carry__5_i_2_n_4;
  wire cal_tmp_carry__5_i_3_n_4;
  wire cal_tmp_carry__5_i_4_n_4;
  wire cal_tmp_carry__5_n_10;
  wire cal_tmp_carry__5_n_11;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__5_n_9;
  wire cal_tmp_carry__6_i_1_n_4;
  wire cal_tmp_carry__6_i_2_n_4;
  wire cal_tmp_carry__6_i_3_n_4;
  wire cal_tmp_carry__6_i_4_n_4;
  wire cal_tmp_carry__6_n_10;
  wire cal_tmp_carry__6_n_11;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_5;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry__6_n_9;
  wire cal_tmp_carry__7_i_1_n_4;
  wire cal_tmp_carry__7_i_2_n_4;
  wire cal_tmp_carry__7_n_11;
  wire cal_tmp_carry__7_n_7;
  wire cal_tmp_carry_i_5_n_4;
  wire cal_tmp_carry_i_6_n_4;
  wire cal_tmp_carry_i_7_n_4;
  wire cal_tmp_carry_i_8_n_4;
  wire cal_tmp_carry_n_10;
  wire cal_tmp_carry_n_11;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire \dividend0_reg_n_4_[10] ;
  wire \dividend0_reg_n_4_[11] ;
  wire \dividend0_reg_n_4_[12] ;
  wire \dividend0_reg_n_4_[13] ;
  wire \dividend0_reg_n_4_[14] ;
  wire \dividend0_reg_n_4_[15] ;
  wire \dividend0_reg_n_4_[16] ;
  wire \dividend0_reg_n_4_[17] ;
  wire \dividend0_reg_n_4_[18] ;
  wire \dividend0_reg_n_4_[19] ;
  wire \dividend0_reg_n_4_[20] ;
  wire \dividend0_reg_n_4_[21] ;
  wire \dividend0_reg_n_4_[22] ;
  wire \dividend0_reg_n_4_[23] ;
  wire \dividend0_reg_n_4_[24] ;
  wire \dividend0_reg_n_4_[25] ;
  wire \dividend0_reg_n_4_[26] ;
  wire \dividend0_reg_n_4_[27] ;
  wire \dividend0_reg_n_4_[28] ;
  wire \dividend0_reg_n_4_[29] ;
  wire \dividend0_reg_n_4_[30] ;
  wire \dividend0_reg_n_4_[31] ;
  wire \dividend0_reg_n_4_[32] ;
  wire \dividend0_reg_n_4_[33] ;
  wire \dividend0_reg_n_4_[6] ;
  wire \dividend0_reg_n_4_[7] ;
  wire \dividend0_reg_n_4_[8] ;
  wire \dividend0_reg_n_4_[9] ;
  wire [33:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_4 ;
  wire \dividend_tmp[11]_i_1_n_4 ;
  wire \dividend_tmp[12]_i_1_n_4 ;
  wire \dividend_tmp[13]_i_1_n_4 ;
  wire \dividend_tmp[14]_i_1_n_4 ;
  wire \dividend_tmp[15]_i_1_n_4 ;
  wire \dividend_tmp[16]_i_1_n_4 ;
  wire \dividend_tmp[17]_i_1_n_4 ;
  wire \dividend_tmp[18]_i_1_n_4 ;
  wire \dividend_tmp[19]_i_1_n_4 ;
  wire \dividend_tmp[1]_i_1_n_4 ;
  wire \dividend_tmp[20]_i_1_n_4 ;
  wire \dividend_tmp[21]_i_1_n_4 ;
  wire \dividend_tmp[22]_i_1_n_4 ;
  wire \dividend_tmp[23]_i_1_n_4 ;
  wire \dividend_tmp[24]_i_1_n_4 ;
  wire \dividend_tmp[25]_i_1_n_4 ;
  wire \dividend_tmp[26]_i_1_n_4 ;
  wire \dividend_tmp[27]_i_1_n_4 ;
  wire \dividend_tmp[28]_i_1_n_4 ;
  wire \dividend_tmp[29]_i_1_n_4 ;
  wire \dividend_tmp[2]_i_1_n_4 ;
  wire \dividend_tmp[30]_i_1_n_4 ;
  wire \dividend_tmp[31]_i_1_n_4 ;
  wire \dividend_tmp[32]_i_1_n_4 ;
  wire \dividend_tmp[33]_i_1_n_4 ;
  wire \dividend_tmp[3]_i_1_n_4 ;
  wire \dividend_tmp[4]_i_1_n_4 ;
  wire \dividend_tmp[5]_i_1_n_4 ;
  wire \dividend_tmp[6]_i_1_n_4 ;
  wire \dividend_tmp[7]_i_1_n_4 ;
  wire \dividend_tmp[8]_i_1_n_4 ;
  wire \dividend_tmp[9]_i_1_n_4 ;
  wire [19:0]\divisor0_reg[19]_0 ;
  wire \divisor0_reg_n_4_[0] ;
  wire \divisor0_reg_n_4_[10] ;
  wire \divisor0_reg_n_4_[11] ;
  wire \divisor0_reg_n_4_[12] ;
  wire \divisor0_reg_n_4_[13] ;
  wire \divisor0_reg_n_4_[14] ;
  wire \divisor0_reg_n_4_[15] ;
  wire \divisor0_reg_n_4_[16] ;
  wire \divisor0_reg_n_4_[17] ;
  wire \divisor0_reg_n_4_[18] ;
  wire \divisor0_reg_n_4_[19] ;
  wire \divisor0_reg_n_4_[1] ;
  wire \divisor0_reg_n_4_[2] ;
  wire \divisor0_reg_n_4_[3] ;
  wire \divisor0_reg_n_4_[4] ;
  wire \divisor0_reg_n_4_[5] ;
  wire \divisor0_reg_n_4_[6] ;
  wire \divisor0_reg_n_4_[7] ;
  wire \divisor0_reg_n_4_[8] ;
  wire \divisor0_reg_n_4_[9] ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire \r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30_n_4 ;
  wire \r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_31_n_4 ;
  wire \r_stage_reg[34]_0 ;
  wire r_stage_reg_gate_n_4;
  wire \r_stage_reg_n_4_[0] ;
  wire r_stage_reg_r_0_n_4;
  wire r_stage_reg_r_10_n_4;
  wire r_stage_reg_r_11_n_4;
  wire r_stage_reg_r_12_n_4;
  wire r_stage_reg_r_13_n_4;
  wire r_stage_reg_r_14_n_4;
  wire r_stage_reg_r_15_n_4;
  wire r_stage_reg_r_16_n_4;
  wire r_stage_reg_r_17_n_4;
  wire r_stage_reg_r_18_n_4;
  wire r_stage_reg_r_19_n_4;
  wire r_stage_reg_r_1_n_4;
  wire r_stage_reg_r_20_n_4;
  wire r_stage_reg_r_21_n_4;
  wire r_stage_reg_r_22_n_4;
  wire r_stage_reg_r_24_0;
  wire r_stage_reg_r_24_n_4;
  wire r_stage_reg_r_25_n_4;
  wire r_stage_reg_r_26_n_4;
  wire r_stage_reg_r_27_n_4;
  wire r_stage_reg_r_28_n_4;
  wire r_stage_reg_r_29_n_4;
  wire r_stage_reg_r_2_n_4;
  wire r_stage_reg_r_30_n_4;
  wire r_stage_reg_r_31_n_4;
  wire r_stage_reg_r_3_n_4;
  wire r_stage_reg_r_4_n_4;
  wire r_stage_reg_r_6_0;
  wire r_stage_reg_r_6_n_4;
  wire r_stage_reg_r_7_n_4;
  wire r_stage_reg_r_8_n_4;
  wire r_stage_reg_r_9_n_4;
  wire r_stage_reg_r_n_4;
  wire [32:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_4 ;
  wire \remd_tmp[10]_i_1_n_4 ;
  wire \remd_tmp[11]_i_1_n_4 ;
  wire \remd_tmp[12]_i_1_n_4 ;
  wire \remd_tmp[13]_i_1_n_4 ;
  wire \remd_tmp[14]_i_1_n_4 ;
  wire \remd_tmp[15]_i_1_n_4 ;
  wire \remd_tmp[16]_i_1_n_4 ;
  wire \remd_tmp[17]_i_1_n_4 ;
  wire \remd_tmp[18]_i_1_n_4 ;
  wire \remd_tmp[19]_i_1_n_4 ;
  wire \remd_tmp[1]_i_1_n_4 ;
  wire \remd_tmp[20]_i_1_n_4 ;
  wire \remd_tmp[21]_i_1_n_4 ;
  wire \remd_tmp[22]_i_1_n_4 ;
  wire \remd_tmp[23]_i_1_n_4 ;
  wire \remd_tmp[24]_i_1_n_4 ;
  wire \remd_tmp[25]_i_1_n_4 ;
  wire \remd_tmp[26]_i_1_n_4 ;
  wire \remd_tmp[27]_i_1_n_4 ;
  wire \remd_tmp[28]_i_1_n_4 ;
  wire \remd_tmp[29]_i_1_n_4 ;
  wire \remd_tmp[2]_i_1_n_4 ;
  wire \remd_tmp[30]_i_1_n_4 ;
  wire \remd_tmp[31]_i_1_n_4 ;
  wire \remd_tmp[32]_i_1_n_4 ;
  wire \remd_tmp[3]_i_1_n_4 ;
  wire \remd_tmp[4]_i_1_n_4 ;
  wire \remd_tmp[5]_i_1_n_4 ;
  wire \remd_tmp[6]_i_1_n_4 ;
  wire \remd_tmp[7]_i_1_n_4 ;
  wire \remd_tmp[8]_i_1_n_4 ;
  wire \remd_tmp[9]_i_1_n_4 ;
  wire [18:0]remd_tmp_mux;
  wire [0:0]start0_reg;
  wire [3:2]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30_Q31_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(\r_stage_reg[34]_0 ));
  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_8,cal_tmp_carry_n_9,cal_tmp_carry_n_10,cal_tmp_carry_n_11}),
        .S({cal_tmp_carry_i_5_n_4,cal_tmp_carry_i_6_n_4,cal_tmp_carry_i_7_n_4,cal_tmp_carry_i_8_n_4}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_4),
        .CO({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9,cal_tmp_carry__0_n_10,cal_tmp_carry__0_n_11}),
        .S({cal_tmp_carry__0_i_5_n_4,cal_tmp_carry__0_i_6_n_4,cal_tmp_carry__0_i_7_n_4,cal_tmp_carry__0_i_8_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[6]),
        .I2(\divisor0_reg_n_4_[7] ),
        .O(cal_tmp_carry__0_i_5_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[5]),
        .I2(\divisor0_reg_n_4_[6] ),
        .O(cal_tmp_carry__0_i_6_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[4]),
        .I2(\divisor0_reg_n_4_[5] ),
        .O(cal_tmp_carry__0_i_7_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[3]),
        .I2(\divisor0_reg_n_4_[4] ),
        .O(cal_tmp_carry__0_i_8_n_4));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_4),
        .CO({cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[10:7]),
        .O({cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9,cal_tmp_carry__1_n_10,cal_tmp_carry__1_n_11}),
        .S({cal_tmp_carry__1_i_5_n_4,cal_tmp_carry__1_i_6_n_4,cal_tmp_carry__1_i_7_n_4,cal_tmp_carry__1_i_8_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[10]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_3
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[10]),
        .I2(\divisor0_reg_n_4_[11] ),
        .O(cal_tmp_carry__1_i_5_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[9]),
        .I2(\divisor0_reg_n_4_[10] ),
        .O(cal_tmp_carry__1_i_6_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_7
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[8]),
        .I2(\divisor0_reg_n_4_[9] ),
        .O(cal_tmp_carry__1_i_7_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_8
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[7]),
        .I2(\divisor0_reg_n_4_[8] ),
        .O(cal_tmp_carry__1_i_8_n_4));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_4),
        .CO({cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[14:11]),
        .O({cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9,cal_tmp_carry__2_n_10,cal_tmp_carry__2_n_11}),
        .S({cal_tmp_carry__2_i_5_n_4,cal_tmp_carry__2_i_6_n_4,cal_tmp_carry__2_i_7_n_4,cal_tmp_carry__2_i_8_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_1
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[14]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_2
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[13]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_3
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[12]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_4
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[11]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_5
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[14]),
        .I2(\divisor0_reg_n_4_[15] ),
        .O(cal_tmp_carry__2_i_5_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_6
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[13]),
        .I2(\divisor0_reg_n_4_[14] ),
        .O(cal_tmp_carry__2_i_6_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_7
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[12]),
        .I2(\divisor0_reg_n_4_[13] ),
        .O(cal_tmp_carry__2_i_7_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_8
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[11]),
        .I2(\divisor0_reg_n_4_[12] ),
        .O(cal_tmp_carry__2_i_8_n_4));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_4),
        .CO({cal_tmp_carry__3_n_4,cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[18:15]),
        .O({cal_tmp_carry__3_n_8,cal_tmp_carry__3_n_9,cal_tmp_carry__3_n_10,cal_tmp_carry__3_n_11}),
        .S({cal_tmp_carry__3_i_5_n_4,cal_tmp_carry__3_i_6_n_4,cal_tmp_carry__3_i_7_n_4,cal_tmp_carry__3_i_8_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_1
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[18]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_2
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[17]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_3
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[16]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_4
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[15]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_5
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[18]),
        .I2(\divisor0_reg_n_4_[19] ),
        .O(cal_tmp_carry__3_i_5_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_6
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[17]),
        .I2(\divisor0_reg_n_4_[18] ),
        .O(cal_tmp_carry__3_i_6_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_7
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[16]),
        .I2(\divisor0_reg_n_4_[17] ),
        .O(cal_tmp_carry__3_i_7_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_8
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[15]),
        .I2(\divisor0_reg_n_4_[16] ),
        .O(cal_tmp_carry__3_i_8_n_4));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_4),
        .CO({cal_tmp_carry__4_n_4,cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_8,cal_tmp_carry__4_n_9,cal_tmp_carry__4_n_10,cal_tmp_carry__4_n_11}),
        .S({cal_tmp_carry__4_i_1_n_4,cal_tmp_carry__4_i_2_n_4,cal_tmp_carry__4_i_3_n_4,cal_tmp_carry__4_i_4_n_4}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[22]),
        .O(cal_tmp_carry__4_i_1_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[21]),
        .O(cal_tmp_carry__4_i_2_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[20]),
        .O(cal_tmp_carry__4_i_3_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[19]),
        .O(cal_tmp_carry__4_i_4_n_4));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_4),
        .CO({cal_tmp_carry__5_n_4,cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_8,cal_tmp_carry__5_n_9,cal_tmp_carry__5_n_10,cal_tmp_carry__5_n_11}),
        .S({cal_tmp_carry__5_i_1_n_4,cal_tmp_carry__5_i_2_n_4,cal_tmp_carry__5_i_3_n_4,cal_tmp_carry__5_i_4_n_4}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[26]),
        .O(cal_tmp_carry__5_i_1_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[25]),
        .O(cal_tmp_carry__5_i_2_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[24]),
        .O(cal_tmp_carry__5_i_3_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[23]),
        .O(cal_tmp_carry__5_i_4_n_4));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_4),
        .CO({cal_tmp_carry__6_n_4,cal_tmp_carry__6_n_5,cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__6_n_8,cal_tmp_carry__6_n_9,cal_tmp_carry__6_n_10,cal_tmp_carry__6_n_11}),
        .S({cal_tmp_carry__6_i_1_n_4,cal_tmp_carry__6_i_2_n_4,cal_tmp_carry__6_i_3_n_4,cal_tmp_carry__6_i_4_n_4}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[30]),
        .O(cal_tmp_carry__6_i_1_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[29]),
        .O(cal_tmp_carry__6_i_2_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[28]),
        .O(cal_tmp_carry__6_i_3_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[27]),
        .O(cal_tmp_carry__6_i_4_n_4));
  CARRY4 cal_tmp_carry__7
       (.CI(cal_tmp_carry__6_n_4),
        .CO({NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:2],p_2_out,cal_tmp_carry__7_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3],p_0_in,NLW_cal_tmp_carry__7_O_UNCONNECTED[1],cal_tmp_carry__7_n_11}),
        .S({1'b0,1'b1,cal_tmp_carry__7_i_1_n_4,cal_tmp_carry__7_i_2_n_4}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__7_i_1
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[32]),
        .O(cal_tmp_carry__7_i_1_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__7_i_2
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[31]),
        .O(cal_tmp_carry__7_i_2_n_4));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(\dividend0_reg_n_4_[33] ),
        .I1(dividend_tmp[33]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[2]),
        .I2(\divisor0_reg_n_4_[3] ),
        .O(cal_tmp_carry_i_5_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[1]),
        .I2(\divisor0_reg_n_4_[2] ),
        .O(cal_tmp_carry_i_6_n_4));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(remd_tmp[0]),
        .I2(\divisor0_reg_n_4_[1] ),
        .O(cal_tmp_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8
       (.I0(\r_stage_reg_n_4_[0] ),
        .I1(dividend_tmp[33]),
        .I2(\dividend0_reg_n_4_[33] ),
        .I3(\divisor0_reg_n_4_[0] ),
        .O(cal_tmp_carry_i_8_n_4));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[4]),
        .Q(\dividend0_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[5]),
        .Q(\dividend0_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[6]),
        .Q(\dividend0_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[7]),
        .Q(\dividend0_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[8]),
        .Q(\dividend0_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[9]),
        .Q(\dividend0_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[10]),
        .Q(\dividend0_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[11]),
        .Q(\dividend0_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[12]),
        .Q(\dividend0_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[13]),
        .Q(\dividend0_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[14]),
        .Q(\dividend0_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[15]),
        .Q(\dividend0_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[16]),
        .Q(\dividend0_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[17]),
        .Q(\dividend0_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[18]),
        .Q(\dividend0_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[19]),
        .Q(\dividend0_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[20]),
        .Q(\dividend0_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[21]),
        .Q(\dividend0_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[22]),
        .Q(\dividend0_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[23]),
        .Q(\dividend0_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[24]),
        .Q(\dividend0_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[25]),
        .Q(\dividend0_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[32] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[26]),
        .Q(\dividend0_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \dividend0_reg[33] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[27]),
        .Q(\dividend0_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[0]),
        .Q(\dividend0_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[1]),
        .Q(\dividend0_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[2]),
        .Q(\dividend0_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(D[3]),
        .Q(\dividend0_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_4_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_4_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\dividend0_reg_n_4_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\dividend0_reg_n_4_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\dividend0_reg_n_4_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_4_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(\dividend0_reg_n_4_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(\dividend0_reg_n_4_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(\dividend0_reg_n_4_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1 
       (.I0(\dividend0_reg_n_4_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1 
       (.I0(dividend_tmp[0]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(\dividend0_reg_n_4_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(\dividend0_reg_n_4_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(\dividend0_reg_n_4_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1 
       (.I0(\dividend0_reg_n_4_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(\dividend0_reg_n_4_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(\dividend0_reg_n_4_[24] ),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(\dividend0_reg_n_4_[25] ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1 
       (.I0(\dividend0_reg_n_4_[26] ),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[27]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1 
       (.I0(\dividend0_reg_n_4_[27] ),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[28]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1 
       (.I0(\dividend0_reg_n_4_[28] ),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1 
       (.I0(dividend_tmp[1]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1 
       (.I0(\dividend0_reg_n_4_[29] ),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1 
       (.I0(\dividend0_reg_n_4_[30] ),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[32]_i_1 
       (.I0(\dividend0_reg_n_4_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[32]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[33]_i_1 
       (.I0(\dividend0_reg_n_4_[32] ),
        .I1(dividend_tmp[32]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[33]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1 
       (.I0(dividend_tmp[2]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1 
       (.I0(dividend_tmp[3]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1 
       (.I0(dividend_tmp[4]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1 
       (.I0(dividend_tmp[5]),
        .I1(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_4_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_4_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_4_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_4_[0] ),
        .O(\dividend_tmp[9]_i_1_n_4 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_4 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_4 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_4 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_4 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_4 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_4 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_4 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_4 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_4 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_4 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_4 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_4 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_4 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_4 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_4 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_4 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_4 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_4 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_4 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_4 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_4 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_4 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_4 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_4 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[32]_i_1_n_4 ),
        .Q(dividend_tmp[32]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[33]_i_1_n_4 ),
        .Q(dividend_tmp[33]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_4 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_4 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_4 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_4 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_4 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_4 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_4 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [0]),
        .Q(\divisor0_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [10]),
        .Q(\divisor0_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [11]),
        .Q(\divisor0_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [12]),
        .Q(\divisor0_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [13]),
        .Q(\divisor0_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [14]),
        .Q(\divisor0_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [15]),
        .Q(\divisor0_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [16]),
        .Q(\divisor0_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [17]),
        .Q(\divisor0_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [18]),
        .Q(\divisor0_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [19]),
        .Q(\divisor0_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [1]),
        .Q(\divisor0_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [2]),
        .Q(\divisor0_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [3]),
        .Q(\divisor0_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [4]),
        .Q(\divisor0_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [5]),
        .Q(\divisor0_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [6]),
        .Q(\divisor0_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [7]),
        .Q(\divisor0_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [8]),
        .Q(\divisor0_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(start0_reg),
        .D(\divisor0_reg[19]_0 [9]),
        .Q(\divisor0_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(start0_reg),
        .Q(\r_stage_reg_n_4_[0] ),
        .R(\r_stage_reg[34]_0 ));
  (* srl_bus_name = "inst/\hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30 " *) 
  SRLC32E \r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_4_[0] ),
        .Q(\r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30_n_4 ),
        .Q31(\NLW_r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_31 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30_n_4 ),
        .Q(\r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_31_n_4 ),
        .R(1'b0));
  FDRE \r_stage_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_4),
        .Q(E),
        .R(\r_stage_reg[34]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_31_n_4 ),
        .I1(r_stage_reg_r_31_n_4),
        .O(r_stage_reg_gate_n_4));
  FDRE r_stage_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(r_stage_reg_r_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_n_4),
        .Q(r_stage_reg_r_0_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_0_n_4),
        .Q(r_stage_reg_r_1_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_9_n_4),
        .Q(r_stage_reg_r_10_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_11
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_10_n_4),
        .Q(r_stage_reg_r_11_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_12
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_11_n_4),
        .Q(r_stage_reg_r_12_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_13
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_12_n_4),
        .Q(r_stage_reg_r_13_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_14
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_13_n_4),
        .Q(r_stage_reg_r_14_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_15
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_14_n_4),
        .Q(r_stage_reg_r_15_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_16
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_15_n_4),
        .Q(r_stage_reg_r_16_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_17
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_16_n_4),
        .Q(r_stage_reg_r_17_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_18
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_17_n_4),
        .Q(r_stage_reg_r_18_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_19
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_18_n_4),
        .Q(r_stage_reg_r_19_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_1_n_4),
        .Q(r_stage_reg_r_2_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_20
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_19_n_4),
        .Q(r_stage_reg_r_20_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_21
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_20_n_4),
        .Q(r_stage_reg_r_21_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_22
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_21_n_4),
        .Q(r_stage_reg_r_22_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_23
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_22_n_4),
        .Q(r_stage_reg_r_24_0),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_24
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_24_0),
        .Q(r_stage_reg_r_24_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_25
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_24_n_4),
        .Q(r_stage_reg_r_25_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_26
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_25_n_4),
        .Q(r_stage_reg_r_26_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_27
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_26_n_4),
        .Q(r_stage_reg_r_27_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_28
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_27_n_4),
        .Q(r_stage_reg_r_28_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_29
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_28_n_4),
        .Q(r_stage_reg_r_29_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_2_n_4),
        .Q(r_stage_reg_r_3_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_30
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_29_n_4),
        .Q(r_stage_reg_r_30_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_31
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_30_n_4),
        .Q(r_stage_reg_r_31_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_4
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_3_n_4),
        .Q(r_stage_reg_r_4_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_5
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_4_n_4),
        .Q(r_stage_reg_r_6_0),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_6
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_6_0),
        .Q(r_stage_reg_r_6_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_7
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_6_n_4),
        .Q(r_stage_reg_r_7_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_8
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_7_n_4),
        .Q(r_stage_reg_r_8_n_4),
        .R(\r_stage_reg[34]_0 ));
  FDRE r_stage_reg_r_9
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_8_n_4),
        .Q(r_stage_reg_r_9_n_4),
        .R(\r_stage_reg[34]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_4_[33] ),
        .I1(dividend_tmp[33]),
        .I2(\r_stage_reg_n_4_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_11),
        .O(\remd_tmp[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_9),
        .O(\remd_tmp[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_11),
        .O(\remd_tmp[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_10),
        .O(\remd_tmp[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_9),
        .O(\remd_tmp[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_11),
        .O(\remd_tmp[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_10),
        .O(\remd_tmp[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_9),
        .O(\remd_tmp[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_10),
        .O(\remd_tmp[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_11),
        .O(\remd_tmp[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_10),
        .O(\remd_tmp[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_9),
        .O(\remd_tmp[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_11),
        .O(\remd_tmp[24]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(remd_tmp[24]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_10),
        .O(\remd_tmp[25]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(remd_tmp[25]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_9),
        .O(\remd_tmp[26]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(remd_tmp[26]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[27]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(remd_tmp[27]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_11),
        .O(\remd_tmp[28]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(remd_tmp[28]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_10),
        .O(\remd_tmp[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_9),
        .O(\remd_tmp[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(remd_tmp[29]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_9),
        .O(\remd_tmp[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[31]_i_1 
       (.I0(remd_tmp[30]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[32]_i_1 
       (.I0(remd_tmp[31]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_11),
        .O(\remd_tmp[32]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_8),
        .O(\remd_tmp[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_11),
        .O(\remd_tmp[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_10),
        .O(\remd_tmp[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_9),
        .O(\remd_tmp[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_11),
        .O(\remd_tmp[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_4_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_10),
        .O(\remd_tmp[9]_i_1_n_4 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_4 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_4 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_4 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_4 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_4 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_4 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_4 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_4 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_4 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_4 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_4 ),
        .Q(remd_tmp[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_4 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_4 ),
        .Q(remd_tmp[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_4 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_4 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_4 ),
        .Q(remd_tmp[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_4 ),
        .Q(remd_tmp[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_4 ),
        .Q(remd_tmp[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_4 ),
        .Q(remd_tmp[26]),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_4 ),
        .Q(remd_tmp[27]),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_4 ),
        .Q(remd_tmp[28]),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_4 ),
        .Q(remd_tmp[29]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_4 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_4 ),
        .Q(remd_tmp[30]),
        .R(1'b0));
  FDRE \remd_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[31]_i_1_n_4 ),
        .Q(remd_tmp[31]),
        .R(1'b0));
  FDRE \remd_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[32]_i_1_n_4 ),
        .Q(remd_tmp[32]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_4 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_4 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_4 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_4 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_4 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_4 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_4 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "hls_otsu" *) 
module hls_ocr_0_hls_otsu
   (start_once_reg,
    ap_rst_n_inv,
    hls_otsu_U0_ap_ready,
    Q,
    hls_otsu_U0_srcImg_rows_V_read,
    \addr_win_val_0_V_2_fu_214_reg[7]_0 ,
    hls_otsu_U0_srcImg_data_stream_V_read,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    internal_empty_n_reg,
    \SRL_SIG_reg[0][7] ,
    internal_full_n_reg,
    ap_clk,
    ap_rst_n,
    start_for_Erode_U0_full_n,
    hls_otsu_U0_ap_start,
    srcImg_cols_V_c13_empty_n,
    srcImg_rows_V_c12_empty_n,
    srcImg_data_stream_0_empty_n,
    otusImg_data_stream_s_full_n,
    \brmerge_i_reg_457_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    srcImg_data_stream_0_full_n,
    \SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[0][6] ,
    shiftReg_addr,
    D);
  output start_once_reg;
  output ap_rst_n_inv;
  output hls_otsu_U0_ap_ready;
  output [0:0]Q;
  output hls_otsu_U0_srcImg_rows_V_read;
  output \addr_win_val_0_V_2_fu_214_reg[7]_0 ;
  output hls_otsu_U0_srcImg_data_stream_V_read;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output \SRL_SIG_reg[0][7] ;
  output internal_full_n_reg;
  input ap_clk;
  input ap_rst_n;
  input start_for_Erode_U0_full_n;
  input hls_otsu_U0_ap_start;
  input srcImg_cols_V_c13_empty_n;
  input srcImg_rows_V_c12_empty_n;
  input srcImg_data_stream_0_empty_n;
  input otusImg_data_stream_s_full_n;
  input \brmerge_i_reg_457_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \ap_CS_fsm_reg[4]_0 ;
  input srcImg_data_stream_0_full_n;
  input [0:0]\SRL_SIG_reg[0]_0 ;
  input [3:0]\SRL_SIG_reg[1][6] ;
  input [3:0]\SRL_SIG_reg[0][6] ;
  input shiftReg_addr;
  input [7:0]D;

  wire CEA2;
  wire CEB2;
  wire CEP;
  wire [7:0]D;
  wire [0:0]Q;
  wire [3:0]\SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][6] ;
  wire a_inferred_i_10_n_4;
  wire a_inferred_i_11_n_4;
  wire a_inferred_i_12_n_4;
  wire a_inferred_i_13_n_4;
  wire a_inferred_i_14_n_4;
  wire a_inferred_i_15_n_4;
  wire a_inferred_i_16_n_4;
  wire a_inferred_i_17_n_4;
  wire a_inferred_i_18_n_4;
  wire a_inferred_i_19_n_4;
  wire a_inferred_i_1_n_5;
  wire a_inferred_i_1_n_6;
  wire a_inferred_i_1_n_7;
  wire a_inferred_i_20_n_4;
  wire a_inferred_i_21_n_4;
  wire a_inferred_i_22_n_4;
  wire a_inferred_i_23_n_4;
  wire a_inferred_i_24_n_4;
  wire a_inferred_i_25_n_4;
  wire a_inferred_i_26_n_4;
  wire a_inferred_i_27_n_4;
  wire a_inferred_i_28_n_4;
  wire a_inferred_i_29_n_4;
  wire a_inferred_i_2_n_4;
  wire a_inferred_i_2_n_5;
  wire a_inferred_i_2_n_6;
  wire a_inferred_i_2_n_7;
  wire a_inferred_i_30_n_4;
  wire a_inferred_i_31_n_4;
  wire a_inferred_i_32_n_4;
  wire a_inferred_i_33_n_4;
  wire a_inferred_i_34_n_4;
  wire a_inferred_i_35_n_4;
  wire a_inferred_i_36_n_4;
  wire a_inferred_i_37_n_4;
  wire a_inferred_i_38_n_4;
  wire a_inferred_i_39_n_4;
  wire a_inferred_i_3_n_4;
  wire a_inferred_i_3_n_5;
  wire a_inferred_i_3_n_6;
  wire a_inferred_i_3_n_7;
  wire a_inferred_i_40_n_4;
  wire a_inferred_i_41_n_4;
  wire a_inferred_i_42_n_4;
  wire a_inferred_i_43_n_4;
  wire a_inferred_i_44_n_4;
  wire a_inferred_i_4_n_4;
  wire a_inferred_i_4_n_5;
  wire a_inferred_i_4_n_6;
  wire a_inferred_i_4_n_7;
  wire a_inferred_i_5_n_4;
  wire a_inferred_i_5_n_5;
  wire a_inferred_i_5_n_6;
  wire a_inferred_i_5_n_7;
  wire a_inferred_i_6_n_4;
  wire a_inferred_i_6_n_5;
  wire a_inferred_i_6_n_6;
  wire a_inferred_i_6_n_7;
  wire a_inferred_i_7_n_4;
  wire a_inferred_i_7_n_5;
  wire a_inferred_i_7_n_6;
  wire a_inferred_i_7_n_7;
  wire a_inferred_i_8_n_4;
  wire a_inferred_i_8_n_5;
  wire a_inferred_i_8_n_6;
  wire a_inferred_i_8_n_7;
  wire a_inferred_i_9_n_4;
  wire a_inferred_i_9_n_5;
  wire a_inferred_i_9_n_6;
  wire a_inferred_i_9_n_7;
  wire addr_last_V_fu_226;
  wire \addr_last_V_fu_226_reg_n_4_[0] ;
  wire \addr_last_V_fu_226_reg_n_4_[1] ;
  wire \addr_last_V_fu_226_reg_n_4_[2] ;
  wire \addr_last_V_fu_226_reg_n_4_[3] ;
  wire \addr_last_V_fu_226_reg_n_4_[4] ;
  wire \addr_last_V_fu_226_reg_n_4_[5] ;
  wire \addr_last_V_fu_226_reg_n_4_[6] ;
  wire \addr_last_V_fu_226_reg_n_4_[7] ;
  wire [7:0]addr_win_val_0_V_1_2_fu_218;
  wire \addr_win_val_0_V_1_2_fu_218[0]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[0]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[0]_i_3_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[1]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[1]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[1]_i_3_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[2]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[2]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[2]_i_3_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[3]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[3]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[3]_i_3_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[4]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[4]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[4]_i_3_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[5]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[5]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[5]_i_3_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[6]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[6]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[6]_i_3_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[7]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[7]_i_3_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4 ;
  wire \addr_win_val_0_V_1_2_fu_218[7]_i_5_n_4 ;
  wire [7:0]addr_win_val_0_V_1_fu_210;
  wire \addr_win_val_0_V_1_fu_210[0]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[0]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[1]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[1]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[2]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[2]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[3]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[3]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[4]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[4]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[5]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[5]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[6]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[6]_i_2_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[7]_i_1_n_4 ;
  wire \addr_win_val_0_V_1_fu_210[7]_i_2_n_4 ;
  wire [7:0]addr_win_val_0_V_2_2_reg_1373;
  wire [7:0]addr_win_val_0_V_2_fu_214;
  wire \addr_win_val_0_V_2_fu_214_reg[7]_0 ;
  wire [7:0]addr_win_val_0_V_3_fu_222;
  wire \ap_CS_fsm[12]_i_2_n_4 ;
  wire \ap_CS_fsm[1]_i_10_n_4 ;
  wire \ap_CS_fsm[1]_i_11_n_4 ;
  wire \ap_CS_fsm[1]_i_12_n_4 ;
  wire \ap_CS_fsm[1]_i_13_n_4 ;
  wire \ap_CS_fsm[1]_i_14_n_4 ;
  wire \ap_CS_fsm[1]_i_15_n_4 ;
  wire \ap_CS_fsm[1]_i_2__1_n_4 ;
  wire \ap_CS_fsm[1]_i_3_n_4 ;
  wire \ap_CS_fsm[1]_i_4_n_4 ;
  wire \ap_CS_fsm[1]_i_5_n_4 ;
  wire \ap_CS_fsm[1]_i_6_n_4 ;
  wire \ap_CS_fsm[1]_i_7_n_4 ;
  wire \ap_CS_fsm[1]_i_8_n_4 ;
  wire \ap_CS_fsm[1]_i_9_n_4 ;
  wire \ap_CS_fsm[5]_i_3_n_4 ;
  wire \ap_CS_fsm[5]_i_4_n_4 ;
  wire \ap_CS_fsm[5]_i_5_n_4 ;
  wire \ap_CS_fsm[5]_i_6_n_4 ;
  wire \ap_CS_fsm[5]_i_7_n_4 ;
  wire \ap_CS_fsm[6]_i_1__0_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_7 ;
  wire \ap_CS_fsm_reg_n_4_[15] ;
  wire \ap_CS_fsm_reg_n_4_[16] ;
  wire \ap_CS_fsm_reg_n_4_[17] ;
  wire \ap_CS_fsm_reg_n_4_[18] ;
  wire \ap_CS_fsm_reg_n_4_[19] ;
  wire \ap_CS_fsm_reg_n_4_[20] ;
  wire \ap_CS_fsm_reg_n_4_[21] ;
  wire \ap_CS_fsm_reg_n_4_[22] ;
  wire \ap_CS_fsm_reg_n_4_[23] ;
  wire \ap_CS_fsm_reg_n_4_[24] ;
  wire \ap_CS_fsm_reg_n_4_[25] ;
  wire \ap_CS_fsm_reg_n_4_[26] ;
  wire \ap_CS_fsm_reg_n_4_[27] ;
  wire \ap_CS_fsm_reg_n_4_[28] ;
  wire \ap_CS_fsm_reg_n_4_[29] ;
  wire \ap_CS_fsm_reg_n_4_[30] ;
  wire \ap_CS_fsm_reg_n_4_[31] ;
  wire \ap_CS_fsm_reg_n_4_[32] ;
  wire \ap_CS_fsm_reg_n_4_[33] ;
  wire \ap_CS_fsm_reg_n_4_[34] ;
  wire \ap_CS_fsm_reg_n_4_[35] ;
  wire \ap_CS_fsm_reg_n_4_[36] ;
  wire \ap_CS_fsm_reg_n_4_[37] ;
  wire \ap_CS_fsm_reg_n_4_[38] ;
  wire \ap_CS_fsm_reg_n_4_[39] ;
  wire \ap_CS_fsm_reg_n_4_[40] ;
  wire \ap_CS_fsm_reg_n_4_[41] ;
  wire \ap_CS_fsm_reg_n_4_[42] ;
  wire \ap_CS_fsm_reg_n_4_[44] ;
  wire \ap_CS_fsm_reg_n_4_[45] ;
  wire \ap_CS_fsm_reg_n_4_[46] ;
  wire \ap_CS_fsm_reg_n_4_[47] ;
  wire \ap_CS_fsm_reg_n_4_[48] ;
  wire \ap_CS_fsm_reg_n_4_[49] ;
  wire \ap_CS_fsm_reg_n_4_[53] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [12:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone5_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_4;
  wire ap_enable_reg_pp0_iter2_i_1_n_4;
  wire ap_enable_reg_pp0_iter2_reg_n_4;
  wire ap_enable_reg_pp0_iter3_i_1_n_4;
  wire ap_enable_reg_pp0_iter3_reg_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire b_inferred_i_10_n_4;
  wire b_inferred_i_11_n_4;
  wire b_inferred_i_12_n_4;
  wire b_inferred_i_13_n_4;
  wire b_inferred_i_14_n_4;
  wire b_inferred_i_15_n_4;
  wire b_inferred_i_16_n_4;
  wire b_inferred_i_17_n_4;
  wire b_inferred_i_18_n_4;
  wire b_inferred_i_19_n_4;
  wire b_inferred_i_1_n_5;
  wire b_inferred_i_1_n_6;
  wire b_inferred_i_1_n_7;
  wire b_inferred_i_20_n_4;
  wire b_inferred_i_21_n_4;
  wire b_inferred_i_22_n_4;
  wire b_inferred_i_23_n_4;
  wire b_inferred_i_24_n_4;
  wire b_inferred_i_25_n_4;
  wire b_inferred_i_26_n_4;
  wire b_inferred_i_27_n_4;
  wire b_inferred_i_28_n_4;
  wire b_inferred_i_29_n_4;
  wire b_inferred_i_2_n_4;
  wire b_inferred_i_2_n_5;
  wire b_inferred_i_2_n_6;
  wire b_inferred_i_2_n_7;
  wire b_inferred_i_30_n_4;
  wire b_inferred_i_31_n_4;
  wire b_inferred_i_32_n_4;
  wire b_inferred_i_33_n_4;
  wire b_inferred_i_34_n_4;
  wire b_inferred_i_35_n_4;
  wire b_inferred_i_36_n_4;
  wire b_inferred_i_37_n_4;
  wire b_inferred_i_38_n_4;
  wire b_inferred_i_39_n_4;
  wire b_inferred_i_3_n_4;
  wire b_inferred_i_3_n_5;
  wire b_inferred_i_3_n_6;
  wire b_inferred_i_3_n_7;
  wire b_inferred_i_40_n_4;
  wire b_inferred_i_41_n_4;
  wire b_inferred_i_42_n_4;
  wire b_inferred_i_43_n_4;
  wire b_inferred_i_44_n_4;
  wire b_inferred_i_4_n_4;
  wire b_inferred_i_4_n_5;
  wire b_inferred_i_4_n_6;
  wire b_inferred_i_4_n_7;
  wire b_inferred_i_5_n_4;
  wire b_inferred_i_5_n_5;
  wire b_inferred_i_5_n_6;
  wire b_inferred_i_5_n_7;
  wire b_inferred_i_6_n_4;
  wire b_inferred_i_6_n_5;
  wire b_inferred_i_6_n_6;
  wire b_inferred_i_6_n_7;
  wire b_inferred_i_7_n_4;
  wire b_inferred_i_7_n_5;
  wire b_inferred_i_7_n_6;
  wire b_inferred_i_7_n_7;
  wire b_inferred_i_8_n_4;
  wire b_inferred_i_8_n_5;
  wire b_inferred_i_8_n_6;
  wire b_inferred_i_8_n_7;
  wire b_inferred_i_9_n_4;
  wire b_inferred_i_9_n_5;
  wire b_inferred_i_9_n_6;
  wire b_inferred_i_9_n_7;
  wire [27:0]black_grays_V_fu_1084_p2;
  wire [27:0]black_grays_V_reg_1528;
  wire [19:0]black_pixs_V_fu_1079_p2;
  wire \brmerge_i_reg_457_reg[0] ;
  wire [1:0]col_assign_reg_421;
  wire \col_assign_reg_421[0]_i_1_n_4 ;
  wire \col_assign_reg_421[1]_i_1_n_4 ;
  wire [18:1]data0;
  wire delta_max_V_fu_254;
  wire delta_max_V_fu_2540;
  wire \delta_max_V_fu_254[33]_i_10_n_4 ;
  wire \delta_max_V_fu_254[33]_i_11_n_4 ;
  wire \delta_max_V_fu_254[33]_i_12_n_4 ;
  wire \delta_max_V_fu_254[33]_i_13_n_4 ;
  wire \delta_max_V_fu_254[33]_i_14_n_4 ;
  wire \delta_max_V_fu_254[33]_i_15_n_4 ;
  wire \delta_max_V_fu_254[33]_i_17_n_4 ;
  wire \delta_max_V_fu_254[33]_i_18_n_4 ;
  wire \delta_max_V_fu_254[33]_i_19_n_4 ;
  wire \delta_max_V_fu_254[33]_i_20_n_4 ;
  wire \delta_max_V_fu_254[33]_i_21_n_4 ;
  wire \delta_max_V_fu_254[33]_i_22_n_4 ;
  wire \delta_max_V_fu_254[33]_i_23_n_4 ;
  wire \delta_max_V_fu_254[33]_i_24_n_4 ;
  wire \delta_max_V_fu_254[33]_i_26_n_4 ;
  wire \delta_max_V_fu_254[33]_i_27_n_4 ;
  wire \delta_max_V_fu_254[33]_i_28_n_4 ;
  wire \delta_max_V_fu_254[33]_i_29_n_4 ;
  wire \delta_max_V_fu_254[33]_i_30_n_4 ;
  wire \delta_max_V_fu_254[33]_i_31_n_4 ;
  wire \delta_max_V_fu_254[33]_i_32_n_4 ;
  wire \delta_max_V_fu_254[33]_i_33_n_4 ;
  wire \delta_max_V_fu_254[33]_i_34_n_4 ;
  wire \delta_max_V_fu_254[33]_i_35_n_4 ;
  wire \delta_max_V_fu_254[33]_i_36_n_4 ;
  wire \delta_max_V_fu_254[33]_i_37_n_4 ;
  wire \delta_max_V_fu_254[33]_i_38_n_4 ;
  wire \delta_max_V_fu_254[33]_i_39_n_4 ;
  wire \delta_max_V_fu_254[33]_i_40_n_4 ;
  wire \delta_max_V_fu_254[33]_i_41_n_4 ;
  wire \delta_max_V_fu_254[33]_i_5_n_4 ;
  wire \delta_max_V_fu_254[33]_i_6_n_4 ;
  wire \delta_max_V_fu_254[33]_i_8_n_4 ;
  wire \delta_max_V_fu_254[33]_i_9_n_4 ;
  wire \delta_max_V_fu_254_reg[33]_i_16_n_4 ;
  wire \delta_max_V_fu_254_reg[33]_i_16_n_5 ;
  wire \delta_max_V_fu_254_reg[33]_i_16_n_6 ;
  wire \delta_max_V_fu_254_reg[33]_i_16_n_7 ;
  wire \delta_max_V_fu_254_reg[33]_i_25_n_4 ;
  wire \delta_max_V_fu_254_reg[33]_i_25_n_5 ;
  wire \delta_max_V_fu_254_reg[33]_i_25_n_6 ;
  wire \delta_max_V_fu_254_reg[33]_i_25_n_7 ;
  wire \delta_max_V_fu_254_reg[33]_i_4_n_4 ;
  wire \delta_max_V_fu_254_reg[33]_i_4_n_5 ;
  wire \delta_max_V_fu_254_reg[33]_i_4_n_6 ;
  wire \delta_max_V_fu_254_reg[33]_i_4_n_7 ;
  wire \delta_max_V_fu_254_reg[33]_i_7_n_4 ;
  wire \delta_max_V_fu_254_reg[33]_i_7_n_5 ;
  wire \delta_max_V_fu_254_reg[33]_i_7_n_6 ;
  wire \delta_max_V_fu_254_reg[33]_i_7_n_7 ;
  wire \delta_max_V_fu_254_reg_n_4_[0] ;
  wire \delta_max_V_fu_254_reg_n_4_[10] ;
  wire \delta_max_V_fu_254_reg_n_4_[11] ;
  wire \delta_max_V_fu_254_reg_n_4_[12] ;
  wire \delta_max_V_fu_254_reg_n_4_[13] ;
  wire \delta_max_V_fu_254_reg_n_4_[14] ;
  wire \delta_max_V_fu_254_reg_n_4_[15] ;
  wire \delta_max_V_fu_254_reg_n_4_[16] ;
  wire \delta_max_V_fu_254_reg_n_4_[17] ;
  wire \delta_max_V_fu_254_reg_n_4_[18] ;
  wire \delta_max_V_fu_254_reg_n_4_[19] ;
  wire \delta_max_V_fu_254_reg_n_4_[1] ;
  wire \delta_max_V_fu_254_reg_n_4_[20] ;
  wire \delta_max_V_fu_254_reg_n_4_[21] ;
  wire \delta_max_V_fu_254_reg_n_4_[22] ;
  wire \delta_max_V_fu_254_reg_n_4_[23] ;
  wire \delta_max_V_fu_254_reg_n_4_[24] ;
  wire \delta_max_V_fu_254_reg_n_4_[25] ;
  wire \delta_max_V_fu_254_reg_n_4_[26] ;
  wire \delta_max_V_fu_254_reg_n_4_[27] ;
  wire \delta_max_V_fu_254_reg_n_4_[28] ;
  wire \delta_max_V_fu_254_reg_n_4_[29] ;
  wire \delta_max_V_fu_254_reg_n_4_[2] ;
  wire \delta_max_V_fu_254_reg_n_4_[30] ;
  wire \delta_max_V_fu_254_reg_n_4_[31] ;
  wire \delta_max_V_fu_254_reg_n_4_[32] ;
  wire \delta_max_V_fu_254_reg_n_4_[33] ;
  wire \delta_max_V_fu_254_reg_n_4_[3] ;
  wire \delta_max_V_fu_254_reg_n_4_[4] ;
  wire \delta_max_V_fu_254_reg_n_4_[5] ;
  wire \delta_max_V_fu_254_reg_n_4_[6] ;
  wire \delta_max_V_fu_254_reg_n_4_[7] ;
  wire \delta_max_V_fu_254_reg_n_4_[8] ;
  wire \delta_max_V_fu_254_reg_n_4_[9] ;
  wire [33:0]delta_temp_V_reg_1597;
  wire done0;
  wire f_op_V_1_reg_1536;
  wire \f_op_V_1_reg_1536_reg_n_4_[0] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[10] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[11] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[12] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[13] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[14] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[15] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[16] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[17] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[18] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[19] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[1] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[2] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[3] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[4] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[5] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[6] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[7] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[8] ;
  wire \f_op_V_1_reg_1536_reg_n_4_[9] ;
  wire [27:0]front_grays_V_d0;
  wire [27:0]front_grays_V_load_reg_1495;
  wire [27:0]front_grays_V_q0;
  wire front_grays_V_we0;
  wire front_grays_tmp_V_1_fu_2460;
  wire front_pixs_V_U_n_24;
  wire front_pixs_V_U_n_26;
  wire front_pixs_V_U_n_27;
  wire [7:0]front_pixs_V_addr_2_reg_1513;
  wire [19:0]front_pixs_V_d0__0;
  wire [19:0]front_pixs_V_q0;
  wire [19:0]front_pixs_tmp_V_1_fu_250_reg;
  wire grp_fu_1118_ap_start;
  wire [33:0]grp_fu_1118_p2;
  wire grp_fu_1132_ap_start;
  wire [25:0]grp_fu_1132_p2;
  wire hist_out_V_U_n_24;
  wire hist_out_V_U_n_44;
  wire hist_out_V_U_n_45;
  wire hist_out_V_U_n_46;
  wire hist_out_V_U_n_47;
  wire hist_out_V_U_n_48;
  wire hist_out_V_U_n_49;
  wire hist_out_V_U_n_50;
  wire hist_out_V_U_n_51;
  wire hist_out_V_U_n_52;
  wire hist_out_V_U_n_53;
  wire hist_out_V_U_n_54;
  wire hist_out_V_U_n_55;
  wire hist_out_V_U_n_56;
  wire hist_out_V_U_n_57;
  wire hist_out_V_U_n_58;
  wire hist_out_V_U_n_59;
  wire hist_out_V_U_n_60;
  wire hist_out_V_U_n_61;
  wire hist_out_V_U_n_62;
  wire hist_out_V_U_n_63;
  wire hist_out_V_U_n_64;
  wire hist_out_V_U_n_65;
  wire hist_out_V_U_n_66;
  wire hist_out_V_U_n_67;
  wire hist_out_V_U_n_68;
  wire hist_out_V_U_n_69;
  wire hist_out_V_U_n_70;
  wire hist_out_V_U_n_71;
  wire hist_out_V_U_n_72;
  wire hist_out_V_U_n_73;
  wire hist_out_V_U_n_74;
  wire hist_out_V_U_n_75;
  wire hist_out_V_U_n_76;
  wire hist_out_V_U_n_77;
  wire hist_out_V_U_n_78;
  wire hist_out_V_U_n_79;
  wire hist_out_V_U_n_80;
  wire hist_out_V_U_n_81;
  wire hist_out_V_U_n_82;
  wire [18:0]hist_out_V_q0;
  wire hist_out_V_we0;
  wire [18:1]hist_win_val_0_V_1_1_fu_870_p2;
  wire [18:0]hist_win_val_0_V_1_2_fu_876_p3;
  wire [18:0]hist_win_val_0_V_1_4_fu_234;
  wire \hist_win_val_0_V_1_4_fu_234[0]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[10]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[11]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[12]_i_4_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[13]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[14]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[15]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[16]_i_4_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[17]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[18]_i_4_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[1]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[2]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[3]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[4]_i_4_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[5]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[6]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[7]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[8]_i_4_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234[9]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_5 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_6 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_7 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_5 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_6 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_7 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[18]_i_2_n_7 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_5 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_6 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_7 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_5 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_6 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_7 ;
  wire [18:0]hist_win_val_0_V_1_fu_206;
  wire \hist_win_val_0_V_1_fu_206[0]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[0]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[10]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[10]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[11]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[11]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[12]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[12]_i_3_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[13]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[13]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[14]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[14]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[15]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[15]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[16]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[16]_i_3_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[17]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[17]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[18]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[18]_i_3_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[1]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[1]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[2]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[2]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[3]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[3]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[4]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[4]_i_3_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[5]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[5]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[6]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[6]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[7]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[7]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[8]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[8]_i_3_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[9]_i_1_n_4 ;
  wire \hist_win_val_0_V_1_fu_206[9]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_5 ;
  wire \hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_6 ;
  wire \hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_7 ;
  wire \hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_5 ;
  wire \hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_6 ;
  wire \hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_7 ;
  wire \hist_win_val_0_V_1_fu_206_reg[18]_i_2_n_7 ;
  wire \hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_5 ;
  wire \hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_6 ;
  wire \hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_7 ;
  wire \hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_4 ;
  wire \hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_5 ;
  wire \hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_6 ;
  wire \hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_7 ;
  wire [18:1]hist_win_val_0_V_2_1_fu_849_p2;
  wire hist_win_val_0_V_2_fu_230;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[0] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[10] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[11] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[12] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[13] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[14] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[15] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[16] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[17] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[18] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[1] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[2] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[3] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[4] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[5] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[6] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[7] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[8] ;
  wire \hist_win_val_0_V_2_fu_230_reg_n_4_[9] ;
  wire [18:1]hist_win_val_0_V_3_1_fu_829_p2;
  wire [18:0]hist_win_val_0_V_3_2_fu_835_p3;
  wire [18:0]hist_win_val_0_V_3_4_fu_242;
  wire \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_4 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_5 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_6 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_7 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_4 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_5 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_6 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_7 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[18]_i_4_n_7 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_4 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_5 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_6 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_7 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_4 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_5 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_6 ;
  wire \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_7 ;
  wire hist_win_val_0_V_3_fu_238;
  wire \hist_win_val_0_V_3_fu_238[0]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[10]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[11]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[12]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[13]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[14]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[15]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[16]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[17]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[18]_i_3_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[1]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[2]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[3]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[4]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[5]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[6]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[7]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[8]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238[9]_i_1_n_4 ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[0] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[10] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[11] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[12] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[13] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[14] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[15] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[16] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[17] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[18] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[1] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[2] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[3] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[4] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[5] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[6] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[7] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[8] ;
  wire \hist_win_val_0_V_3_fu_238_reg_n_4_[9] ;
  wire hls_ocr_mul_52s_5fYi_U18_n_23;
  wire hls_ocr_mul_52s_5fYi_U18_n_24;
  wire hls_ocr_mul_52s_5fYi_U18_n_25;
  wire hls_ocr_mul_52s_5fYi_U18_n_26;
  wire hls_ocr_mul_52s_5fYi_U18_n_27;
  wire hls_ocr_mul_52s_5fYi_U18_n_28;
  wire hls_ocr_mul_52s_5fYi_U18_n_29;
  wire hls_ocr_mul_52s_5fYi_U18_n_30;
  wire hls_ocr_mul_52s_5fYi_U18_n_31;
  wire hls_ocr_mul_52s_5fYi_U18_n_32;
  wire hls_ocr_mul_52s_5fYi_U18_n_33;
  wire hls_ocr_mul_52s_5fYi_U18_n_34;
  wire hls_ocr_mul_52s_5fYi_U18_n_35;
  wire hls_ocr_mul_52s_5fYi_U18_n_36;
  wire hls_ocr_mul_52s_5fYi_U18_n_37;
  wire hls_ocr_udiv_26nseOg_U16_n_10;
  wire hls_ocr_udiv_26nseOg_U16_n_11;
  wire hls_ocr_udiv_26nseOg_U16_n_12;
  wire hls_ocr_udiv_26nseOg_U16_n_13;
  wire hls_ocr_udiv_26nseOg_U16_n_14;
  wire hls_ocr_udiv_26nseOg_U16_n_15;
  wire hls_ocr_udiv_26nseOg_U16_n_16;
  wire hls_ocr_udiv_26nseOg_U16_n_17;
  wire hls_ocr_udiv_26nseOg_U16_n_18;
  wire hls_ocr_udiv_26nseOg_U16_n_19;
  wire hls_ocr_udiv_26nseOg_U16_n_20;
  wire hls_ocr_udiv_26nseOg_U16_n_21;
  wire hls_ocr_udiv_26nseOg_U16_n_22;
  wire hls_ocr_udiv_26nseOg_U16_n_24;
  wire hls_ocr_udiv_26nseOg_U16_n_26;
  wire hls_ocr_udiv_26nseOg_U16_n_27;
  wire hls_ocr_udiv_26nseOg_U16_n_28;
  wire hls_ocr_udiv_26nseOg_U16_n_29;
  wire hls_ocr_udiv_26nseOg_U16_n_30;
  wire hls_ocr_udiv_26nseOg_U16_n_31;
  wire hls_ocr_udiv_26nseOg_U16_n_32;
  wire hls_ocr_udiv_26nseOg_U16_n_33;
  wire hls_ocr_udiv_26nseOg_U16_n_34;
  wire hls_ocr_udiv_26nseOg_U16_n_35;
  wire hls_ocr_udiv_26nseOg_U16_n_36;
  wire hls_ocr_udiv_26nseOg_U16_n_37;
  wire hls_ocr_udiv_26nseOg_U16_n_38;
  wire hls_ocr_udiv_26nseOg_U16_n_39;
  wire hls_ocr_udiv_26nseOg_U16_n_4;
  wire hls_ocr_udiv_26nseOg_U16_n_5;
  wire hls_ocr_udiv_26nseOg_U16_n_6;
  wire hls_ocr_udiv_26nseOg_U16_n_7;
  wire hls_ocr_udiv_26nseOg_U16_n_8;
  wire hls_ocr_udiv_26nseOg_U16_n_9;
  wire hls_ocr_udiv_34nsdEe_U15_n_5;
  wire hls_ocr_udiv_34nsdEe_U15_n_6;
  wire hls_ocr_udiv_34nsdEe_U17_n_10;
  wire hls_ocr_udiv_34nsdEe_U17_n_11;
  wire hls_ocr_udiv_34nsdEe_U17_n_12;
  wire hls_ocr_udiv_34nsdEe_U17_n_13;
  wire hls_ocr_udiv_34nsdEe_U17_n_14;
  wire hls_ocr_udiv_34nsdEe_U17_n_15;
  wire hls_ocr_udiv_34nsdEe_U17_n_16;
  wire hls_ocr_udiv_34nsdEe_U17_n_17;
  wire hls_ocr_udiv_34nsdEe_U17_n_18;
  wire hls_ocr_udiv_34nsdEe_U17_n_19;
  wire hls_ocr_udiv_34nsdEe_U17_n_20;
  wire hls_ocr_udiv_34nsdEe_U17_n_21;
  wire hls_ocr_udiv_34nsdEe_U17_n_22;
  wire hls_ocr_udiv_34nsdEe_U17_n_23;
  wire hls_ocr_udiv_34nsdEe_U17_n_4;
  wire hls_ocr_udiv_34nsdEe_U17_n_5;
  wire hls_ocr_udiv_34nsdEe_U17_n_6;
  wire hls_ocr_udiv_34nsdEe_U17_n_7;
  wire hls_ocr_udiv_34nsdEe_U17_n_8;
  wire hls_ocr_udiv_34nsdEe_U17_n_9;
  wire hls_otsu_U0_ap_ready;
  wire hls_otsu_U0_ap_start;
  wire hls_otsu_U0_srcImg_data_stream_V_read;
  wire hls_otsu_U0_srcImg_rows_V_read;
  wire \i3_i_reg_388[8]_i_3_n_4 ;
  wire [8:0]i3_i_reg_388_reg__0;
  wire i4_i_reg_399;
  wire \i4_i_reg_399_reg_n_4_[0] ;
  wire \i4_i_reg_399_reg_n_4_[1] ;
  wire \i4_i_reg_399_reg_n_4_[2] ;
  wire \i4_i_reg_399_reg_n_4_[3] ;
  wire \i4_i_reg_399_reg_n_4_[4] ;
  wire \i4_i_reg_399_reg_n_4_[5] ;
  wire \i4_i_reg_399_reg_n_4_[6] ;
  wire \i4_i_reg_399_reg_n_4_[7] ;
  wire \i4_i_reg_399_reg_n_4_[8] ;
  wire [8:0]i_1_fu_540_p2;
  wire [8:0]i_1_reg_1345;
  wire \i_1_reg_1345[8]_i_2_n_4 ;
  wire [8:0]i_2_fu_992_p2;
  wire [8:0]i_2_reg_1458;
  wire \i_2_reg_1458[6]_i_2_n_4 ;
  wire [8:0]i_3_fu_1067_p2;
  wire [8:0]i_3_reg_1508;
  wire \i_3_reg_1508[8]_i_2_n_4 ;
  wire [8:0]i_fu_474_p2;
  wire i_op_assign_reg_432;
  wire \i_op_assign_reg_432_reg_n_4_[0] ;
  wire \i_op_assign_reg_432_reg_n_4_[1] ;
  wire \i_op_assign_reg_432_reg_n_4_[2] ;
  wire \i_op_assign_reg_432_reg_n_4_[3] ;
  wire \i_op_assign_reg_432_reg_n_4_[4] ;
  wire \i_op_assign_reg_432_reg_n_4_[5] ;
  wire \i_op_assign_reg_432_reg_n_4_[6] ;
  wire \i_op_assign_reg_432_reg_n_4_[7] ;
  wire \i_op_assign_reg_432_reg_n_4_[8] ;
  wire icmp_reg_1406;
  wire icmp_reg_14060;
  wire \icmp_reg_1406[0]_i_1_n_4 ;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire [9:1]j_fu_555_p2;
  wire j_i_reg_410;
  wire j_i_reg_4100;
  wire \j_i_reg_410[0]_i_1_n_4 ;
  wire \j_i_reg_410[9]_i_5_n_4 ;
  wire \j_i_reg_410[9]_i_6_n_4 ;
  wire \j_i_reg_410[9]_i_7_n_4 ;
  wire \j_i_reg_410[9]_i_8_n_4 ;
  wire \j_i_reg_410[9]_i_9_n_4 ;
  wire \j_i_reg_410_reg[9]_i_4_n_7 ;
  wire [9:0]j_i_reg_410_reg__0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire otusImg_data_stream_s_full_n;
  wire [33:15]p_0_in;
  wire p_14_in;
  wire [51:0]p_1_in;
  wire p_2_in;
  wire p_2_in9_out;
  wire [27:0]p_Val2_3_reg_1523;
  wire [25:0]r_V_5_reg_1566;
  wire [33:0]r_V_6_reg_1572;
  wire [34:0]r_V_fu_1166_p2;
  wire ram_reg_i_58_n_4;
  wire [32:19]remd_tmp;
  wire sel_tmp5_reg_1411;
  wire shiftReg_addr;
  wire srcImg_cols_V_c13_empty_n;
  wire srcImg_data_stream_0_empty_n;
  wire srcImg_data_stream_0_full_n;
  wire srcImg_rows_V_c12_empty_n;
  wire start0;
  wire start_for_Erode_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_4;
  wire [7:0]threshold_V;
  wire tmp5_fu_1187_p2__0_i_10_n_4;
  wire tmp5_fu_1187_p2__0_i_11_n_4;
  wire tmp5_fu_1187_p2__0_i_12_n_4;
  wire tmp5_fu_1187_p2__0_i_13_n_4;
  wire tmp5_fu_1187_p2__0_i_14_n_4;
  wire tmp5_fu_1187_p2__0_i_15_n_4;
  wire tmp5_fu_1187_p2__0_i_16_n_4;
  wire tmp5_fu_1187_p2__0_i_17_n_4;
  wire tmp5_fu_1187_p2__0_i_18_n_4;
  wire tmp5_fu_1187_p2__0_i_19_n_4;
  wire tmp5_fu_1187_p2__0_i_1_n_10;
  wire tmp5_fu_1187_p2__0_i_1_n_11;
  wire tmp5_fu_1187_p2__0_i_1_n_4;
  wire tmp5_fu_1187_p2__0_i_1_n_5;
  wire tmp5_fu_1187_p2__0_i_1_n_6;
  wire tmp5_fu_1187_p2__0_i_1_n_7;
  wire tmp5_fu_1187_p2__0_i_1_n_8;
  wire tmp5_fu_1187_p2__0_i_1_n_9;
  wire tmp5_fu_1187_p2__0_i_20_n_4;
  wire tmp5_fu_1187_p2__0_i_21_n_4;
  wire tmp5_fu_1187_p2__0_i_2_n_10;
  wire tmp5_fu_1187_p2__0_i_2_n_11;
  wire tmp5_fu_1187_p2__0_i_2_n_4;
  wire tmp5_fu_1187_p2__0_i_2_n_5;
  wire tmp5_fu_1187_p2__0_i_2_n_6;
  wire tmp5_fu_1187_p2__0_i_2_n_7;
  wire tmp5_fu_1187_p2__0_i_2_n_8;
  wire tmp5_fu_1187_p2__0_i_2_n_9;
  wire tmp5_fu_1187_p2__0_i_3_n_10;
  wire tmp5_fu_1187_p2__0_i_3_n_11;
  wire tmp5_fu_1187_p2__0_i_3_n_4;
  wire tmp5_fu_1187_p2__0_i_3_n_5;
  wire tmp5_fu_1187_p2__0_i_3_n_6;
  wire tmp5_fu_1187_p2__0_i_3_n_7;
  wire tmp5_fu_1187_p2__0_i_3_n_8;
  wire tmp5_fu_1187_p2__0_i_3_n_9;
  wire tmp5_fu_1187_p2__0_i_4_n_10;
  wire tmp5_fu_1187_p2__0_i_4_n_11;
  wire tmp5_fu_1187_p2__0_i_4_n_4;
  wire tmp5_fu_1187_p2__0_i_4_n_5;
  wire tmp5_fu_1187_p2__0_i_4_n_6;
  wire tmp5_fu_1187_p2__0_i_4_n_7;
  wire tmp5_fu_1187_p2__0_i_4_n_8;
  wire tmp5_fu_1187_p2__0_i_4_n_9;
  wire tmp5_fu_1187_p2__0_i_5_n_4;
  wire tmp5_fu_1187_p2__0_i_6_n_4;
  wire tmp5_fu_1187_p2__0_i_7_n_4;
  wire tmp5_fu_1187_p2__0_i_8_n_4;
  wire tmp5_fu_1187_p2__0_i_9_n_4;
  wire tmp5_fu_1187_p2__0_n_100;
  wire tmp5_fu_1187_p2__0_n_101;
  wire tmp5_fu_1187_p2__0_n_102;
  wire tmp5_fu_1187_p2__0_n_103;
  wire tmp5_fu_1187_p2__0_n_104;
  wire tmp5_fu_1187_p2__0_n_105;
  wire tmp5_fu_1187_p2__0_n_106;
  wire tmp5_fu_1187_p2__0_n_107;
  wire tmp5_fu_1187_p2__0_n_108;
  wire tmp5_fu_1187_p2__0_n_109;
  wire tmp5_fu_1187_p2__0_n_110;
  wire tmp5_fu_1187_p2__0_n_111;
  wire tmp5_fu_1187_p2__0_n_112;
  wire tmp5_fu_1187_p2__0_n_113;
  wire tmp5_fu_1187_p2__0_n_114;
  wire tmp5_fu_1187_p2__0_n_115;
  wire tmp5_fu_1187_p2__0_n_116;
  wire tmp5_fu_1187_p2__0_n_117;
  wire tmp5_fu_1187_p2__0_n_118;
  wire tmp5_fu_1187_p2__0_n_119;
  wire tmp5_fu_1187_p2__0_n_120;
  wire tmp5_fu_1187_p2__0_n_121;
  wire tmp5_fu_1187_p2__0_n_122;
  wire tmp5_fu_1187_p2__0_n_123;
  wire tmp5_fu_1187_p2__0_n_124;
  wire tmp5_fu_1187_p2__0_n_125;
  wire tmp5_fu_1187_p2__0_n_126;
  wire tmp5_fu_1187_p2__0_n_127;
  wire tmp5_fu_1187_p2__0_n_128;
  wire tmp5_fu_1187_p2__0_n_129;
  wire tmp5_fu_1187_p2__0_n_130;
  wire tmp5_fu_1187_p2__0_n_131;
  wire tmp5_fu_1187_p2__0_n_132;
  wire tmp5_fu_1187_p2__0_n_133;
  wire tmp5_fu_1187_p2__0_n_134;
  wire tmp5_fu_1187_p2__0_n_135;
  wire tmp5_fu_1187_p2__0_n_136;
  wire tmp5_fu_1187_p2__0_n_137;
  wire tmp5_fu_1187_p2__0_n_138;
  wire tmp5_fu_1187_p2__0_n_139;
  wire tmp5_fu_1187_p2__0_n_140;
  wire tmp5_fu_1187_p2__0_n_141;
  wire tmp5_fu_1187_p2__0_n_142;
  wire tmp5_fu_1187_p2__0_n_143;
  wire tmp5_fu_1187_p2__0_n_144;
  wire tmp5_fu_1187_p2__0_n_145;
  wire tmp5_fu_1187_p2__0_n_146;
  wire tmp5_fu_1187_p2__0_n_147;
  wire tmp5_fu_1187_p2__0_n_148;
  wire tmp5_fu_1187_p2__0_n_149;
  wire tmp5_fu_1187_p2__0_n_150;
  wire tmp5_fu_1187_p2__0_n_151;
  wire tmp5_fu_1187_p2__0_n_152;
  wire tmp5_fu_1187_p2__0_n_153;
  wire tmp5_fu_1187_p2__0_n_154;
  wire tmp5_fu_1187_p2__0_n_155;
  wire tmp5_fu_1187_p2__0_n_156;
  wire tmp5_fu_1187_p2__0_n_157;
  wire tmp5_fu_1187_p2__0_n_62;
  wire tmp5_fu_1187_p2__0_n_63;
  wire tmp5_fu_1187_p2__0_n_64;
  wire tmp5_fu_1187_p2__0_n_65;
  wire tmp5_fu_1187_p2__0_n_66;
  wire tmp5_fu_1187_p2__0_n_67;
  wire tmp5_fu_1187_p2__0_n_68;
  wire tmp5_fu_1187_p2__0_n_69;
  wire tmp5_fu_1187_p2__0_n_70;
  wire tmp5_fu_1187_p2__0_n_71;
  wire tmp5_fu_1187_p2__0_n_72;
  wire tmp5_fu_1187_p2__0_n_73;
  wire tmp5_fu_1187_p2__0_n_74;
  wire tmp5_fu_1187_p2__0_n_75;
  wire tmp5_fu_1187_p2__0_n_76;
  wire tmp5_fu_1187_p2__0_n_77;
  wire tmp5_fu_1187_p2__0_n_78;
  wire tmp5_fu_1187_p2__0_n_79;
  wire tmp5_fu_1187_p2__0_n_80;
  wire tmp5_fu_1187_p2__0_n_81;
  wire tmp5_fu_1187_p2__0_n_82;
  wire tmp5_fu_1187_p2__0_n_83;
  wire tmp5_fu_1187_p2__0_n_84;
  wire tmp5_fu_1187_p2__0_n_85;
  wire tmp5_fu_1187_p2__0_n_86;
  wire tmp5_fu_1187_p2__0_n_87;
  wire tmp5_fu_1187_p2__0_n_88;
  wire tmp5_fu_1187_p2__0_n_89;
  wire tmp5_fu_1187_p2__0_n_90;
  wire tmp5_fu_1187_p2__0_n_91;
  wire tmp5_fu_1187_p2__0_n_92;
  wire tmp5_fu_1187_p2__0_n_93;
  wire tmp5_fu_1187_p2__0_n_94;
  wire tmp5_fu_1187_p2__0_n_95;
  wire tmp5_fu_1187_p2__0_n_96;
  wire tmp5_fu_1187_p2__0_n_97;
  wire tmp5_fu_1187_p2__0_n_98;
  wire tmp5_fu_1187_p2__0_n_99;
  wire tmp5_fu_1187_p2_i_10_n_4;
  wire tmp5_fu_1187_p2_i_11_n_4;
  wire tmp5_fu_1187_p2_i_12_n_4;
  wire tmp5_fu_1187_p2_i_1_n_11;
  wire tmp5_fu_1187_p2_i_2_n_10;
  wire tmp5_fu_1187_p2_i_2_n_11;
  wire tmp5_fu_1187_p2_i_2_n_4;
  wire tmp5_fu_1187_p2_i_2_n_5;
  wire tmp5_fu_1187_p2_i_2_n_6;
  wire tmp5_fu_1187_p2_i_2_n_7;
  wire tmp5_fu_1187_p2_i_2_n_8;
  wire tmp5_fu_1187_p2_i_2_n_9;
  wire tmp5_fu_1187_p2_i_3_n_10;
  wire tmp5_fu_1187_p2_i_3_n_11;
  wire tmp5_fu_1187_p2_i_3_n_4;
  wire tmp5_fu_1187_p2_i_3_n_5;
  wire tmp5_fu_1187_p2_i_3_n_6;
  wire tmp5_fu_1187_p2_i_3_n_7;
  wire tmp5_fu_1187_p2_i_3_n_8;
  wire tmp5_fu_1187_p2_i_3_n_9;
  wire tmp5_fu_1187_p2_i_4_n_4;
  wire tmp5_fu_1187_p2_i_5_n_4;
  wire tmp5_fu_1187_p2_i_6_n_4;
  wire tmp5_fu_1187_p2_i_7_n_4;
  wire tmp5_fu_1187_p2_i_8_n_4;
  wire tmp5_fu_1187_p2_i_9_n_4;
  wire tmp5_fu_1187_p2_n_100;
  wire tmp5_fu_1187_p2_n_101;
  wire tmp5_fu_1187_p2_n_102;
  wire tmp5_fu_1187_p2_n_103;
  wire tmp5_fu_1187_p2_n_104;
  wire tmp5_fu_1187_p2_n_105;
  wire tmp5_fu_1187_p2_n_106;
  wire tmp5_fu_1187_p2_n_107;
  wire tmp5_fu_1187_p2_n_108;
  wire tmp5_fu_1187_p2_n_109;
  wire tmp5_fu_1187_p2_n_110;
  wire tmp5_fu_1187_p2_n_111;
  wire tmp5_fu_1187_p2_n_112;
  wire tmp5_fu_1187_p2_n_113;
  wire tmp5_fu_1187_p2_n_114;
  wire tmp5_fu_1187_p2_n_115;
  wire tmp5_fu_1187_p2_n_116;
  wire tmp5_fu_1187_p2_n_117;
  wire tmp5_fu_1187_p2_n_118;
  wire tmp5_fu_1187_p2_n_119;
  wire tmp5_fu_1187_p2_n_120;
  wire tmp5_fu_1187_p2_n_121;
  wire tmp5_fu_1187_p2_n_122;
  wire tmp5_fu_1187_p2_n_123;
  wire tmp5_fu_1187_p2_n_124;
  wire tmp5_fu_1187_p2_n_125;
  wire tmp5_fu_1187_p2_n_126;
  wire tmp5_fu_1187_p2_n_127;
  wire tmp5_fu_1187_p2_n_128;
  wire tmp5_fu_1187_p2_n_129;
  wire tmp5_fu_1187_p2_n_130;
  wire tmp5_fu_1187_p2_n_131;
  wire tmp5_fu_1187_p2_n_132;
  wire tmp5_fu_1187_p2_n_133;
  wire tmp5_fu_1187_p2_n_134;
  wire tmp5_fu_1187_p2_n_135;
  wire tmp5_fu_1187_p2_n_136;
  wire tmp5_fu_1187_p2_n_137;
  wire tmp5_fu_1187_p2_n_138;
  wire tmp5_fu_1187_p2_n_139;
  wire tmp5_fu_1187_p2_n_140;
  wire tmp5_fu_1187_p2_n_141;
  wire tmp5_fu_1187_p2_n_142;
  wire tmp5_fu_1187_p2_n_143;
  wire tmp5_fu_1187_p2_n_144;
  wire tmp5_fu_1187_p2_n_145;
  wire tmp5_fu_1187_p2_n_146;
  wire tmp5_fu_1187_p2_n_147;
  wire tmp5_fu_1187_p2_n_148;
  wire tmp5_fu_1187_p2_n_149;
  wire tmp5_fu_1187_p2_n_150;
  wire tmp5_fu_1187_p2_n_151;
  wire tmp5_fu_1187_p2_n_152;
  wire tmp5_fu_1187_p2_n_153;
  wire tmp5_fu_1187_p2_n_154;
  wire tmp5_fu_1187_p2_n_155;
  wire tmp5_fu_1187_p2_n_156;
  wire tmp5_fu_1187_p2_n_157;
  wire tmp5_fu_1187_p2_n_62;
  wire tmp5_fu_1187_p2_n_63;
  wire tmp5_fu_1187_p2_n_64;
  wire tmp5_fu_1187_p2_n_65;
  wire tmp5_fu_1187_p2_n_66;
  wire tmp5_fu_1187_p2_n_67;
  wire tmp5_fu_1187_p2_n_68;
  wire tmp5_fu_1187_p2_n_69;
  wire tmp5_fu_1187_p2_n_70;
  wire tmp5_fu_1187_p2_n_71;
  wire tmp5_fu_1187_p2_n_72;
  wire tmp5_fu_1187_p2_n_73;
  wire tmp5_fu_1187_p2_n_74;
  wire tmp5_fu_1187_p2_n_75;
  wire tmp5_fu_1187_p2_n_76;
  wire tmp5_fu_1187_p2_n_77;
  wire tmp5_fu_1187_p2_n_78;
  wire tmp5_fu_1187_p2_n_79;
  wire tmp5_fu_1187_p2_n_80;
  wire tmp5_fu_1187_p2_n_81;
  wire tmp5_fu_1187_p2_n_82;
  wire tmp5_fu_1187_p2_n_83;
  wire tmp5_fu_1187_p2_n_84;
  wire tmp5_fu_1187_p2_n_85;
  wire tmp5_fu_1187_p2_n_86;
  wire tmp5_fu_1187_p2_n_87;
  wire tmp5_fu_1187_p2_n_88;
  wire tmp5_fu_1187_p2_n_89;
  wire tmp5_fu_1187_p2_n_90;
  wire tmp5_fu_1187_p2_n_91;
  wire tmp5_fu_1187_p2_n_92;
  wire tmp5_fu_1187_p2_n_93;
  wire tmp5_fu_1187_p2_n_94;
  wire tmp5_fu_1187_p2_n_95;
  wire tmp5_fu_1187_p2_n_96;
  wire tmp5_fu_1187_p2_n_97;
  wire tmp5_fu_1187_p2_n_98;
  wire tmp5_fu_1187_p2_n_99;
  wire tmp5_reg_1592_reg__0_n_100;
  wire tmp5_reg_1592_reg__0_n_101;
  wire tmp5_reg_1592_reg__0_n_102;
  wire tmp5_reg_1592_reg__0_n_103;
  wire tmp5_reg_1592_reg__0_n_104;
  wire tmp5_reg_1592_reg__0_n_105;
  wire tmp5_reg_1592_reg__0_n_106;
  wire tmp5_reg_1592_reg__0_n_107;
  wire tmp5_reg_1592_reg__0_n_108;
  wire tmp5_reg_1592_reg__0_n_109;
  wire tmp5_reg_1592_reg__0_n_62;
  wire tmp5_reg_1592_reg__0_n_63;
  wire tmp5_reg_1592_reg__0_n_64;
  wire tmp5_reg_1592_reg__0_n_65;
  wire tmp5_reg_1592_reg__0_n_66;
  wire tmp5_reg_1592_reg__0_n_67;
  wire tmp5_reg_1592_reg__0_n_68;
  wire tmp5_reg_1592_reg__0_n_69;
  wire tmp5_reg_1592_reg__0_n_70;
  wire tmp5_reg_1592_reg__0_n_71;
  wire tmp5_reg_1592_reg__0_n_72;
  wire tmp5_reg_1592_reg__0_n_73;
  wire tmp5_reg_1592_reg__0_n_74;
  wire tmp5_reg_1592_reg__0_n_75;
  wire tmp5_reg_1592_reg__0_n_76;
  wire tmp5_reg_1592_reg__0_n_77;
  wire tmp5_reg_1592_reg__0_n_78;
  wire tmp5_reg_1592_reg__0_n_79;
  wire tmp5_reg_1592_reg__0_n_80;
  wire tmp5_reg_1592_reg__0_n_81;
  wire tmp5_reg_1592_reg__0_n_82;
  wire tmp5_reg_1592_reg__0_n_83;
  wire tmp5_reg_1592_reg__0_n_84;
  wire tmp5_reg_1592_reg__0_n_85;
  wire tmp5_reg_1592_reg__0_n_86;
  wire tmp5_reg_1592_reg__0_n_87;
  wire tmp5_reg_1592_reg__0_n_88;
  wire tmp5_reg_1592_reg__0_n_89;
  wire tmp5_reg_1592_reg__0_n_90;
  wire tmp5_reg_1592_reg__0_n_91;
  wire tmp5_reg_1592_reg__0_n_92;
  wire tmp5_reg_1592_reg__0_n_93;
  wire tmp5_reg_1592_reg__0_n_94;
  wire tmp5_reg_1592_reg__0_n_95;
  wire tmp5_reg_1592_reg__0_n_96;
  wire tmp5_reg_1592_reg__0_n_97;
  wire tmp5_reg_1592_reg__0_n_98;
  wire tmp5_reg_1592_reg__0_n_99;
  wire [51:16]tmp5_reg_1592_reg__1__0;
  wire tmp5_reg_1592_reg__2_n_62;
  wire tmp5_reg_1592_reg__2_n_63;
  wire tmp5_reg_1592_reg__2_n_64;
  wire tmp5_reg_1592_reg__2_n_65;
  wire tmp5_reg_1592_reg__2_n_66;
  wire tmp5_reg_1592_reg__2_n_67;
  wire tmp5_reg_1592_reg__2_n_68;
  wire tmp5_reg_1592_reg__2_n_69;
  wire tmp5_reg_1592_reg__2_n_70;
  wire tmp5_reg_1592_reg__2_n_71;
  wire tmp5_reg_1592_reg__2_n_72;
  wire tmp5_reg_1592_reg__2_n_73;
  wire tmp5_reg_1592_reg__2_n_74;
  wire [16:0]tmp5_reg_1592_reg__3;
  wire tmp9_fu_1181_p2__0_n_100;
  wire tmp9_fu_1181_p2__0_n_101;
  wire tmp9_fu_1181_p2__0_n_102;
  wire tmp9_fu_1181_p2__0_n_103;
  wire tmp9_fu_1181_p2__0_n_104;
  wire tmp9_fu_1181_p2__0_n_105;
  wire tmp9_fu_1181_p2__0_n_106;
  wire tmp9_fu_1181_p2__0_n_107;
  wire tmp9_fu_1181_p2__0_n_108;
  wire tmp9_fu_1181_p2__0_n_109;
  wire tmp9_fu_1181_p2__0_n_110;
  wire tmp9_fu_1181_p2__0_n_111;
  wire tmp9_fu_1181_p2__0_n_112;
  wire tmp9_fu_1181_p2__0_n_113;
  wire tmp9_fu_1181_p2__0_n_114;
  wire tmp9_fu_1181_p2__0_n_115;
  wire tmp9_fu_1181_p2__0_n_116;
  wire tmp9_fu_1181_p2__0_n_117;
  wire tmp9_fu_1181_p2__0_n_118;
  wire tmp9_fu_1181_p2__0_n_119;
  wire tmp9_fu_1181_p2__0_n_120;
  wire tmp9_fu_1181_p2__0_n_121;
  wire tmp9_fu_1181_p2__0_n_122;
  wire tmp9_fu_1181_p2__0_n_123;
  wire tmp9_fu_1181_p2__0_n_124;
  wire tmp9_fu_1181_p2__0_n_125;
  wire tmp9_fu_1181_p2__0_n_126;
  wire tmp9_fu_1181_p2__0_n_127;
  wire tmp9_fu_1181_p2__0_n_128;
  wire tmp9_fu_1181_p2__0_n_129;
  wire tmp9_fu_1181_p2__0_n_130;
  wire tmp9_fu_1181_p2__0_n_131;
  wire tmp9_fu_1181_p2__0_n_132;
  wire tmp9_fu_1181_p2__0_n_133;
  wire tmp9_fu_1181_p2__0_n_134;
  wire tmp9_fu_1181_p2__0_n_135;
  wire tmp9_fu_1181_p2__0_n_136;
  wire tmp9_fu_1181_p2__0_n_137;
  wire tmp9_fu_1181_p2__0_n_138;
  wire tmp9_fu_1181_p2__0_n_139;
  wire tmp9_fu_1181_p2__0_n_140;
  wire tmp9_fu_1181_p2__0_n_141;
  wire tmp9_fu_1181_p2__0_n_142;
  wire tmp9_fu_1181_p2__0_n_143;
  wire tmp9_fu_1181_p2__0_n_144;
  wire tmp9_fu_1181_p2__0_n_145;
  wire tmp9_fu_1181_p2__0_n_146;
  wire tmp9_fu_1181_p2__0_n_147;
  wire tmp9_fu_1181_p2__0_n_148;
  wire tmp9_fu_1181_p2__0_n_149;
  wire tmp9_fu_1181_p2__0_n_150;
  wire tmp9_fu_1181_p2__0_n_151;
  wire tmp9_fu_1181_p2__0_n_152;
  wire tmp9_fu_1181_p2__0_n_153;
  wire tmp9_fu_1181_p2__0_n_154;
  wire tmp9_fu_1181_p2__0_n_155;
  wire tmp9_fu_1181_p2__0_n_156;
  wire tmp9_fu_1181_p2__0_n_157;
  wire tmp9_fu_1181_p2__0_n_62;
  wire tmp9_fu_1181_p2__0_n_63;
  wire tmp9_fu_1181_p2__0_n_64;
  wire tmp9_fu_1181_p2__0_n_65;
  wire tmp9_fu_1181_p2__0_n_66;
  wire tmp9_fu_1181_p2__0_n_67;
  wire tmp9_fu_1181_p2__0_n_68;
  wire tmp9_fu_1181_p2__0_n_69;
  wire tmp9_fu_1181_p2__0_n_70;
  wire tmp9_fu_1181_p2__0_n_71;
  wire tmp9_fu_1181_p2__0_n_72;
  wire tmp9_fu_1181_p2__0_n_73;
  wire tmp9_fu_1181_p2__0_n_74;
  wire tmp9_fu_1181_p2__0_n_75;
  wire tmp9_fu_1181_p2__0_n_76;
  wire tmp9_fu_1181_p2__0_n_77;
  wire tmp9_fu_1181_p2__0_n_78;
  wire tmp9_fu_1181_p2__0_n_79;
  wire tmp9_fu_1181_p2__0_n_80;
  wire tmp9_fu_1181_p2__0_n_81;
  wire tmp9_fu_1181_p2__0_n_82;
  wire tmp9_fu_1181_p2__0_n_83;
  wire tmp9_fu_1181_p2__0_n_84;
  wire tmp9_fu_1181_p2__0_n_85;
  wire tmp9_fu_1181_p2__0_n_86;
  wire tmp9_fu_1181_p2__0_n_87;
  wire tmp9_fu_1181_p2__0_n_88;
  wire tmp9_fu_1181_p2__0_n_89;
  wire tmp9_fu_1181_p2__0_n_90;
  wire tmp9_fu_1181_p2__0_n_91;
  wire tmp9_fu_1181_p2__0_n_92;
  wire tmp9_fu_1181_p2__0_n_93;
  wire tmp9_fu_1181_p2__0_n_94;
  wire tmp9_fu_1181_p2__0_n_95;
  wire tmp9_fu_1181_p2__0_n_96;
  wire tmp9_fu_1181_p2__0_n_97;
  wire tmp9_fu_1181_p2__0_n_98;
  wire tmp9_fu_1181_p2__0_n_99;
  wire tmp9_fu_1181_p2_n_100;
  wire tmp9_fu_1181_p2_n_101;
  wire tmp9_fu_1181_p2_n_102;
  wire tmp9_fu_1181_p2_n_103;
  wire tmp9_fu_1181_p2_n_104;
  wire tmp9_fu_1181_p2_n_105;
  wire tmp9_fu_1181_p2_n_106;
  wire tmp9_fu_1181_p2_n_107;
  wire tmp9_fu_1181_p2_n_108;
  wire tmp9_fu_1181_p2_n_109;
  wire tmp9_fu_1181_p2_n_110;
  wire tmp9_fu_1181_p2_n_111;
  wire tmp9_fu_1181_p2_n_112;
  wire tmp9_fu_1181_p2_n_113;
  wire tmp9_fu_1181_p2_n_114;
  wire tmp9_fu_1181_p2_n_115;
  wire tmp9_fu_1181_p2_n_116;
  wire tmp9_fu_1181_p2_n_117;
  wire tmp9_fu_1181_p2_n_118;
  wire tmp9_fu_1181_p2_n_119;
  wire tmp9_fu_1181_p2_n_120;
  wire tmp9_fu_1181_p2_n_121;
  wire tmp9_fu_1181_p2_n_122;
  wire tmp9_fu_1181_p2_n_123;
  wire tmp9_fu_1181_p2_n_124;
  wire tmp9_fu_1181_p2_n_125;
  wire tmp9_fu_1181_p2_n_126;
  wire tmp9_fu_1181_p2_n_127;
  wire tmp9_fu_1181_p2_n_128;
  wire tmp9_fu_1181_p2_n_129;
  wire tmp9_fu_1181_p2_n_130;
  wire tmp9_fu_1181_p2_n_131;
  wire tmp9_fu_1181_p2_n_132;
  wire tmp9_fu_1181_p2_n_133;
  wire tmp9_fu_1181_p2_n_134;
  wire tmp9_fu_1181_p2_n_135;
  wire tmp9_fu_1181_p2_n_136;
  wire tmp9_fu_1181_p2_n_137;
  wire tmp9_fu_1181_p2_n_138;
  wire tmp9_fu_1181_p2_n_139;
  wire tmp9_fu_1181_p2_n_140;
  wire tmp9_fu_1181_p2_n_141;
  wire tmp9_fu_1181_p2_n_142;
  wire tmp9_fu_1181_p2_n_143;
  wire tmp9_fu_1181_p2_n_144;
  wire tmp9_fu_1181_p2_n_145;
  wire tmp9_fu_1181_p2_n_146;
  wire tmp9_fu_1181_p2_n_147;
  wire tmp9_fu_1181_p2_n_148;
  wire tmp9_fu_1181_p2_n_149;
  wire tmp9_fu_1181_p2_n_150;
  wire tmp9_fu_1181_p2_n_151;
  wire tmp9_fu_1181_p2_n_152;
  wire tmp9_fu_1181_p2_n_153;
  wire tmp9_fu_1181_p2_n_154;
  wire tmp9_fu_1181_p2_n_155;
  wire tmp9_fu_1181_p2_n_156;
  wire tmp9_fu_1181_p2_n_157;
  wire tmp9_fu_1181_p2_n_62;
  wire tmp9_fu_1181_p2_n_63;
  wire tmp9_fu_1181_p2_n_64;
  wire tmp9_fu_1181_p2_n_65;
  wire tmp9_fu_1181_p2_n_66;
  wire tmp9_fu_1181_p2_n_67;
  wire tmp9_fu_1181_p2_n_68;
  wire tmp9_fu_1181_p2_n_69;
  wire tmp9_fu_1181_p2_n_70;
  wire tmp9_fu_1181_p2_n_71;
  wire tmp9_fu_1181_p2_n_72;
  wire tmp9_fu_1181_p2_n_73;
  wire tmp9_fu_1181_p2_n_74;
  wire tmp9_fu_1181_p2_n_75;
  wire tmp9_fu_1181_p2_n_76;
  wire tmp9_fu_1181_p2_n_77;
  wire tmp9_fu_1181_p2_n_78;
  wire tmp9_fu_1181_p2_n_79;
  wire tmp9_fu_1181_p2_n_80;
  wire tmp9_fu_1181_p2_n_81;
  wire tmp9_fu_1181_p2_n_82;
  wire tmp9_fu_1181_p2_n_83;
  wire tmp9_fu_1181_p2_n_84;
  wire tmp9_fu_1181_p2_n_85;
  wire tmp9_fu_1181_p2_n_86;
  wire tmp9_fu_1181_p2_n_87;
  wire tmp9_fu_1181_p2_n_88;
  wire tmp9_fu_1181_p2_n_89;
  wire tmp9_fu_1181_p2_n_90;
  wire tmp9_fu_1181_p2_n_91;
  wire tmp9_fu_1181_p2_n_92;
  wire tmp9_fu_1181_p2_n_93;
  wire tmp9_fu_1181_p2_n_94;
  wire tmp9_fu_1181_p2_n_95;
  wire tmp9_fu_1181_p2_n_96;
  wire tmp9_fu_1181_p2_n_97;
  wire tmp9_fu_1181_p2_n_98;
  wire tmp9_fu_1181_p2_n_99;
  wire [51:16]tmp9_reg_1587;
  wire \tmp9_reg_1587_reg[0]__0_n_4 ;
  wire \tmp9_reg_1587_reg[10]__0_n_4 ;
  wire \tmp9_reg_1587_reg[11]__0_n_4 ;
  wire \tmp9_reg_1587_reg[12]__0_n_4 ;
  wire \tmp9_reg_1587_reg[13]__0_n_4 ;
  wire \tmp9_reg_1587_reg[14]__0_n_4 ;
  wire \tmp9_reg_1587_reg[15]__0_n_4 ;
  wire \tmp9_reg_1587_reg[16]__0_n_4 ;
  wire \tmp9_reg_1587_reg[1]__0_n_4 ;
  wire \tmp9_reg_1587_reg[2]__0_n_4 ;
  wire \tmp9_reg_1587_reg[3]__0_n_4 ;
  wire \tmp9_reg_1587_reg[4]__0_n_4 ;
  wire \tmp9_reg_1587_reg[5]__0_n_4 ;
  wire \tmp9_reg_1587_reg[6]__0_n_4 ;
  wire \tmp9_reg_1587_reg[7]__0_n_4 ;
  wire \tmp9_reg_1587_reg[8]__0_n_4 ;
  wire \tmp9_reg_1587_reg[9]__0_n_4 ;
  wire tmp9_reg_1587_reg__0_n_100;
  wire tmp9_reg_1587_reg__0_n_101;
  wire tmp9_reg_1587_reg__0_n_102;
  wire tmp9_reg_1587_reg__0_n_103;
  wire tmp9_reg_1587_reg__0_n_104;
  wire tmp9_reg_1587_reg__0_n_105;
  wire tmp9_reg_1587_reg__0_n_106;
  wire tmp9_reg_1587_reg__0_n_107;
  wire tmp9_reg_1587_reg__0_n_108;
  wire tmp9_reg_1587_reg__0_n_109;
  wire tmp9_reg_1587_reg__0_n_62;
  wire tmp9_reg_1587_reg__0_n_63;
  wire tmp9_reg_1587_reg__0_n_64;
  wire tmp9_reg_1587_reg__0_n_65;
  wire tmp9_reg_1587_reg__0_n_66;
  wire tmp9_reg_1587_reg__0_n_67;
  wire tmp9_reg_1587_reg__0_n_68;
  wire tmp9_reg_1587_reg__0_n_69;
  wire tmp9_reg_1587_reg__0_n_70;
  wire tmp9_reg_1587_reg__0_n_71;
  wire tmp9_reg_1587_reg__0_n_72;
  wire tmp9_reg_1587_reg__0_n_73;
  wire tmp9_reg_1587_reg__0_n_74;
  wire tmp9_reg_1587_reg__0_n_75;
  wire tmp9_reg_1587_reg__0_n_76;
  wire tmp9_reg_1587_reg__0_n_77;
  wire tmp9_reg_1587_reg__0_n_78;
  wire tmp9_reg_1587_reg__0_n_79;
  wire tmp9_reg_1587_reg__0_n_80;
  wire tmp9_reg_1587_reg__0_n_81;
  wire tmp9_reg_1587_reg__0_n_82;
  wire tmp9_reg_1587_reg__0_n_83;
  wire tmp9_reg_1587_reg__0_n_84;
  wire tmp9_reg_1587_reg__0_n_85;
  wire tmp9_reg_1587_reg__0_n_86;
  wire tmp9_reg_1587_reg__0_n_87;
  wire tmp9_reg_1587_reg__0_n_88;
  wire tmp9_reg_1587_reg__0_n_89;
  wire tmp9_reg_1587_reg__0_n_90;
  wire tmp9_reg_1587_reg__0_n_91;
  wire tmp9_reg_1587_reg__0_n_92;
  wire tmp9_reg_1587_reg__0_n_93;
  wire tmp9_reg_1587_reg__0_n_94;
  wire tmp9_reg_1587_reg__0_n_95;
  wire tmp9_reg_1587_reg__0_n_96;
  wire tmp9_reg_1587_reg__0_n_97;
  wire tmp9_reg_1587_reg__0_n_98;
  wire tmp9_reg_1587_reg__0_n_99;
  wire tmp9_reg_1587_reg__2_n_100;
  wire tmp9_reg_1587_reg__2_n_101;
  wire tmp9_reg_1587_reg__2_n_102;
  wire tmp9_reg_1587_reg__2_n_103;
  wire tmp9_reg_1587_reg__2_n_104;
  wire tmp9_reg_1587_reg__2_n_105;
  wire tmp9_reg_1587_reg__2_n_106;
  wire tmp9_reg_1587_reg__2_n_107;
  wire tmp9_reg_1587_reg__2_n_108;
  wire tmp9_reg_1587_reg__2_n_109;
  wire tmp9_reg_1587_reg__2_n_62;
  wire tmp9_reg_1587_reg__2_n_63;
  wire tmp9_reg_1587_reg__2_n_64;
  wire tmp9_reg_1587_reg__2_n_65;
  wire tmp9_reg_1587_reg__2_n_66;
  wire tmp9_reg_1587_reg__2_n_67;
  wire tmp9_reg_1587_reg__2_n_68;
  wire tmp9_reg_1587_reg__2_n_69;
  wire tmp9_reg_1587_reg__2_n_70;
  wire tmp9_reg_1587_reg__2_n_71;
  wire tmp9_reg_1587_reg__2_n_72;
  wire tmp9_reg_1587_reg__2_n_73;
  wire tmp9_reg_1587_reg__2_n_74;
  wire tmp9_reg_1587_reg__2_n_75;
  wire tmp9_reg_1587_reg__2_n_76;
  wire tmp9_reg_1587_reg__2_n_77;
  wire tmp9_reg_1587_reg__2_n_78;
  wire tmp9_reg_1587_reg__2_n_79;
  wire tmp9_reg_1587_reg__2_n_80;
  wire tmp9_reg_1587_reg__2_n_81;
  wire tmp9_reg_1587_reg__2_n_82;
  wire tmp9_reg_1587_reg__2_n_83;
  wire tmp9_reg_1587_reg__2_n_84;
  wire tmp9_reg_1587_reg__2_n_85;
  wire tmp9_reg_1587_reg__2_n_86;
  wire tmp9_reg_1587_reg__2_n_87;
  wire tmp9_reg_1587_reg__2_n_88;
  wire tmp9_reg_1587_reg__2_n_89;
  wire tmp9_reg_1587_reg__2_n_90;
  wire tmp9_reg_1587_reg__2_n_91;
  wire tmp9_reg_1587_reg__2_n_92;
  wire tmp9_reg_1587_reg__2_n_93;
  wire tmp9_reg_1587_reg__2_n_94;
  wire tmp9_reg_1587_reg__2_n_95;
  wire tmp9_reg_1587_reg__2_n_96;
  wire tmp9_reg_1587_reg__2_n_97;
  wire tmp9_reg_1587_reg__2_n_98;
  wire tmp9_reg_1587_reg__2_n_99;
  wire \tmp9_reg_1587_reg_n_4_[0] ;
  wire \tmp9_reg_1587_reg_n_4_[10] ;
  wire \tmp9_reg_1587_reg_n_4_[11] ;
  wire \tmp9_reg_1587_reg_n_4_[12] ;
  wire \tmp9_reg_1587_reg_n_4_[13] ;
  wire \tmp9_reg_1587_reg_n_4_[14] ;
  wire \tmp9_reg_1587_reg_n_4_[15] ;
  wire \tmp9_reg_1587_reg_n_4_[16] ;
  wire \tmp9_reg_1587_reg_n_4_[1] ;
  wire \tmp9_reg_1587_reg_n_4_[2] ;
  wire \tmp9_reg_1587_reg_n_4_[3] ;
  wire \tmp9_reg_1587_reg_n_4_[4] ;
  wire \tmp9_reg_1587_reg_n_4_[5] ;
  wire \tmp9_reg_1587_reg_n_4_[6] ;
  wire \tmp9_reg_1587_reg_n_4_[7] ;
  wire \tmp9_reg_1587_reg_n_4_[8] ;
  wire \tmp9_reg_1587_reg_n_4_[9] ;
  wire tmp_15_i_fu_1008_p2;
  wire tmp_15_i_reg_1491;
  wire \tmp_15_i_reg_1491[0]_i_1_n_4 ;
  wire \tmp_1_i_reg_1500_reg_n_4_[0] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[10] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[11] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[12] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[13] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[14] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[15] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[16] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[17] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[18] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[19] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[1] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[2] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[3] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[4] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[5] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[6] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[7] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[8] ;
  wire \tmp_1_i_reg_1500_reg_n_4_[9] ;
  wire [7:0]tmp_2_i_reg_1463_reg__0;
  wire tmp_32_i_fu_1210_p2;
  wire tmp_34_i_reg_1396;
  wire \tmp_34_i_reg_1396[0]_i_1_n_4 ;
  wire \tmp_34_i_reg_1396[0]_i_2_n_4 ;
  wire \tmp_34_i_reg_1396[0]_i_3_n_4 ;
  wire \tmp_34_i_reg_1396[0]_i_4_n_4 ;
  wire [7:0]tmp_3_reg_1359;
  wire tmp_3_reg_13590;
  wire tmp_49_1_i_reg_1384;
  wire \tmp_49_1_i_reg_1384[0]_i_1_n_4 ;
  wire tmp_51_2_i_reg_1390;
  wire \tmp_51_2_i_reg_1390[0]_i_3_n_4 ;
  wire \tmp_51_2_i_reg_1390[0]_i_4_n_4 ;
  wire tmp_51_i_reg_1378;
  wire \tmp_51_i_reg_1378[0]_i_1_n_4 ;
  wire \tmp_51_i_reg_1378[0]_i_2_n_4 ;
  wire \tmp_51_i_reg_1378[0]_i_3_n_4 ;
  wire \tmp_51_i_reg_1378[0]_i_4_n_4 ;
  wire \tmp_51_i_reg_1378[0]_i_5_n_4 ;
  wire \tmp_51_i_reg_1378[0]_i_6_n_4 ;
  wire \tmp_51_i_reg_1378[0]_i_7_n_4 ;
  wire tmp_5_i_fu_535_p2;
  wire tmp_6_i_fu_550_p2;
  wire tmp_6_i_reg_1350;
  wire \tmp_6_i_reg_1350[0]_i_1_n_4 ;
  wire tmp_6_i_reg_1350_pp0_iter1_reg;
  wire \tmp_6_i_reg_1350_pp0_iter1_reg[0]_i_1_n_4 ;
  wire tmp_6_i_reg_1350_pp0_iter2_reg;
  wire \tmp_6_i_reg_1350_pp0_iter2_reg[0]_i_1_n_4 ;
  wire tmp_7_i_fu_565_p2;
  wire tmp_7_i_reg_1369;
  wire \tmp_7_i_reg_1369[0]_i_10_n_4 ;
  wire \tmp_7_i_reg_1369[0]_i_3_n_4 ;
  wire \tmp_7_i_reg_1369[0]_i_4_n_4 ;
  wire \tmp_7_i_reg_1369[0]_i_5_n_4 ;
  wire \tmp_7_i_reg_1369[0]_i_6_n_4 ;
  wire \tmp_7_i_reg_1369[0]_i_7_n_4 ;
  wire \tmp_7_i_reg_1369[0]_i_8_n_4 ;
  wire \tmp_7_i_reg_1369[0]_i_9_n_4 ;
  wire \tmp_7_i_reg_1369_reg[0]_i_2_n_5 ;
  wire \tmp_7_i_reg_1369_reg[0]_i_2_n_6 ;
  wire \tmp_7_i_reg_1369_reg[0]_i_2_n_7 ;
  wire [19:0]total_pixs_V_fu_1229_p2;
  wire [19:0]total_pixs_V_reg_1438;
  wire val_assign_reg_444;
  wire \val_assign_reg_444_reg_n_4_[0] ;
  wire \val_assign_reg_444_reg_n_4_[1] ;
  wire \val_assign_reg_444_reg_n_4_[2] ;
  wire \val_assign_reg_444_reg_n_4_[3] ;
  wire \val_assign_reg_444_reg_n_4_[4] ;
  wire \val_assign_reg_444_reg_n_4_[5] ;
  wire \val_assign_reg_444_reg_n_4_[6] ;
  wire \val_assign_reg_444_reg_n_4_[7] ;
  wire \val_assign_reg_444_reg_n_4_[8] ;
  wire we11;
  wire [3:3]NLW_a_inferred_i_1_CO_UNCONNECTED;
  wire [3:3]\NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_b_inferred_i_1_CO_UNCONNECTED;
  wire [3:0]\NLW_delta_max_V_fu_254_reg[33]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_delta_max_V_fu_254_reg[33]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_delta_max_V_fu_254_reg[33]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_delta_max_V_fu_254_reg[33]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_delta_max_V_fu_254_reg[33]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_delta_max_V_fu_254_reg[33]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_hist_win_val_0_V_1_fu_206_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_hist_win_val_0_V_1_fu_206_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_hist_win_val_0_V_3_4_fu_242_reg[18]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_hist_win_val_0_V_3_4_fu_242_reg[18]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_j_i_reg_410_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_410_reg[9]_i_4_O_UNCONNECTED ;
  wire NLW_tmp5_fu_1187_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_fu_1187_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_fu_1187_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_fu_1187_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_fu_1187_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_fu_1187_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_fu_1187_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_fu_1187_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_fu_1187_p2_CARRYOUT_UNCONNECTED;
  wire NLW_tmp5_fu_1187_p2__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_fu_1187_p2__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_fu_1187_p2__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_fu_1187_p2__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_fu_1187_p2__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_fu_1187_p2__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_fu_1187_p2__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_fu_1187_p2__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_fu_1187_p2__0_CARRYOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_fu_1187_p2_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp5_fu_1187_p2_i_1_O_UNCONNECTED;
  wire NLW_tmp5_reg_1592_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1592_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1592_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_reg_1592_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1592_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1592_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_reg_1592_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_reg_1592_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_reg_1592_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp5_reg_1592_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1592_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1592_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_reg_1592_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_reg_1592_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1592_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_reg_1592_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_reg_1592_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_reg_1592_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_reg_1592_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp5_reg_1592_reg__2_PCOUT_UNCONNECTED;
  wire NLW_tmp9_fu_1181_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp9_fu_1181_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp9_fu_1181_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp9_fu_1181_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp9_fu_1181_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp9_fu_1181_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp9_fu_1181_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp9_fu_1181_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp9_fu_1181_p2_CARRYOUT_UNCONNECTED;
  wire NLW_tmp9_fu_1181_p2__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp9_fu_1181_p2__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp9_fu_1181_p2__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp9_fu_1181_p2__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp9_fu_1181_p2__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp9_fu_1181_p2__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp9_fu_1181_p2__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp9_fu_1181_p2__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp9_fu_1181_p2__0_CARRYOUT_UNCONNECTED;
  wire NLW_tmp9_reg_1587_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp9_reg_1587_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp9_reg_1587_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp9_reg_1587_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp9_reg_1587_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp9_reg_1587_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp9_reg_1587_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp9_reg_1587_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp9_reg_1587_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp9_reg_1587_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp9_reg_1587_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp9_reg_1587_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp9_reg_1587_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp9_reg_1587_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp9_reg_1587_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp9_reg_1587_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp9_reg_1587_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp9_reg_1587_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp9_reg_1587_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp9_reg_1587_reg__2_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_tmp_7_i_reg_1369_reg[0]_i_2_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(tmp_6_i_reg_1350_pp0_iter1_reg),
        .I1(tmp_7_i_reg_1369),
        .I2(otusImg_data_stream_s_full_n),
        .I3(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .I4(\SRL_SIG_reg[0]_0 ),
        .O(\SRL_SIG_reg[0][7] ));
  CARRY4 a_inferred_i_1
       (.CI(a_inferred_i_2_n_4),
        .CO({NLW_a_inferred_i_1_CO_UNCONNECTED[3],a_inferred_i_1_n_5,a_inferred_i_1_n_6,a_inferred_i_1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp9_reg_1587_reg__2_n_76,tmp9_reg_1587_reg__2_n_77,tmp9_reg_1587_reg__2_n_78}),
        .O(tmp9_reg_1587[51:48]),
        .S({a_inferred_i_10_n_4,a_inferred_i_11_n_4,a_inferred_i_12_n_4,a_inferred_i_13_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_10
       (.I0(tmp9_reg_1587_reg__2_n_75),
        .I1(tmp9_reg_1587_reg__0_n_92),
        .O(a_inferred_i_10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_11
       (.I0(tmp9_reg_1587_reg__2_n_76),
        .I1(tmp9_reg_1587_reg__0_n_93),
        .O(a_inferred_i_11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_12
       (.I0(tmp9_reg_1587_reg__2_n_77),
        .I1(tmp9_reg_1587_reg__0_n_94),
        .O(a_inferred_i_12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_13
       (.I0(tmp9_reg_1587_reg__2_n_78),
        .I1(tmp9_reg_1587_reg__0_n_95),
        .O(a_inferred_i_13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_14
       (.I0(tmp9_reg_1587_reg__2_n_79),
        .I1(tmp9_reg_1587_reg__0_n_96),
        .O(a_inferred_i_14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_15
       (.I0(tmp9_reg_1587_reg__2_n_80),
        .I1(tmp9_reg_1587_reg__0_n_97),
        .O(a_inferred_i_15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_16
       (.I0(tmp9_reg_1587_reg__2_n_81),
        .I1(tmp9_reg_1587_reg__0_n_98),
        .O(a_inferred_i_16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_17
       (.I0(tmp9_reg_1587_reg__2_n_82),
        .I1(tmp9_reg_1587_reg__0_n_99),
        .O(a_inferred_i_17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_18
       (.I0(tmp9_reg_1587_reg__2_n_83),
        .I1(tmp9_reg_1587_reg__0_n_100),
        .O(a_inferred_i_18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_19
       (.I0(tmp9_reg_1587_reg__2_n_84),
        .I1(tmp9_reg_1587_reg__0_n_101),
        .O(a_inferred_i_19_n_4));
  CARRY4 a_inferred_i_2
       (.CI(a_inferred_i_3_n_4),
        .CO({a_inferred_i_2_n_4,a_inferred_i_2_n_5,a_inferred_i_2_n_6,a_inferred_i_2_n_7}),
        .CYINIT(1'b0),
        .DI({tmp9_reg_1587_reg__2_n_79,tmp9_reg_1587_reg__2_n_80,tmp9_reg_1587_reg__2_n_81,tmp9_reg_1587_reg__2_n_82}),
        .O(tmp9_reg_1587[47:44]),
        .S({a_inferred_i_14_n_4,a_inferred_i_15_n_4,a_inferred_i_16_n_4,a_inferred_i_17_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_20
       (.I0(tmp9_reg_1587_reg__2_n_85),
        .I1(tmp9_reg_1587_reg__0_n_102),
        .O(a_inferred_i_20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_21
       (.I0(tmp9_reg_1587_reg__2_n_86),
        .I1(tmp9_reg_1587_reg__0_n_103),
        .O(a_inferred_i_21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_22
       (.I0(tmp9_reg_1587_reg__2_n_87),
        .I1(tmp9_reg_1587_reg__0_n_104),
        .O(a_inferred_i_22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_23
       (.I0(tmp9_reg_1587_reg__2_n_88),
        .I1(tmp9_reg_1587_reg__0_n_105),
        .O(a_inferred_i_23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_24
       (.I0(tmp9_reg_1587_reg__2_n_89),
        .I1(tmp9_reg_1587_reg__0_n_106),
        .O(a_inferred_i_24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_25
       (.I0(tmp9_reg_1587_reg__2_n_90),
        .I1(tmp9_reg_1587_reg__0_n_107),
        .O(a_inferred_i_25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_26
       (.I0(tmp9_reg_1587_reg__2_n_91),
        .I1(tmp9_reg_1587_reg__0_n_108),
        .O(a_inferred_i_26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_27
       (.I0(tmp9_reg_1587_reg__2_n_92),
        .I1(tmp9_reg_1587_reg__0_n_109),
        .O(a_inferred_i_27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_28
       (.I0(tmp9_reg_1587_reg__2_n_93),
        .I1(\tmp9_reg_1587_reg_n_4_[16] ),
        .O(a_inferred_i_28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_29
       (.I0(tmp9_reg_1587_reg__2_n_94),
        .I1(\tmp9_reg_1587_reg_n_4_[15] ),
        .O(a_inferred_i_29_n_4));
  CARRY4 a_inferred_i_3
       (.CI(a_inferred_i_4_n_4),
        .CO({a_inferred_i_3_n_4,a_inferred_i_3_n_5,a_inferred_i_3_n_6,a_inferred_i_3_n_7}),
        .CYINIT(1'b0),
        .DI({tmp9_reg_1587_reg__2_n_83,tmp9_reg_1587_reg__2_n_84,tmp9_reg_1587_reg__2_n_85,tmp9_reg_1587_reg__2_n_86}),
        .O(tmp9_reg_1587[43:40]),
        .S({a_inferred_i_18_n_4,a_inferred_i_19_n_4,a_inferred_i_20_n_4,a_inferred_i_21_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_30
       (.I0(tmp9_reg_1587_reg__2_n_95),
        .I1(\tmp9_reg_1587_reg_n_4_[14] ),
        .O(a_inferred_i_30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_31
       (.I0(tmp9_reg_1587_reg__2_n_96),
        .I1(\tmp9_reg_1587_reg_n_4_[13] ),
        .O(a_inferred_i_31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_32
       (.I0(tmp9_reg_1587_reg__2_n_97),
        .I1(\tmp9_reg_1587_reg_n_4_[12] ),
        .O(a_inferred_i_32_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_33
       (.I0(tmp9_reg_1587_reg__2_n_98),
        .I1(\tmp9_reg_1587_reg_n_4_[11] ),
        .O(a_inferred_i_33_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_34
       (.I0(tmp9_reg_1587_reg__2_n_99),
        .I1(\tmp9_reg_1587_reg_n_4_[10] ),
        .O(a_inferred_i_34_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_35
       (.I0(tmp9_reg_1587_reg__2_n_100),
        .I1(\tmp9_reg_1587_reg_n_4_[9] ),
        .O(a_inferred_i_35_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_36
       (.I0(tmp9_reg_1587_reg__2_n_101),
        .I1(\tmp9_reg_1587_reg_n_4_[8] ),
        .O(a_inferred_i_36_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_37
       (.I0(tmp9_reg_1587_reg__2_n_102),
        .I1(\tmp9_reg_1587_reg_n_4_[7] ),
        .O(a_inferred_i_37_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_38
       (.I0(tmp9_reg_1587_reg__2_n_103),
        .I1(\tmp9_reg_1587_reg_n_4_[6] ),
        .O(a_inferred_i_38_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_39
       (.I0(tmp9_reg_1587_reg__2_n_104),
        .I1(\tmp9_reg_1587_reg_n_4_[5] ),
        .O(a_inferred_i_39_n_4));
  CARRY4 a_inferred_i_4
       (.CI(a_inferred_i_5_n_4),
        .CO({a_inferred_i_4_n_4,a_inferred_i_4_n_5,a_inferred_i_4_n_6,a_inferred_i_4_n_7}),
        .CYINIT(1'b0),
        .DI({tmp9_reg_1587_reg__2_n_87,tmp9_reg_1587_reg__2_n_88,tmp9_reg_1587_reg__2_n_89,tmp9_reg_1587_reg__2_n_90}),
        .O(tmp9_reg_1587[39:36]),
        .S({a_inferred_i_22_n_4,a_inferred_i_23_n_4,a_inferred_i_24_n_4,a_inferred_i_25_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_40
       (.I0(tmp9_reg_1587_reg__2_n_105),
        .I1(\tmp9_reg_1587_reg_n_4_[4] ),
        .O(a_inferred_i_40_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_41
       (.I0(tmp9_reg_1587_reg__2_n_106),
        .I1(\tmp9_reg_1587_reg_n_4_[3] ),
        .O(a_inferred_i_41_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_42
       (.I0(tmp9_reg_1587_reg__2_n_107),
        .I1(\tmp9_reg_1587_reg_n_4_[2] ),
        .O(a_inferred_i_42_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_43
       (.I0(tmp9_reg_1587_reg__2_n_108),
        .I1(\tmp9_reg_1587_reg_n_4_[1] ),
        .O(a_inferred_i_43_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    a_inferred_i_44
       (.I0(tmp9_reg_1587_reg__2_n_109),
        .I1(\tmp9_reg_1587_reg_n_4_[0] ),
        .O(a_inferred_i_44_n_4));
  CARRY4 a_inferred_i_5
       (.CI(a_inferred_i_6_n_4),
        .CO({a_inferred_i_5_n_4,a_inferred_i_5_n_5,a_inferred_i_5_n_6,a_inferred_i_5_n_7}),
        .CYINIT(1'b0),
        .DI({tmp9_reg_1587_reg__2_n_91,tmp9_reg_1587_reg__2_n_92,tmp9_reg_1587_reg__2_n_93,tmp9_reg_1587_reg__2_n_94}),
        .O(tmp9_reg_1587[35:32]),
        .S({a_inferred_i_26_n_4,a_inferred_i_27_n_4,a_inferred_i_28_n_4,a_inferred_i_29_n_4}));
  CARRY4 a_inferred_i_6
       (.CI(a_inferred_i_7_n_4),
        .CO({a_inferred_i_6_n_4,a_inferred_i_6_n_5,a_inferred_i_6_n_6,a_inferred_i_6_n_7}),
        .CYINIT(1'b0),
        .DI({tmp9_reg_1587_reg__2_n_95,tmp9_reg_1587_reg__2_n_96,tmp9_reg_1587_reg__2_n_97,tmp9_reg_1587_reg__2_n_98}),
        .O(tmp9_reg_1587[31:28]),
        .S({a_inferred_i_30_n_4,a_inferred_i_31_n_4,a_inferred_i_32_n_4,a_inferred_i_33_n_4}));
  CARRY4 a_inferred_i_7
       (.CI(a_inferred_i_8_n_4),
        .CO({a_inferred_i_7_n_4,a_inferred_i_7_n_5,a_inferred_i_7_n_6,a_inferred_i_7_n_7}),
        .CYINIT(1'b0),
        .DI({tmp9_reg_1587_reg__2_n_99,tmp9_reg_1587_reg__2_n_100,tmp9_reg_1587_reg__2_n_101,tmp9_reg_1587_reg__2_n_102}),
        .O(tmp9_reg_1587[27:24]),
        .S({a_inferred_i_34_n_4,a_inferred_i_35_n_4,a_inferred_i_36_n_4,a_inferred_i_37_n_4}));
  CARRY4 a_inferred_i_8
       (.CI(a_inferred_i_9_n_4),
        .CO({a_inferred_i_8_n_4,a_inferred_i_8_n_5,a_inferred_i_8_n_6,a_inferred_i_8_n_7}),
        .CYINIT(1'b0),
        .DI({tmp9_reg_1587_reg__2_n_103,tmp9_reg_1587_reg__2_n_104,tmp9_reg_1587_reg__2_n_105,tmp9_reg_1587_reg__2_n_106}),
        .O(tmp9_reg_1587[23:20]),
        .S({a_inferred_i_38_n_4,a_inferred_i_39_n_4,a_inferred_i_40_n_4,a_inferred_i_41_n_4}));
  CARRY4 a_inferred_i_9
       (.CI(1'b0),
        .CO({a_inferred_i_9_n_4,a_inferred_i_9_n_5,a_inferred_i_9_n_6,a_inferred_i_9_n_7}),
        .CYINIT(1'b0),
        .DI({tmp9_reg_1587_reg__2_n_107,tmp9_reg_1587_reg__2_n_108,tmp9_reg_1587_reg__2_n_109,1'b0}),
        .O(tmp9_reg_1587[19:16]),
        .S({a_inferred_i_42_n_4,a_inferred_i_43_n_4,a_inferred_i_44_n_4,\tmp9_reg_1587_reg[16]__0_n_4 }));
  FDSE \addr_last_V_fu_226_reg[0] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_3_fu_222[0]),
        .Q(\addr_last_V_fu_226_reg_n_4_[0] ),
        .S(addr_last_V_fu_226));
  FDSE \addr_last_V_fu_226_reg[1] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_3_fu_222[1]),
        .Q(\addr_last_V_fu_226_reg_n_4_[1] ),
        .S(addr_last_V_fu_226));
  FDRE \addr_last_V_fu_226_reg[2] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_3_fu_222[2]),
        .Q(\addr_last_V_fu_226_reg_n_4_[2] ),
        .R(addr_last_V_fu_226));
  FDRE \addr_last_V_fu_226_reg[3] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_3_fu_222[3]),
        .Q(\addr_last_V_fu_226_reg_n_4_[3] ),
        .R(addr_last_V_fu_226));
  FDRE \addr_last_V_fu_226_reg[4] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_3_fu_222[4]),
        .Q(\addr_last_V_fu_226_reg_n_4_[4] ),
        .R(addr_last_V_fu_226));
  FDRE \addr_last_V_fu_226_reg[5] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_3_fu_222[5]),
        .Q(\addr_last_V_fu_226_reg_n_4_[5] ),
        .R(addr_last_V_fu_226));
  FDRE \addr_last_V_fu_226_reg[6] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_3_fu_222[6]),
        .Q(\addr_last_V_fu_226_reg_n_4_[6] ),
        .R(addr_last_V_fu_226));
  FDRE \addr_last_V_fu_226_reg[7] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_3_fu_222[7]),
        .Q(\addr_last_V_fu_226_reg_n_4_[7] ),
        .R(addr_last_V_fu_226));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \addr_win_val_0_V_1_2_fu_218[0]_i_1 
       (.I0(\addr_win_val_0_V_1_2_fu_218[0]_i_2_n_4 ),
        .I1(\addr_win_val_0_V_1_fu_210[0]_i_2_n_4 ),
        .I2(p_2_in),
        .I3(addr_win_val_0_V_1_2_fu_218[0]),
        .I4(\addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4 ),
        .I5(\addr_win_val_0_V_1_2_fu_218[0]_i_3_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAFACAAAAA0A0)) 
    \addr_win_val_0_V_1_2_fu_218[0]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[0]),
        .I1(tmp_3_reg_1359[0]),
        .I2(p_2_in),
        .I3(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I4(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I5(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00000040FFFFFFFF)) 
    \addr_win_val_0_V_1_2_fu_218[0]_i_3 
       (.I0(\addr_last_V_fu_226_reg_n_4_[0] ),
        .I1(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I2(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I3(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I4(p_2_in),
        .I5(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .O(\addr_win_val_0_V_1_2_fu_218[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \addr_win_val_0_V_1_2_fu_218[1]_i_1 
       (.I0(\addr_win_val_0_V_1_2_fu_218[1]_i_2_n_4 ),
        .I1(\addr_win_val_0_V_1_fu_210[1]_i_2_n_4 ),
        .I2(p_2_in),
        .I3(addr_win_val_0_V_1_2_fu_218[1]),
        .I4(\addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4 ),
        .I5(\addr_win_val_0_V_1_2_fu_218[1]_i_3_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAFACAAAAA0A0)) 
    \addr_win_val_0_V_1_2_fu_218[1]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[1]),
        .I1(tmp_3_reg_1359[1]),
        .I2(p_2_in),
        .I3(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I4(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I5(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00000040FFFFFFFF)) 
    \addr_win_val_0_V_1_2_fu_218[1]_i_3 
       (.I0(\addr_last_V_fu_226_reg_n_4_[1] ),
        .I1(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I2(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I3(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I4(p_2_in),
        .I5(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .O(\addr_win_val_0_V_1_2_fu_218[1]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \addr_win_val_0_V_1_2_fu_218[2]_i_1 
       (.I0(\addr_win_val_0_V_1_2_fu_218[2]_i_2_n_4 ),
        .I1(\addr_win_val_0_V_1_fu_210[2]_i_2_n_4 ),
        .I2(p_2_in),
        .I3(addr_win_val_0_V_1_2_fu_218[2]),
        .I4(\addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4 ),
        .I5(\addr_win_val_0_V_1_2_fu_218[2]_i_3_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAFACAAAAA0A0)) 
    \addr_win_val_0_V_1_2_fu_218[2]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[2]),
        .I1(tmp_3_reg_1359[2]),
        .I2(p_2_in),
        .I3(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I4(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I5(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00000040FFFFFFFF)) 
    \addr_win_val_0_V_1_2_fu_218[2]_i_3 
       (.I0(\addr_last_V_fu_226_reg_n_4_[2] ),
        .I1(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I2(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I3(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I4(p_2_in),
        .I5(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .O(\addr_win_val_0_V_1_2_fu_218[2]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \addr_win_val_0_V_1_2_fu_218[3]_i_1 
       (.I0(\addr_win_val_0_V_1_2_fu_218[3]_i_2_n_4 ),
        .I1(\addr_win_val_0_V_1_fu_210[3]_i_2_n_4 ),
        .I2(p_2_in),
        .I3(addr_win_val_0_V_1_2_fu_218[3]),
        .I4(\addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4 ),
        .I5(\addr_win_val_0_V_1_2_fu_218[3]_i_3_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAFACAAAAA0A0)) 
    \addr_win_val_0_V_1_2_fu_218[3]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[3]),
        .I1(tmp_3_reg_1359[3]),
        .I2(p_2_in),
        .I3(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I4(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I5(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00000040FFFFFFFF)) 
    \addr_win_val_0_V_1_2_fu_218[3]_i_3 
       (.I0(\addr_last_V_fu_226_reg_n_4_[3] ),
        .I1(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I2(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I3(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I4(p_2_in),
        .I5(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .O(\addr_win_val_0_V_1_2_fu_218[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \addr_win_val_0_V_1_2_fu_218[4]_i_1 
       (.I0(\addr_win_val_0_V_1_2_fu_218[4]_i_2_n_4 ),
        .I1(\addr_win_val_0_V_1_fu_210[4]_i_2_n_4 ),
        .I2(p_2_in),
        .I3(addr_win_val_0_V_1_2_fu_218[4]),
        .I4(\addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4 ),
        .I5(\addr_win_val_0_V_1_2_fu_218[4]_i_3_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAFACAAAAA0A0)) 
    \addr_win_val_0_V_1_2_fu_218[4]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[4]),
        .I1(tmp_3_reg_1359[4]),
        .I2(p_2_in),
        .I3(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I4(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I5(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00000040FFFFFFFF)) 
    \addr_win_val_0_V_1_2_fu_218[4]_i_3 
       (.I0(\addr_last_V_fu_226_reg_n_4_[4] ),
        .I1(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I2(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I3(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I4(p_2_in),
        .I5(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .O(\addr_win_val_0_V_1_2_fu_218[4]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \addr_win_val_0_V_1_2_fu_218[5]_i_1 
       (.I0(\addr_win_val_0_V_1_2_fu_218[5]_i_2_n_4 ),
        .I1(\addr_win_val_0_V_1_fu_210[5]_i_2_n_4 ),
        .I2(p_2_in),
        .I3(addr_win_val_0_V_1_2_fu_218[5]),
        .I4(\addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4 ),
        .I5(\addr_win_val_0_V_1_2_fu_218[5]_i_3_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAFACAAAAA0A0)) 
    \addr_win_val_0_V_1_2_fu_218[5]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[5]),
        .I1(tmp_3_reg_1359[5]),
        .I2(p_2_in),
        .I3(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I4(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I5(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00000040FFFFFFFF)) 
    \addr_win_val_0_V_1_2_fu_218[5]_i_3 
       (.I0(\addr_last_V_fu_226_reg_n_4_[5] ),
        .I1(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I2(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I3(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I4(p_2_in),
        .I5(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .O(\addr_win_val_0_V_1_2_fu_218[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \addr_win_val_0_V_1_2_fu_218[6]_i_1 
       (.I0(\addr_win_val_0_V_1_2_fu_218[6]_i_2_n_4 ),
        .I1(\addr_win_val_0_V_1_fu_210[6]_i_2_n_4 ),
        .I2(p_2_in),
        .I3(addr_win_val_0_V_1_2_fu_218[6]),
        .I4(\addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4 ),
        .I5(\addr_win_val_0_V_1_2_fu_218[6]_i_3_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAFACAAAAA0A0)) 
    \addr_win_val_0_V_1_2_fu_218[6]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[6]),
        .I1(tmp_3_reg_1359[6]),
        .I2(p_2_in),
        .I3(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I4(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I5(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00000040FFFFFFFF)) 
    \addr_win_val_0_V_1_2_fu_218[6]_i_3 
       (.I0(\addr_last_V_fu_226_reg_n_4_[6] ),
        .I1(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I2(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I3(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I4(p_2_in),
        .I5(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .O(\addr_win_val_0_V_1_2_fu_218[6]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_win_val_0_V_1_2_fu_218[7]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_4 ),
        .I1(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .O(\addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \addr_win_val_0_V_1_2_fu_218[7]_i_2 
       (.I0(\addr_win_val_0_V_1_2_fu_218[7]_i_3_n_4 ),
        .I1(\addr_win_val_0_V_1_fu_210[7]_i_2_n_4 ),
        .I2(p_2_in),
        .I3(addr_win_val_0_V_1_2_fu_218[7]),
        .I4(\addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4 ),
        .I5(\addr_win_val_0_V_1_2_fu_218[7]_i_5_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAFACAAAAA0A0)) 
    \addr_win_val_0_V_1_2_fu_218[7]_i_3 
       (.I0(addr_win_val_0_V_2_fu_214[7]),
        .I1(tmp_3_reg_1359[7]),
        .I2(p_2_in),
        .I3(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I4(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I5(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_2_fu_218[7]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hF3F3A2F3)) 
    \addr_win_val_0_V_1_2_fu_218[7]_i_4 
       (.I0(\tmp_49_1_i_reg_1384[0]_i_1_n_4 ),
        .I1(\icmp_reg_1406[0]_i_1_n_4 ),
        .I2(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I3(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I4(p_2_in),
        .O(\addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h00000040FFFFFFFF)) 
    \addr_win_val_0_V_1_2_fu_218[7]_i_5 
       (.I0(\addr_last_V_fu_226_reg_n_4_[7] ),
        .I1(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I2(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I3(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I4(p_2_in),
        .I5(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .O(\addr_win_val_0_V_1_2_fu_218[7]_i_5_n_4 ));
  FDRE \addr_win_val_0_V_1_2_fu_218_reg[0] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4 ),
        .D(\addr_win_val_0_V_1_2_fu_218[0]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_2_fu_218[0]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_2_fu_218_reg[1] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4 ),
        .D(\addr_win_val_0_V_1_2_fu_218[1]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_2_fu_218[1]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_2_fu_218_reg[2] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4 ),
        .D(\addr_win_val_0_V_1_2_fu_218[2]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_2_fu_218[2]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_2_fu_218_reg[3] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4 ),
        .D(\addr_win_val_0_V_1_2_fu_218[3]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_2_fu_218[3]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_2_fu_218_reg[4] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4 ),
        .D(\addr_win_val_0_V_1_2_fu_218[4]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_2_fu_218[4]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_2_fu_218_reg[5] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4 ),
        .D(\addr_win_val_0_V_1_2_fu_218[5]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_2_fu_218[5]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_2_fu_218_reg[6] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4 ),
        .D(\addr_win_val_0_V_1_2_fu_218[6]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_2_fu_218[6]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_2_fu_218_reg[7] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4 ),
        .D(\addr_win_val_0_V_1_2_fu_218[7]_i_2_n_4 ),
        .Q(addr_win_val_0_V_1_2_fu_218[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_win_val_0_V_1_fu_210[0]_i_1 
       (.I0(addr_win_val_0_V_1_2_fu_218[0]),
        .I1(p_2_in),
        .I2(\addr_win_val_0_V_1_fu_210[0]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_fu_210[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \addr_win_val_0_V_1_fu_210[0]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[0]),
        .I1(\tmp_49_1_i_reg_1384[0]_i_1_n_4 ),
        .I2(addr_win_val_0_V_1_fu_210[0]),
        .I3(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I4(\icmp_reg_1406[0]_i_1_n_4 ),
        .I5(addr_win_val_0_V_3_fu_222[0]),
        .O(\addr_win_val_0_V_1_fu_210[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_win_val_0_V_1_fu_210[1]_i_1 
       (.I0(addr_win_val_0_V_1_2_fu_218[1]),
        .I1(p_2_in),
        .I2(\addr_win_val_0_V_1_fu_210[1]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_fu_210[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \addr_win_val_0_V_1_fu_210[1]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[1]),
        .I1(\tmp_49_1_i_reg_1384[0]_i_1_n_4 ),
        .I2(addr_win_val_0_V_1_fu_210[1]),
        .I3(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I4(\icmp_reg_1406[0]_i_1_n_4 ),
        .I5(addr_win_val_0_V_3_fu_222[1]),
        .O(\addr_win_val_0_V_1_fu_210[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_win_val_0_V_1_fu_210[2]_i_1 
       (.I0(addr_win_val_0_V_1_2_fu_218[2]),
        .I1(p_2_in),
        .I2(\addr_win_val_0_V_1_fu_210[2]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_fu_210[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \addr_win_val_0_V_1_fu_210[2]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[2]),
        .I1(\tmp_49_1_i_reg_1384[0]_i_1_n_4 ),
        .I2(addr_win_val_0_V_1_fu_210[2]),
        .I3(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I4(\icmp_reg_1406[0]_i_1_n_4 ),
        .I5(addr_win_val_0_V_3_fu_222[2]),
        .O(\addr_win_val_0_V_1_fu_210[2]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_win_val_0_V_1_fu_210[3]_i_1 
       (.I0(addr_win_val_0_V_1_2_fu_218[3]),
        .I1(p_2_in),
        .I2(\addr_win_val_0_V_1_fu_210[3]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_fu_210[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \addr_win_val_0_V_1_fu_210[3]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[3]),
        .I1(\tmp_49_1_i_reg_1384[0]_i_1_n_4 ),
        .I2(addr_win_val_0_V_1_fu_210[3]),
        .I3(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I4(\icmp_reg_1406[0]_i_1_n_4 ),
        .I5(addr_win_val_0_V_3_fu_222[3]),
        .O(\addr_win_val_0_V_1_fu_210[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_win_val_0_V_1_fu_210[4]_i_1 
       (.I0(addr_win_val_0_V_1_2_fu_218[4]),
        .I1(p_2_in),
        .I2(\addr_win_val_0_V_1_fu_210[4]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_fu_210[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \addr_win_val_0_V_1_fu_210[4]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[4]),
        .I1(\tmp_49_1_i_reg_1384[0]_i_1_n_4 ),
        .I2(addr_win_val_0_V_1_fu_210[4]),
        .I3(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I4(\icmp_reg_1406[0]_i_1_n_4 ),
        .I5(addr_win_val_0_V_3_fu_222[4]),
        .O(\addr_win_val_0_V_1_fu_210[4]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_win_val_0_V_1_fu_210[5]_i_1 
       (.I0(addr_win_val_0_V_1_2_fu_218[5]),
        .I1(p_2_in),
        .I2(\addr_win_val_0_V_1_fu_210[5]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_fu_210[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \addr_win_val_0_V_1_fu_210[5]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[5]),
        .I1(\tmp_49_1_i_reg_1384[0]_i_1_n_4 ),
        .I2(addr_win_val_0_V_1_fu_210[5]),
        .I3(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I4(\icmp_reg_1406[0]_i_1_n_4 ),
        .I5(addr_win_val_0_V_3_fu_222[5]),
        .O(\addr_win_val_0_V_1_fu_210[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_win_val_0_V_1_fu_210[6]_i_1 
       (.I0(addr_win_val_0_V_1_2_fu_218[6]),
        .I1(p_2_in),
        .I2(\addr_win_val_0_V_1_fu_210[6]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_fu_210[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \addr_win_val_0_V_1_fu_210[6]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[6]),
        .I1(\tmp_49_1_i_reg_1384[0]_i_1_n_4 ),
        .I2(addr_win_val_0_V_1_fu_210[6]),
        .I3(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I4(\icmp_reg_1406[0]_i_1_n_4 ),
        .I5(addr_win_val_0_V_3_fu_222[6]),
        .O(\addr_win_val_0_V_1_fu_210[6]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_win_val_0_V_1_fu_210[7]_i_1 
       (.I0(addr_win_val_0_V_1_2_fu_218[7]),
        .I1(p_2_in),
        .I2(\addr_win_val_0_V_1_fu_210[7]_i_2_n_4 ),
        .O(\addr_win_val_0_V_1_fu_210[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \addr_win_val_0_V_1_fu_210[7]_i_2 
       (.I0(addr_win_val_0_V_2_fu_214[7]),
        .I1(\tmp_49_1_i_reg_1384[0]_i_1_n_4 ),
        .I2(addr_win_val_0_V_1_fu_210[7]),
        .I3(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I4(\icmp_reg_1406[0]_i_1_n_4 ),
        .I5(addr_win_val_0_V_3_fu_222[7]),
        .O(\addr_win_val_0_V_1_fu_210[7]_i_2_n_4 ));
  FDRE \addr_win_val_0_V_1_fu_210_reg[0] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(\addr_win_val_0_V_1_fu_210[0]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_fu_210[0]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_fu_210_reg[1] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(\addr_win_val_0_V_1_fu_210[1]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_fu_210[1]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_fu_210_reg[2] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(\addr_win_val_0_V_1_fu_210[2]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_fu_210[2]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_fu_210_reg[3] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(\addr_win_val_0_V_1_fu_210[3]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_fu_210[3]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_fu_210_reg[4] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(\addr_win_val_0_V_1_fu_210[4]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_fu_210[4]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_fu_210_reg[5] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(\addr_win_val_0_V_1_fu_210[5]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_fu_210[5]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_fu_210_reg[6] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(\addr_win_val_0_V_1_fu_210[6]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_fu_210[6]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_1_fu_210_reg[7] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(\addr_win_val_0_V_1_fu_210[7]_i_1_n_4 ),
        .Q(addr_win_val_0_V_1_fu_210[7]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_2_2_reg_1373_reg[0] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[0]),
        .Q(addr_win_val_0_V_2_2_reg_1373[0]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_2_2_reg_1373_reg[1] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[1]),
        .Q(addr_win_val_0_V_2_2_reg_1373[1]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_2_2_reg_1373_reg[2] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[2]),
        .Q(addr_win_val_0_V_2_2_reg_1373[2]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_2_2_reg_1373_reg[3] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[3]),
        .Q(addr_win_val_0_V_2_2_reg_1373[3]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_2_2_reg_1373_reg[4] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[4]),
        .Q(addr_win_val_0_V_2_2_reg_1373[4]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_2_2_reg_1373_reg[5] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[5]),
        .Q(addr_win_val_0_V_2_2_reg_1373[5]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_2_2_reg_1373_reg[6] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[6]),
        .Q(addr_win_val_0_V_2_2_reg_1373[6]),
        .R(1'b0));
  FDRE \addr_win_val_0_V_2_2_reg_1373_reg[7] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[7]),
        .Q(addr_win_val_0_V_2_2_reg_1373[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \addr_win_val_0_V_2_fu_214[7]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_4 ),
        .I1(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .O(addr_last_V_fu_226));
  LUT6 #(
    .INIT(64'h8088888800000000)) 
    \addr_win_val_0_V_2_fu_214[7]_i_2 
       (.I0(tmp_6_i_reg_1350_pp0_iter1_reg),
        .I1(otusImg_data_stream_s_full_n),
        .I2(srcImg_data_stream_0_empty_n),
        .I3(tmp_6_i_reg_1350),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter2_reg_n_4),
        .O(\addr_win_val_0_V_2_fu_214_reg[7]_0 ));
  FDSE \addr_win_val_0_V_2_fu_214_reg[0] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_1_2_fu_218[0]),
        .Q(addr_win_val_0_V_2_fu_214[0]),
        .S(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_2_fu_214_reg[1] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_1_2_fu_218[1]),
        .Q(addr_win_val_0_V_2_fu_214[1]),
        .R(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_2_fu_214_reg[2] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_1_2_fu_218[2]),
        .Q(addr_win_val_0_V_2_fu_214[2]),
        .R(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_2_fu_214_reg[3] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_1_2_fu_218[3]),
        .Q(addr_win_val_0_V_2_fu_214[3]),
        .R(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_2_fu_214_reg[4] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_1_2_fu_218[4]),
        .Q(addr_win_val_0_V_2_fu_214[4]),
        .R(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_2_fu_214_reg[5] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_1_2_fu_218[5]),
        .Q(addr_win_val_0_V_2_fu_214[5]),
        .R(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_2_fu_214_reg[6] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_1_2_fu_218[6]),
        .Q(addr_win_val_0_V_2_fu_214[6]),
        .R(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_2_fu_214_reg[7] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_1_2_fu_218[7]),
        .Q(addr_win_val_0_V_2_fu_214[7]),
        .R(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_3_fu_222_reg[0] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[0]),
        .Q(addr_win_val_0_V_3_fu_222[0]),
        .R(addr_last_V_fu_226));
  FDSE \addr_win_val_0_V_3_fu_222_reg[1] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[1]),
        .Q(addr_win_val_0_V_3_fu_222[1]),
        .S(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_3_fu_222_reg[2] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[2]),
        .Q(addr_win_val_0_V_3_fu_222[2]),
        .R(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_3_fu_222_reg[3] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[3]),
        .Q(addr_win_val_0_V_3_fu_222[3]),
        .R(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_3_fu_222_reg[4] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[4]),
        .Q(addr_win_val_0_V_3_fu_222[4]),
        .R(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_3_fu_222_reg[5] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[5]),
        .Q(addr_win_val_0_V_3_fu_222[5]),
        .R(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_3_fu_222_reg[6] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[6]),
        .Q(addr_win_val_0_V_3_fu_222[6]),
        .R(addr_last_V_fu_226));
  FDRE \addr_win_val_0_V_3_fu_222_reg[7] 
       (.C(ap_clk),
        .CE(\addr_win_val_0_V_2_fu_214_reg[7]_0 ),
        .D(addr_win_val_0_V_2_fu_214[7]),
        .Q(addr_win_val_0_V_3_fu_222[7]),
        .R(addr_last_V_fu_226));
  LUT3 #(
    .INIT(8'h0E)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(hls_otsu_U0_ap_ready),
        .I1(Q),
        .I2(hls_otsu_U0_srcImg_rows_V_read),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_CS_fsm_state15),
        .I1(\ap_CS_fsm[12]_i_2_n_4 ),
        .I2(\val_assign_reg_444_reg_n_4_[1] ),
        .I3(\val_assign_reg_444_reg_n_4_[6] ),
        .I4(\val_assign_reg_444_reg_n_4_[5] ),
        .O(hls_otsu_U0_ap_ready));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(\i_op_assign_reg_432_reg_n_4_[8] ),
        .I2(\i_op_assign_reg_432_reg_n_4_[2] ),
        .I3(\i_op_assign_reg_432_reg_n_4_[3] ),
        .I4(\i_op_assign_reg_432_reg_n_4_[0] ),
        .I5(front_pixs_V_U_n_26),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state14),
        .O(ap_NS_fsm[11]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_CS_fsm_state15),
        .I1(\ap_CS_fsm[12]_i_2_n_4 ),
        .I2(\val_assign_reg_444_reg_n_4_[1] ),
        .I3(\val_assign_reg_444_reg_n_4_[6] ),
        .I4(\val_assign_reg_444_reg_n_4_[5] ),
        .O(ap_NS_fsm[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(\val_assign_reg_444_reg_n_4_[8] ),
        .I1(\val_assign_reg_444_reg_n_4_[3] ),
        .I2(\val_assign_reg_444_reg_n_4_[2] ),
        .I3(\val_assign_reg_444_reg_n_4_[4] ),
        .I4(\val_assign_reg_444_reg_n_4_[0] ),
        .I5(\val_assign_reg_444_reg_n_4_[7] ),
        .O(\ap_CS_fsm[12]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_4_[37] ),
        .I1(\ap_CS_fsm_reg_n_4_[16] ),
        .I2(\ap_CS_fsm_reg_n_4_[25] ),
        .I3(\ap_CS_fsm_reg_n_4_[15] ),
        .O(\ap_CS_fsm[1]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(\ap_CS_fsm_reg_n_4_[18] ),
        .I1(ap_CS_fsm_state54),
        .I2(\ap_CS_fsm_reg_n_4_[46] ),
        .I3(\ap_CS_fsm_reg_n_4_[47] ),
        .I4(\ap_CS_fsm[1]_i_15_n_4 ),
        .O(\ap_CS_fsm[1]_i_11_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(\ap_CS_fsm_reg_n_4_[38] ),
        .I1(\ap_CS_fsm_reg_n_4_[26] ),
        .I2(\ap_CS_fsm_reg_n_4_[40] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(front_pixs_V_U_n_24),
        .I1(ap_CS_fsm_state15),
        .I2(\ap_CS_fsm_reg_n_4_[23] ),
        .I3(\ap_CS_fsm_reg_n_4_[28] ),
        .I4(\ap_CS_fsm_reg_n_4_[29] ),
        .I5(\ap_CS_fsm_reg_n_4_[35] ),
        .O(\ap_CS_fsm[1]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(\ap_CS_fsm_reg_n_4_[44] ),
        .I1(CEB2),
        .I2(\ap_CS_fsm_reg_n_4_[32] ),
        .I3(\ap_CS_fsm_reg_n_4_[24] ),
        .O(\ap_CS_fsm[1]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_15 
       (.I0(\ap_CS_fsm_reg_n_4_[31] ),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg_n_4_[49] ),
        .I3(\ap_CS_fsm_reg_n_4_[19] ),
        .O(\ap_CS_fsm[1]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(hls_otsu_U0_srcImg_rows_V_read),
        .I1(\ap_CS_fsm[1]_i_2__1_n_4 ),
        .I2(\ap_CS_fsm[1]_i_3_n_4 ),
        .I3(\ap_CS_fsm[1]_i_4_n_4 ),
        .I4(\ap_CS_fsm[1]_i_5_n_4 ),
        .I5(\ap_CS_fsm[1]_i_6_n_4 ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(i3_i_reg_388_reg__0[5]),
        .I1(i3_i_reg_388_reg__0[6]),
        .I2(i3_i_reg_388_reg__0[1]),
        .I3(hist_out_V_U_n_24),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[1]_i_2__1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_7_n_4 ),
        .I1(\ap_CS_fsm_reg_n_4_[53] ),
        .I2(\ap_CS_fsm_reg_n_4_[17] ),
        .I3(\ap_CS_fsm_reg_n_4_[30] ),
        .I4(ap_CS_fsm_state3),
        .I5(\ap_CS_fsm[1]_i_8_n_4 ),
        .O(\ap_CS_fsm[1]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg_n_4_[36] ),
        .I1(\ap_CS_fsm_reg_n_4_[42] ),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state10),
        .I4(\ap_CS_fsm[1]_i_9_n_4 ),
        .O(\ap_CS_fsm[1]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_10_n_4 ),
        .I1(ap_CS_fsm_state58),
        .I2(CEA2),
        .I3(\ap_CS_fsm_reg_n_4_[45] ),
        .I4(\ap_CS_fsm_reg_n_4_[20] ),
        .I5(\ap_CS_fsm[1]_i_11_n_4 ),
        .O(\ap_CS_fsm[1]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm[1]_i_12_n_4 ),
        .I1(CEP),
        .I2(\ap_CS_fsm_reg_n_4_[48] ),
        .I3(\ap_CS_fsm_reg_n_4_[33] ),
        .I4(ap_CS_fsm_state9),
        .I5(\ap_CS_fsm[1]_i_13_n_4 ),
        .O(\ap_CS_fsm[1]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_4_[22] ),
        .I1(\ap_CS_fsm_reg_n_4_[21] ),
        .I2(\ap_CS_fsm_reg_n_4_[41] ),
        .I3(\ap_CS_fsm_reg_n_4_[39] ),
        .O(\ap_CS_fsm[1]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg_n_4_[34] ),
        .I2(grp_fu_1132_ap_start),
        .I3(\ap_CS_fsm_reg_n_4_[27] ),
        .I4(\ap_CS_fsm[1]_i_14_n_4 ),
        .O(\ap_CS_fsm[1]_i_8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state59),
        .O(\ap_CS_fsm[1]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(i3_i_reg_388_reg__0[5]),
        .I1(i3_i_reg_388_reg__0[6]),
        .I2(i3_i_reg_388_reg__0[1]),
        .I3(hist_out_V_U_n_24),
        .I4(ap_CS_fsm_state2),
        .I5(ap_CS_fsm_state8),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFF3F0000)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(tmp_5_i_fu_535_p2),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(ap_block_pp0_stage0_subdone5_in),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_subdone5_in),
        .I3(ap_enable_reg_pp0_iter2_reg_n_4),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h74447474)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(tmp_5_i_fu_535_p2),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state9),
        .I3(col_assign_reg_421[0]),
        .I4(col_assign_reg_421[1]),
        .O(ap_NS_fsm[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(\i4_i_reg_399_reg_n_4_[8] ),
        .O(\ap_CS_fsm[5]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(\i4_i_reg_399_reg_n_4_[7] ),
        .I1(\i4_i_reg_399_reg_n_4_[6] ),
        .O(\ap_CS_fsm[5]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(\i4_i_reg_399_reg_n_4_[5] ),
        .O(\ap_CS_fsm[5]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(\i4_i_reg_399_reg_n_4_[6] ),
        .I1(\i4_i_reg_399_reg_n_4_[7] ),
        .O(\ap_CS_fsm[5]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(\i4_i_reg_399_reg_n_4_[5] ),
        .I1(\i4_i_reg_399_reg_n_4_[4] ),
        .O(\ap_CS_fsm[5]_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(col_assign_reg_421[0]),
        .I1(col_assign_reg_421[1]),
        .I2(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[6]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAAAAAAA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(\i_op_assign_reg_432_reg_n_4_[8] ),
        .I2(\i_op_assign_reg_432_reg_n_4_[2] ),
        .I3(\i_op_assign_reg_432_reg_n_4_[3] ),
        .I4(\i_op_assign_reg_432_reg_n_4_[0] ),
        .I5(front_pixs_V_U_n_26),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(grp_fu_1118_ap_start),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_1118_ap_start),
        .Q(grp_fu_1132_ap_start),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_1132_ap_start),
        .Q(\ap_CS_fsm_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[15] ),
        .Q(\ap_CS_fsm_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[16] ),
        .Q(\ap_CS_fsm_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[17] ),
        .Q(\ap_CS_fsm_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[18] ),
        .Q(\ap_CS_fsm_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[19] ),
        .Q(\ap_CS_fsm_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[20] ),
        .Q(\ap_CS_fsm_reg_n_4_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[21] ),
        .Q(\ap_CS_fsm_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[22] ),
        .Q(\ap_CS_fsm_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[23] ),
        .Q(\ap_CS_fsm_reg_n_4_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[24] ),
        .Q(\ap_CS_fsm_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[25] ),
        .Q(\ap_CS_fsm_reg_n_4_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[26] ),
        .Q(\ap_CS_fsm_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[27] ),
        .Q(\ap_CS_fsm_reg_n_4_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[28] ),
        .Q(\ap_CS_fsm_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[29] ),
        .Q(\ap_CS_fsm_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[30] ),
        .Q(\ap_CS_fsm_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[31] ),
        .Q(\ap_CS_fsm_reg_n_4_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[32] ),
        .Q(\ap_CS_fsm_reg_n_4_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[33] ),
        .Q(\ap_CS_fsm_reg_n_4_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[34] ),
        .Q(\ap_CS_fsm_reg_n_4_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[35] ),
        .Q(\ap_CS_fsm_reg_n_4_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[36] ),
        .Q(\ap_CS_fsm_reg_n_4_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[37] ),
        .Q(\ap_CS_fsm_reg_n_4_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[38] ),
        .Q(\ap_CS_fsm_reg_n_4_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[39] ),
        .Q(\ap_CS_fsm_reg_n_4_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[40] ),
        .Q(\ap_CS_fsm_reg_n_4_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[41] ),
        .Q(\ap_CS_fsm_reg_n_4_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[42] ),
        .Q(CEB2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEB2),
        .Q(\ap_CS_fsm_reg_n_4_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[44] ),
        .Q(\ap_CS_fsm_reg_n_4_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[45] ),
        .Q(\ap_CS_fsm_reg_n_4_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[46] ),
        .Q(\ap_CS_fsm_reg_n_4_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[47] ),
        .Q(\ap_CS_fsm_reg_n_4_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[48] ),
        .Q(\ap_CS_fsm_reg_n_4_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[49] ),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(CEA2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEA2),
        .Q(CEP),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEP),
        .Q(\ap_CS_fsm_reg_n_4_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[53] ),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED [3],tmp_5_i_fu_535_p2,\ap_CS_fsm_reg[5]_i_2_n_6 ,\ap_CS_fsm_reg[5]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[5]_i_3_n_4 ,\ap_CS_fsm[5]_i_4_n_4 ,\ap_CS_fsm[5]_i_5_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\i4_i_reg_399_reg_n_4_[8] ,\ap_CS_fsm[5]_i_6_n_4 ,\ap_CS_fsm[5]_i_7_n_4 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__0_n_4 ),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(p_14_in),
        .I1(tmp_6_i_fu_550_p2),
        .I2(ap_CS_fsm_state3),
        .I3(tmp_5_i_fu_535_p2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone5_in),
        .O(p_14_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone5_in),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hC0C0C0C000A0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state3),
        .I4(tmp_5_i_fu_535_p2),
        .I5(ap_block_pp0_stage0_subdone5_in),
        .O(ap_enable_reg_pp0_iter2_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0000000AA00)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter3_reg_n_4),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter00),
        .I5(ap_block_pp0_stage0_subdone5_in),
        .O(ap_enable_reg_pp0_iter3_i_1_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter3_i_2
       (.I0(tmp_5_i_fu_535_p2),
        .I1(ap_CS_fsm_state3),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter3_reg_n_4),
        .R(1'b0));
  CARRY4 b_inferred_i_1
       (.CI(b_inferred_i_2_n_4),
        .CO({NLW_b_inferred_i_1_CO_UNCONNECTED[3],b_inferred_i_1_n_5,b_inferred_i_1_n_6,b_inferred_i_1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[50:48]}),
        .O(tmp5_reg_1592_reg__1__0[51:48]),
        .S({b_inferred_i_10_n_4,b_inferred_i_11_n_4,b_inferred_i_12_n_4,b_inferred_i_13_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_10
       (.I0(p_1_in[51]),
        .I1(tmp5_reg_1592_reg__0_n_92),
        .O(b_inferred_i_10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_11
       (.I0(p_1_in[50]),
        .I1(tmp5_reg_1592_reg__0_n_93),
        .O(b_inferred_i_11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_12
       (.I0(p_1_in[49]),
        .I1(tmp5_reg_1592_reg__0_n_94),
        .O(b_inferred_i_12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_13
       (.I0(p_1_in[48]),
        .I1(tmp5_reg_1592_reg__0_n_95),
        .O(b_inferred_i_13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_14
       (.I0(p_1_in[47]),
        .I1(tmp5_reg_1592_reg__0_n_96),
        .O(b_inferred_i_14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_15
       (.I0(p_1_in[46]),
        .I1(tmp5_reg_1592_reg__0_n_97),
        .O(b_inferred_i_15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_16
       (.I0(p_1_in[45]),
        .I1(tmp5_reg_1592_reg__0_n_98),
        .O(b_inferred_i_16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_17
       (.I0(p_1_in[44]),
        .I1(tmp5_reg_1592_reg__0_n_99),
        .O(b_inferred_i_17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_18
       (.I0(p_1_in[43]),
        .I1(tmp5_reg_1592_reg__0_n_100),
        .O(b_inferred_i_18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_19
       (.I0(p_1_in[42]),
        .I1(tmp5_reg_1592_reg__0_n_101),
        .O(b_inferred_i_19_n_4));
  CARRY4 b_inferred_i_2
       (.CI(b_inferred_i_3_n_4),
        .CO({b_inferred_i_2_n_4,b_inferred_i_2_n_5,b_inferred_i_2_n_6,b_inferred_i_2_n_7}),
        .CYINIT(1'b0),
        .DI(p_1_in[47:44]),
        .O(tmp5_reg_1592_reg__1__0[47:44]),
        .S({b_inferred_i_14_n_4,b_inferred_i_15_n_4,b_inferred_i_16_n_4,b_inferred_i_17_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_20
       (.I0(p_1_in[41]),
        .I1(tmp5_reg_1592_reg__0_n_102),
        .O(b_inferred_i_20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_21
       (.I0(p_1_in[40]),
        .I1(tmp5_reg_1592_reg__0_n_103),
        .O(b_inferred_i_21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_22
       (.I0(p_1_in[39]),
        .I1(tmp5_reg_1592_reg__0_n_104),
        .O(b_inferred_i_22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_23
       (.I0(p_1_in[38]),
        .I1(tmp5_reg_1592_reg__0_n_105),
        .O(b_inferred_i_23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_24
       (.I0(p_1_in[37]),
        .I1(tmp5_reg_1592_reg__0_n_106),
        .O(b_inferred_i_24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_25
       (.I0(p_1_in[36]),
        .I1(tmp5_reg_1592_reg__0_n_107),
        .O(b_inferred_i_25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_26
       (.I0(p_1_in[35]),
        .I1(tmp5_reg_1592_reg__0_n_108),
        .O(b_inferred_i_26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_27
       (.I0(p_1_in[34]),
        .I1(tmp5_reg_1592_reg__0_n_109),
        .O(b_inferred_i_27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_28
       (.I0(p_1_in[33]),
        .I1(tmp5_reg_1592_reg__3[16]),
        .O(b_inferred_i_28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_29
       (.I0(p_1_in[32]),
        .I1(tmp5_reg_1592_reg__3[15]),
        .O(b_inferred_i_29_n_4));
  CARRY4 b_inferred_i_3
       (.CI(b_inferred_i_4_n_4),
        .CO({b_inferred_i_3_n_4,b_inferred_i_3_n_5,b_inferred_i_3_n_6,b_inferred_i_3_n_7}),
        .CYINIT(1'b0),
        .DI(p_1_in[43:40]),
        .O(tmp5_reg_1592_reg__1__0[43:40]),
        .S({b_inferred_i_18_n_4,b_inferred_i_19_n_4,b_inferred_i_20_n_4,b_inferred_i_21_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_30
       (.I0(p_1_in[31]),
        .I1(tmp5_reg_1592_reg__3[14]),
        .O(b_inferred_i_30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_31
       (.I0(p_1_in[30]),
        .I1(tmp5_reg_1592_reg__3[13]),
        .O(b_inferred_i_31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_32
       (.I0(p_1_in[29]),
        .I1(tmp5_reg_1592_reg__3[12]),
        .O(b_inferred_i_32_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_33
       (.I0(p_1_in[28]),
        .I1(tmp5_reg_1592_reg__3[11]),
        .O(b_inferred_i_33_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_34
       (.I0(p_1_in[27]),
        .I1(tmp5_reg_1592_reg__3[10]),
        .O(b_inferred_i_34_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_35
       (.I0(p_1_in[26]),
        .I1(tmp5_reg_1592_reg__3[9]),
        .O(b_inferred_i_35_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_36
       (.I0(p_1_in[25]),
        .I1(tmp5_reg_1592_reg__3[8]),
        .O(b_inferred_i_36_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_37
       (.I0(p_1_in[24]),
        .I1(tmp5_reg_1592_reg__3[7]),
        .O(b_inferred_i_37_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_38
       (.I0(p_1_in[23]),
        .I1(tmp5_reg_1592_reg__3[6]),
        .O(b_inferred_i_38_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_39
       (.I0(p_1_in[22]),
        .I1(tmp5_reg_1592_reg__3[5]),
        .O(b_inferred_i_39_n_4));
  CARRY4 b_inferred_i_4
       (.CI(b_inferred_i_5_n_4),
        .CO({b_inferred_i_4_n_4,b_inferred_i_4_n_5,b_inferred_i_4_n_6,b_inferred_i_4_n_7}),
        .CYINIT(1'b0),
        .DI(p_1_in[39:36]),
        .O(tmp5_reg_1592_reg__1__0[39:36]),
        .S({b_inferred_i_22_n_4,b_inferred_i_23_n_4,b_inferred_i_24_n_4,b_inferred_i_25_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_40
       (.I0(p_1_in[21]),
        .I1(tmp5_reg_1592_reg__3[4]),
        .O(b_inferred_i_40_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_41
       (.I0(p_1_in[20]),
        .I1(tmp5_reg_1592_reg__3[3]),
        .O(b_inferred_i_41_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_42
       (.I0(p_1_in[19]),
        .I1(tmp5_reg_1592_reg__3[2]),
        .O(b_inferred_i_42_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_43
       (.I0(p_1_in[18]),
        .I1(tmp5_reg_1592_reg__3[1]),
        .O(b_inferred_i_43_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    b_inferred_i_44
       (.I0(p_1_in[17]),
        .I1(tmp5_reg_1592_reg__3[0]),
        .O(b_inferred_i_44_n_4));
  CARRY4 b_inferred_i_5
       (.CI(b_inferred_i_6_n_4),
        .CO({b_inferred_i_5_n_4,b_inferred_i_5_n_5,b_inferred_i_5_n_6,b_inferred_i_5_n_7}),
        .CYINIT(1'b0),
        .DI(p_1_in[35:32]),
        .O(tmp5_reg_1592_reg__1__0[35:32]),
        .S({b_inferred_i_26_n_4,b_inferred_i_27_n_4,b_inferred_i_28_n_4,b_inferred_i_29_n_4}));
  CARRY4 b_inferred_i_6
       (.CI(b_inferred_i_7_n_4),
        .CO({b_inferred_i_6_n_4,b_inferred_i_6_n_5,b_inferred_i_6_n_6,b_inferred_i_6_n_7}),
        .CYINIT(1'b0),
        .DI(p_1_in[31:28]),
        .O(tmp5_reg_1592_reg__1__0[31:28]),
        .S({b_inferred_i_30_n_4,b_inferred_i_31_n_4,b_inferred_i_32_n_4,b_inferred_i_33_n_4}));
  CARRY4 b_inferred_i_7
       (.CI(b_inferred_i_8_n_4),
        .CO({b_inferred_i_7_n_4,b_inferred_i_7_n_5,b_inferred_i_7_n_6,b_inferred_i_7_n_7}),
        .CYINIT(1'b0),
        .DI(p_1_in[27:24]),
        .O(tmp5_reg_1592_reg__1__0[27:24]),
        .S({b_inferred_i_34_n_4,b_inferred_i_35_n_4,b_inferred_i_36_n_4,b_inferred_i_37_n_4}));
  CARRY4 b_inferred_i_8
       (.CI(b_inferred_i_9_n_4),
        .CO({b_inferred_i_8_n_4,b_inferred_i_8_n_5,b_inferred_i_8_n_6,b_inferred_i_8_n_7}),
        .CYINIT(1'b0),
        .DI(p_1_in[23:20]),
        .O(tmp5_reg_1592_reg__1__0[23:20]),
        .S({b_inferred_i_38_n_4,b_inferred_i_39_n_4,b_inferred_i_40_n_4,b_inferred_i_41_n_4}));
  CARRY4 b_inferred_i_9
       (.CI(1'b0),
        .CO({b_inferred_i_9_n_4,b_inferred_i_9_n_5,b_inferred_i_9_n_6,b_inferred_i_9_n_7}),
        .CYINIT(1'b0),
        .DI({p_1_in[19:17],1'b0}),
        .O(tmp5_reg_1592_reg__1__0[19:16]),
        .S({b_inferred_i_42_n_4,b_inferred_i_43_n_4,b_inferred_i_44_n_4,p_1_in[16]}));
  FDRE \black_grays_V_reg_1528_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[0]),
        .Q(black_grays_V_reg_1528[0]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[10]),
        .Q(black_grays_V_reg_1528[10]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[11]),
        .Q(black_grays_V_reg_1528[11]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[12]),
        .Q(black_grays_V_reg_1528[12]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[13]),
        .Q(black_grays_V_reg_1528[13]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[14]),
        .Q(black_grays_V_reg_1528[14]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[15]),
        .Q(black_grays_V_reg_1528[15]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[16]),
        .Q(black_grays_V_reg_1528[16]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[17]),
        .Q(black_grays_V_reg_1528[17]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[18]),
        .Q(black_grays_V_reg_1528[18]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[19]),
        .Q(black_grays_V_reg_1528[19]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[1]),
        .Q(black_grays_V_reg_1528[1]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[20]),
        .Q(black_grays_V_reg_1528[20]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[21]),
        .Q(black_grays_V_reg_1528[21]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[22]),
        .Q(black_grays_V_reg_1528[22]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[23]),
        .Q(black_grays_V_reg_1528[23]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[24]),
        .Q(black_grays_V_reg_1528[24]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[25]),
        .Q(black_grays_V_reg_1528[25]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[26]),
        .Q(black_grays_V_reg_1528[26]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[27]),
        .Q(black_grays_V_reg_1528[27]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[2]),
        .Q(black_grays_V_reg_1528[2]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[3]),
        .Q(black_grays_V_reg_1528[3]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[4]),
        .Q(black_grays_V_reg_1528[4]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[5]),
        .Q(black_grays_V_reg_1528[5]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[6]),
        .Q(black_grays_V_reg_1528[6]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[7]),
        .Q(black_grays_V_reg_1528[7]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[8]),
        .Q(black_grays_V_reg_1528[8]),
        .R(1'b0));
  FDRE \black_grays_V_reg_1528_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_grays_V_fu_1084_p2[9]),
        .Q(black_grays_V_reg_1528[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h26002626)) 
    \col_assign_reg_421[0]_i_1 
       (.I0(col_assign_reg_421[0]),
        .I1(ap_CS_fsm_state9),
        .I2(col_assign_reg_421[1]),
        .I3(tmp_5_i_fu_535_p2),
        .I4(ap_CS_fsm_state3),
        .O(\col_assign_reg_421[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h6A006A6A)) 
    \col_assign_reg_421[1]_i_1 
       (.I0(col_assign_reg_421[1]),
        .I1(col_assign_reg_421[0]),
        .I2(ap_CS_fsm_state9),
        .I3(tmp_5_i_fu_535_p2),
        .I4(ap_CS_fsm_state3),
        .O(\col_assign_reg_421[1]_i_1_n_4 ));
  FDRE \col_assign_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\col_assign_reg_421[0]_i_1_n_4 ),
        .Q(col_assign_reg_421[0]),
        .R(1'b0));
  FDRE \col_assign_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\col_assign_reg_421[1]_i_1_n_4 ),
        .Q(col_assign_reg_421[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \delta_max_V_fu_254[33]_i_1 
       (.I0(ap_NS_fsm[10]),
        .I1(ap_CS_fsm_state59),
        .I2(tmp_32_i_fu_1210_p2),
        .O(delta_max_V_fu_254));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_10 
       (.I0(delta_temp_V_reg_1597[27]),
        .I1(\delta_max_V_fu_254_reg_n_4_[27] ),
        .I2(delta_temp_V_reg_1597[26]),
        .I3(\delta_max_V_fu_254_reg_n_4_[26] ),
        .O(\delta_max_V_fu_254[33]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_11 
       (.I0(delta_temp_V_reg_1597[25]),
        .I1(\delta_max_V_fu_254_reg_n_4_[25] ),
        .I2(delta_temp_V_reg_1597[24]),
        .I3(\delta_max_V_fu_254_reg_n_4_[24] ),
        .O(\delta_max_V_fu_254[33]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_12 
       (.I0(\delta_max_V_fu_254_reg_n_4_[31] ),
        .I1(delta_temp_V_reg_1597[31]),
        .I2(\delta_max_V_fu_254_reg_n_4_[30] ),
        .I3(delta_temp_V_reg_1597[30]),
        .O(\delta_max_V_fu_254[33]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_13 
       (.I0(\delta_max_V_fu_254_reg_n_4_[29] ),
        .I1(delta_temp_V_reg_1597[29]),
        .I2(\delta_max_V_fu_254_reg_n_4_[28] ),
        .I3(delta_temp_V_reg_1597[28]),
        .O(\delta_max_V_fu_254[33]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_14 
       (.I0(\delta_max_V_fu_254_reg_n_4_[27] ),
        .I1(delta_temp_V_reg_1597[27]),
        .I2(\delta_max_V_fu_254_reg_n_4_[26] ),
        .I3(delta_temp_V_reg_1597[26]),
        .O(\delta_max_V_fu_254[33]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_15 
       (.I0(\delta_max_V_fu_254_reg_n_4_[25] ),
        .I1(delta_temp_V_reg_1597[25]),
        .I2(\delta_max_V_fu_254_reg_n_4_[24] ),
        .I3(delta_temp_V_reg_1597[24]),
        .O(\delta_max_V_fu_254[33]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_17 
       (.I0(delta_temp_V_reg_1597[23]),
        .I1(\delta_max_V_fu_254_reg_n_4_[23] ),
        .I2(delta_temp_V_reg_1597[22]),
        .I3(\delta_max_V_fu_254_reg_n_4_[22] ),
        .O(\delta_max_V_fu_254[33]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_18 
       (.I0(delta_temp_V_reg_1597[21]),
        .I1(\delta_max_V_fu_254_reg_n_4_[21] ),
        .I2(delta_temp_V_reg_1597[20]),
        .I3(\delta_max_V_fu_254_reg_n_4_[20] ),
        .O(\delta_max_V_fu_254[33]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_19 
       (.I0(delta_temp_V_reg_1597[19]),
        .I1(\delta_max_V_fu_254_reg_n_4_[19] ),
        .I2(delta_temp_V_reg_1597[18]),
        .I3(\delta_max_V_fu_254_reg_n_4_[18] ),
        .O(\delta_max_V_fu_254[33]_i_19_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delta_max_V_fu_254[33]_i_2 
       (.I0(tmp_32_i_fu_1210_p2),
        .I1(ap_CS_fsm_state59),
        .O(delta_max_V_fu_2540));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_20 
       (.I0(delta_temp_V_reg_1597[17]),
        .I1(\delta_max_V_fu_254_reg_n_4_[17] ),
        .I2(delta_temp_V_reg_1597[16]),
        .I3(\delta_max_V_fu_254_reg_n_4_[16] ),
        .O(\delta_max_V_fu_254[33]_i_20_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_21 
       (.I0(\delta_max_V_fu_254_reg_n_4_[23] ),
        .I1(delta_temp_V_reg_1597[23]),
        .I2(\delta_max_V_fu_254_reg_n_4_[22] ),
        .I3(delta_temp_V_reg_1597[22]),
        .O(\delta_max_V_fu_254[33]_i_21_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_22 
       (.I0(\delta_max_V_fu_254_reg_n_4_[21] ),
        .I1(delta_temp_V_reg_1597[21]),
        .I2(\delta_max_V_fu_254_reg_n_4_[20] ),
        .I3(delta_temp_V_reg_1597[20]),
        .O(\delta_max_V_fu_254[33]_i_22_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_23 
       (.I0(\delta_max_V_fu_254_reg_n_4_[19] ),
        .I1(delta_temp_V_reg_1597[19]),
        .I2(\delta_max_V_fu_254_reg_n_4_[18] ),
        .I3(delta_temp_V_reg_1597[18]),
        .O(\delta_max_V_fu_254[33]_i_23_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_24 
       (.I0(\delta_max_V_fu_254_reg_n_4_[17] ),
        .I1(delta_temp_V_reg_1597[17]),
        .I2(\delta_max_V_fu_254_reg_n_4_[16] ),
        .I3(delta_temp_V_reg_1597[16]),
        .O(\delta_max_V_fu_254[33]_i_24_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_26 
       (.I0(delta_temp_V_reg_1597[15]),
        .I1(\delta_max_V_fu_254_reg_n_4_[15] ),
        .I2(delta_temp_V_reg_1597[14]),
        .I3(\delta_max_V_fu_254_reg_n_4_[14] ),
        .O(\delta_max_V_fu_254[33]_i_26_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_27 
       (.I0(delta_temp_V_reg_1597[13]),
        .I1(\delta_max_V_fu_254_reg_n_4_[13] ),
        .I2(delta_temp_V_reg_1597[12]),
        .I3(\delta_max_V_fu_254_reg_n_4_[12] ),
        .O(\delta_max_V_fu_254[33]_i_27_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_28 
       (.I0(delta_temp_V_reg_1597[11]),
        .I1(\delta_max_V_fu_254_reg_n_4_[11] ),
        .I2(delta_temp_V_reg_1597[10]),
        .I3(\delta_max_V_fu_254_reg_n_4_[10] ),
        .O(\delta_max_V_fu_254[33]_i_28_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_29 
       (.I0(delta_temp_V_reg_1597[9]),
        .I1(\delta_max_V_fu_254_reg_n_4_[9] ),
        .I2(delta_temp_V_reg_1597[8]),
        .I3(\delta_max_V_fu_254_reg_n_4_[8] ),
        .O(\delta_max_V_fu_254[33]_i_29_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_30 
       (.I0(\delta_max_V_fu_254_reg_n_4_[15] ),
        .I1(delta_temp_V_reg_1597[15]),
        .I2(\delta_max_V_fu_254_reg_n_4_[14] ),
        .I3(delta_temp_V_reg_1597[14]),
        .O(\delta_max_V_fu_254[33]_i_30_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_31 
       (.I0(\delta_max_V_fu_254_reg_n_4_[13] ),
        .I1(delta_temp_V_reg_1597[13]),
        .I2(\delta_max_V_fu_254_reg_n_4_[12] ),
        .I3(delta_temp_V_reg_1597[12]),
        .O(\delta_max_V_fu_254[33]_i_31_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_32 
       (.I0(\delta_max_V_fu_254_reg_n_4_[11] ),
        .I1(delta_temp_V_reg_1597[11]),
        .I2(\delta_max_V_fu_254_reg_n_4_[10] ),
        .I3(delta_temp_V_reg_1597[10]),
        .O(\delta_max_V_fu_254[33]_i_32_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_33 
       (.I0(\delta_max_V_fu_254_reg_n_4_[9] ),
        .I1(delta_temp_V_reg_1597[9]),
        .I2(\delta_max_V_fu_254_reg_n_4_[8] ),
        .I3(delta_temp_V_reg_1597[8]),
        .O(\delta_max_V_fu_254[33]_i_33_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_34 
       (.I0(delta_temp_V_reg_1597[7]),
        .I1(\delta_max_V_fu_254_reg_n_4_[7] ),
        .I2(delta_temp_V_reg_1597[6]),
        .I3(\delta_max_V_fu_254_reg_n_4_[6] ),
        .O(\delta_max_V_fu_254[33]_i_34_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_35 
       (.I0(delta_temp_V_reg_1597[5]),
        .I1(\delta_max_V_fu_254_reg_n_4_[5] ),
        .I2(delta_temp_V_reg_1597[4]),
        .I3(\delta_max_V_fu_254_reg_n_4_[4] ),
        .O(\delta_max_V_fu_254[33]_i_35_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_36 
       (.I0(delta_temp_V_reg_1597[3]),
        .I1(\delta_max_V_fu_254_reg_n_4_[3] ),
        .I2(delta_temp_V_reg_1597[2]),
        .I3(\delta_max_V_fu_254_reg_n_4_[2] ),
        .O(\delta_max_V_fu_254[33]_i_36_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_37 
       (.I0(delta_temp_V_reg_1597[1]),
        .I1(\delta_max_V_fu_254_reg_n_4_[1] ),
        .I2(delta_temp_V_reg_1597[0]),
        .I3(\delta_max_V_fu_254_reg_n_4_[0] ),
        .O(\delta_max_V_fu_254[33]_i_37_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_38 
       (.I0(\delta_max_V_fu_254_reg_n_4_[7] ),
        .I1(delta_temp_V_reg_1597[7]),
        .I2(\delta_max_V_fu_254_reg_n_4_[6] ),
        .I3(delta_temp_V_reg_1597[6]),
        .O(\delta_max_V_fu_254[33]_i_38_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_39 
       (.I0(\delta_max_V_fu_254_reg_n_4_[5] ),
        .I1(delta_temp_V_reg_1597[5]),
        .I2(\delta_max_V_fu_254_reg_n_4_[4] ),
        .I3(delta_temp_V_reg_1597[4]),
        .O(\delta_max_V_fu_254[33]_i_39_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_40 
       (.I0(\delta_max_V_fu_254_reg_n_4_[3] ),
        .I1(delta_temp_V_reg_1597[3]),
        .I2(\delta_max_V_fu_254_reg_n_4_[2] ),
        .I3(delta_temp_V_reg_1597[2]),
        .O(\delta_max_V_fu_254[33]_i_40_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_41 
       (.I0(\delta_max_V_fu_254_reg_n_4_[1] ),
        .I1(delta_temp_V_reg_1597[1]),
        .I2(\delta_max_V_fu_254_reg_n_4_[0] ),
        .I3(delta_temp_V_reg_1597[0]),
        .O(\delta_max_V_fu_254[33]_i_41_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_5 
       (.I0(delta_temp_V_reg_1597[33]),
        .I1(\delta_max_V_fu_254_reg_n_4_[33] ),
        .I2(delta_temp_V_reg_1597[32]),
        .I3(\delta_max_V_fu_254_reg_n_4_[32] ),
        .O(\delta_max_V_fu_254[33]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \delta_max_V_fu_254[33]_i_6 
       (.I0(\delta_max_V_fu_254_reg_n_4_[33] ),
        .I1(delta_temp_V_reg_1597[33]),
        .I2(\delta_max_V_fu_254_reg_n_4_[32] ),
        .I3(delta_temp_V_reg_1597[32]),
        .O(\delta_max_V_fu_254[33]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_8 
       (.I0(delta_temp_V_reg_1597[31]),
        .I1(\delta_max_V_fu_254_reg_n_4_[31] ),
        .I2(delta_temp_V_reg_1597[30]),
        .I3(\delta_max_V_fu_254_reg_n_4_[30] ),
        .O(\delta_max_V_fu_254[33]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \delta_max_V_fu_254[33]_i_9 
       (.I0(delta_temp_V_reg_1597[29]),
        .I1(\delta_max_V_fu_254_reg_n_4_[29] ),
        .I2(delta_temp_V_reg_1597[28]),
        .I3(\delta_max_V_fu_254_reg_n_4_[28] ),
        .O(\delta_max_V_fu_254[33]_i_9_n_4 ));
  FDRE \delta_max_V_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[0]),
        .Q(\delta_max_V_fu_254_reg_n_4_[0] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[10] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[10]),
        .Q(\delta_max_V_fu_254_reg_n_4_[10] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[11] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[11]),
        .Q(\delta_max_V_fu_254_reg_n_4_[11] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[12] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[12]),
        .Q(\delta_max_V_fu_254_reg_n_4_[12] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[13] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[13]),
        .Q(\delta_max_V_fu_254_reg_n_4_[13] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[14] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[14]),
        .Q(\delta_max_V_fu_254_reg_n_4_[14] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[15] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[15]),
        .Q(\delta_max_V_fu_254_reg_n_4_[15] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[16] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[16]),
        .Q(\delta_max_V_fu_254_reg_n_4_[16] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[17] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[17]),
        .Q(\delta_max_V_fu_254_reg_n_4_[17] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[18] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[18]),
        .Q(\delta_max_V_fu_254_reg_n_4_[18] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[19] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[19]),
        .Q(\delta_max_V_fu_254_reg_n_4_[19] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[1]),
        .Q(\delta_max_V_fu_254_reg_n_4_[1] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[20] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[20]),
        .Q(\delta_max_V_fu_254_reg_n_4_[20] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[21] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[21]),
        .Q(\delta_max_V_fu_254_reg_n_4_[21] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[22] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[22]),
        .Q(\delta_max_V_fu_254_reg_n_4_[22] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[23] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[23]),
        .Q(\delta_max_V_fu_254_reg_n_4_[23] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[24] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[24]),
        .Q(\delta_max_V_fu_254_reg_n_4_[24] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[25] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[25]),
        .Q(\delta_max_V_fu_254_reg_n_4_[25] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[26] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[26]),
        .Q(\delta_max_V_fu_254_reg_n_4_[26] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[27] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[27]),
        .Q(\delta_max_V_fu_254_reg_n_4_[27] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[28] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[28]),
        .Q(\delta_max_V_fu_254_reg_n_4_[28] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[29] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[29]),
        .Q(\delta_max_V_fu_254_reg_n_4_[29] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[2]),
        .Q(\delta_max_V_fu_254_reg_n_4_[2] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[30] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[30]),
        .Q(\delta_max_V_fu_254_reg_n_4_[30] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[31] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[31]),
        .Q(\delta_max_V_fu_254_reg_n_4_[31] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[32] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[32]),
        .Q(\delta_max_V_fu_254_reg_n_4_[32] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[33] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[33]),
        .Q(\delta_max_V_fu_254_reg_n_4_[33] ),
        .R(delta_max_V_fu_254));
  CARRY4 \delta_max_V_fu_254_reg[33]_i_16 
       (.CI(\delta_max_V_fu_254_reg[33]_i_25_n_4 ),
        .CO({\delta_max_V_fu_254_reg[33]_i_16_n_4 ,\delta_max_V_fu_254_reg[33]_i_16_n_5 ,\delta_max_V_fu_254_reg[33]_i_16_n_6 ,\delta_max_V_fu_254_reg[33]_i_16_n_7 }),
        .CYINIT(1'b0),
        .DI({\delta_max_V_fu_254[33]_i_26_n_4 ,\delta_max_V_fu_254[33]_i_27_n_4 ,\delta_max_V_fu_254[33]_i_28_n_4 ,\delta_max_V_fu_254[33]_i_29_n_4 }),
        .O(\NLW_delta_max_V_fu_254_reg[33]_i_16_O_UNCONNECTED [3:0]),
        .S({\delta_max_V_fu_254[33]_i_30_n_4 ,\delta_max_V_fu_254[33]_i_31_n_4 ,\delta_max_V_fu_254[33]_i_32_n_4 ,\delta_max_V_fu_254[33]_i_33_n_4 }));
  CARRY4 \delta_max_V_fu_254_reg[33]_i_25 
       (.CI(1'b0),
        .CO({\delta_max_V_fu_254_reg[33]_i_25_n_4 ,\delta_max_V_fu_254_reg[33]_i_25_n_5 ,\delta_max_V_fu_254_reg[33]_i_25_n_6 ,\delta_max_V_fu_254_reg[33]_i_25_n_7 }),
        .CYINIT(1'b0),
        .DI({\delta_max_V_fu_254[33]_i_34_n_4 ,\delta_max_V_fu_254[33]_i_35_n_4 ,\delta_max_V_fu_254[33]_i_36_n_4 ,\delta_max_V_fu_254[33]_i_37_n_4 }),
        .O(\NLW_delta_max_V_fu_254_reg[33]_i_25_O_UNCONNECTED [3:0]),
        .S({\delta_max_V_fu_254[33]_i_38_n_4 ,\delta_max_V_fu_254[33]_i_39_n_4 ,\delta_max_V_fu_254[33]_i_40_n_4 ,\delta_max_V_fu_254[33]_i_41_n_4 }));
  CARRY4 \delta_max_V_fu_254_reg[33]_i_3 
       (.CI(\delta_max_V_fu_254_reg[33]_i_4_n_4 ),
        .CO({\NLW_delta_max_V_fu_254_reg[33]_i_3_CO_UNCONNECTED [3:1],tmp_32_i_fu_1210_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\delta_max_V_fu_254[33]_i_5_n_4 }),
        .O(\NLW_delta_max_V_fu_254_reg[33]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\delta_max_V_fu_254[33]_i_6_n_4 }));
  CARRY4 \delta_max_V_fu_254_reg[33]_i_4 
       (.CI(\delta_max_V_fu_254_reg[33]_i_7_n_4 ),
        .CO({\delta_max_V_fu_254_reg[33]_i_4_n_4 ,\delta_max_V_fu_254_reg[33]_i_4_n_5 ,\delta_max_V_fu_254_reg[33]_i_4_n_6 ,\delta_max_V_fu_254_reg[33]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\delta_max_V_fu_254[33]_i_8_n_4 ,\delta_max_V_fu_254[33]_i_9_n_4 ,\delta_max_V_fu_254[33]_i_10_n_4 ,\delta_max_V_fu_254[33]_i_11_n_4 }),
        .O(\NLW_delta_max_V_fu_254_reg[33]_i_4_O_UNCONNECTED [3:0]),
        .S({\delta_max_V_fu_254[33]_i_12_n_4 ,\delta_max_V_fu_254[33]_i_13_n_4 ,\delta_max_V_fu_254[33]_i_14_n_4 ,\delta_max_V_fu_254[33]_i_15_n_4 }));
  CARRY4 \delta_max_V_fu_254_reg[33]_i_7 
       (.CI(\delta_max_V_fu_254_reg[33]_i_16_n_4 ),
        .CO({\delta_max_V_fu_254_reg[33]_i_7_n_4 ,\delta_max_V_fu_254_reg[33]_i_7_n_5 ,\delta_max_V_fu_254_reg[33]_i_7_n_6 ,\delta_max_V_fu_254_reg[33]_i_7_n_7 }),
        .CYINIT(1'b0),
        .DI({\delta_max_V_fu_254[33]_i_17_n_4 ,\delta_max_V_fu_254[33]_i_18_n_4 ,\delta_max_V_fu_254[33]_i_19_n_4 ,\delta_max_V_fu_254[33]_i_20_n_4 }),
        .O(\NLW_delta_max_V_fu_254_reg[33]_i_7_O_UNCONNECTED [3:0]),
        .S({\delta_max_V_fu_254[33]_i_21_n_4 ,\delta_max_V_fu_254[33]_i_22_n_4 ,\delta_max_V_fu_254[33]_i_23_n_4 ,\delta_max_V_fu_254[33]_i_24_n_4 }));
  FDRE \delta_max_V_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[3]),
        .Q(\delta_max_V_fu_254_reg_n_4_[3] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[4]),
        .Q(\delta_max_V_fu_254_reg_n_4_[4] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[5]),
        .Q(\delta_max_V_fu_254_reg_n_4_[5] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[6]),
        .Q(\delta_max_V_fu_254_reg_n_4_[6] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[7]),
        .Q(\delta_max_V_fu_254_reg_n_4_[7] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[8] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[8]),
        .Q(\delta_max_V_fu_254_reg_n_4_[8] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_max_V_fu_254_reg[9] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(delta_temp_V_reg_1597[9]),
        .Q(\delta_max_V_fu_254_reg_n_4_[9] ),
        .R(delta_max_V_fu_254));
  FDRE \delta_temp_V_reg_1597_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_37),
        .Q(delta_temp_V_reg_1597[0]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_27),
        .Q(delta_temp_V_reg_1597[10]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_26),
        .Q(delta_temp_V_reg_1597[11]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_25),
        .Q(delta_temp_V_reg_1597[12]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_24),
        .Q(delta_temp_V_reg_1597[13]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_23),
        .Q(delta_temp_V_reg_1597[14]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[15]),
        .Q(delta_temp_V_reg_1597[15]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[16]),
        .Q(delta_temp_V_reg_1597[16]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[17]),
        .Q(delta_temp_V_reg_1597[17]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[18]),
        .Q(delta_temp_V_reg_1597[18]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[19]),
        .Q(delta_temp_V_reg_1597[19]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_36),
        .Q(delta_temp_V_reg_1597[1]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[20]),
        .Q(delta_temp_V_reg_1597[20]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[21]),
        .Q(delta_temp_V_reg_1597[21]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[22]),
        .Q(delta_temp_V_reg_1597[22]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[23]),
        .Q(delta_temp_V_reg_1597[23]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[24]),
        .Q(delta_temp_V_reg_1597[24]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[25]),
        .Q(delta_temp_V_reg_1597[25]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[26]),
        .Q(delta_temp_V_reg_1597[26]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[27]),
        .Q(delta_temp_V_reg_1597[27]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[28]),
        .Q(delta_temp_V_reg_1597[28]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[29]),
        .Q(delta_temp_V_reg_1597[29]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_35),
        .Q(delta_temp_V_reg_1597[2]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[30]),
        .Q(delta_temp_V_reg_1597[30]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[31]),
        .Q(delta_temp_V_reg_1597[31]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[32]),
        .Q(delta_temp_V_reg_1597[32]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(p_0_in[33]),
        .Q(delta_temp_V_reg_1597[33]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_34),
        .Q(delta_temp_V_reg_1597[3]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_33),
        .Q(delta_temp_V_reg_1597[4]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_32),
        .Q(delta_temp_V_reg_1597[5]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_31),
        .Q(delta_temp_V_reg_1597[6]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_30),
        .Q(delta_temp_V_reg_1597[7]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_29),
        .Q(delta_temp_V_reg_1597[8]),
        .R(1'b0));
  FDRE \delta_temp_V_reg_1597_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(hls_ocr_mul_52s_5fYi_U18_n_28),
        .Q(delta_temp_V_reg_1597[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \f_op_V_1_reg_1536[19]_i_1 
       (.I0(front_pixs_V_U_n_27),
        .I1(ap_CS_fsm_state16),
        .O(f_op_V_1_reg_1536));
  FDSE \f_op_V_1_reg_1536_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[0]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[0] ),
        .S(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[10]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[10] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[11]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[11] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[12]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[12] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[13]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[13] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[14]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[14] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[15]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[15] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[16]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[16] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[17]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[17] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[18]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[18] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[19]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[19] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[1]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[1] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[2]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[2] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[3]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[3] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[4]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[4] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[5]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[5] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[6]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[6] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[7]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[7] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[8]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[8] ),
        .R(f_op_V_1_reg_1536));
  FDRE \f_op_V_1_reg_1536_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(black_pixs_V_fu_1079_p2[9]),
        .Q(\f_op_V_1_reg_1536_reg_n_4_[9] ),
        .R(f_op_V_1_reg_1536));
  hls_ocr_0_hls_otsu_front_grcud front_grays_V_U
       (.D(front_grays_V_q0),
        .O185(black_grays_V_fu_1084_p2),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .WEA(front_grays_V_we0),
        .ap_clk(ap_clk),
        .front_grays_V_d0(front_grays_V_d0),
        .\front_grays_V_load_reg_1495_reg[27] (front_grays_V_load_reg_1495),
        .front_grays_tmp_V_1_fu_2460(front_grays_tmp_V_1_fu_2460),
        .tmp_15_i_reg_1491(tmp_15_i_reg_1491),
        .\tmp_2_i_reg_1463_reg[7] (tmp_2_i_reg_1463_reg__0),
        .\val_assign_reg_444_reg[7] ({\val_assign_reg_444_reg_n_4_[7] ,\val_assign_reg_444_reg_n_4_[6] ,\val_assign_reg_444_reg_n_4_[5] ,\val_assign_reg_444_reg_n_4_[4] ,\val_assign_reg_444_reg_n_4_[3] ,\val_assign_reg_444_reg_n_4_[2] ,\val_assign_reg_444_reg_n_4_[1] ,\val_assign_reg_444_reg_n_4_[0] }));
  FDRE \front_grays_V_load_reg_1495_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[0]),
        .Q(front_grays_V_load_reg_1495[0]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[10]),
        .Q(front_grays_V_load_reg_1495[10]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[11]),
        .Q(front_grays_V_load_reg_1495[11]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[12]),
        .Q(front_grays_V_load_reg_1495[12]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[13]),
        .Q(front_grays_V_load_reg_1495[13]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[14]),
        .Q(front_grays_V_load_reg_1495[14]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[15]),
        .Q(front_grays_V_load_reg_1495[15]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[16]),
        .Q(front_grays_V_load_reg_1495[16]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[17]),
        .Q(front_grays_V_load_reg_1495[17]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[18]),
        .Q(front_grays_V_load_reg_1495[18]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[19]),
        .Q(front_grays_V_load_reg_1495[19]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[1]),
        .Q(front_grays_V_load_reg_1495[1]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[20]),
        .Q(front_grays_V_load_reg_1495[20]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[21]),
        .Q(front_grays_V_load_reg_1495[21]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[22]),
        .Q(front_grays_V_load_reg_1495[22]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[23]),
        .Q(front_grays_V_load_reg_1495[23]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[24]),
        .Q(front_grays_V_load_reg_1495[24]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[25]),
        .Q(front_grays_V_load_reg_1495[25]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[26]),
        .Q(front_grays_V_load_reg_1495[26]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[27]),
        .Q(front_grays_V_load_reg_1495[27]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[2]),
        .Q(front_grays_V_load_reg_1495[2]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[3]),
        .Q(front_grays_V_load_reg_1495[3]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[4]),
        .Q(front_grays_V_load_reg_1495[4]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[5]),
        .Q(front_grays_V_load_reg_1495[5]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[6]),
        .Q(front_grays_V_load_reg_1495[6]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[7]),
        .Q(front_grays_V_load_reg_1495[7]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[8]),
        .Q(front_grays_V_load_reg_1495[8]),
        .R(1'b0));
  FDRE \front_grays_V_load_reg_1495_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(front_grays_V_q0[9]),
        .Q(front_grays_V_load_reg_1495[9]),
        .R(1'b0));
  hls_ocr_0_hls_otsu_front_pibkb front_pixs_V_U
       (.CO(front_pixs_V_U_n_27),
        .D(black_pixs_V_fu_1079_p2),
        .Q(front_pixs_V_addr_2_reg_1513),
        .\ap_CS_fsm_reg[13] ({grp_fu_1118_ap_start,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state12}),
        .ap_clk(ap_clk),
        .front_grays_tmp_V_1_fu_2460(front_grays_tmp_V_1_fu_2460),
        .front_pixs_V_d0__0(front_pixs_V_d0__0),
        .front_pixs_V_q0(front_pixs_V_q0),
        .\front_pixs_tmp_V_1_fu_250_reg[19] (front_pixs_V_U_n_26),
        .\i_op_assign_reg_432_reg[8] ({\i_op_assign_reg_432_reg_n_4_[8] ,\i_op_assign_reg_432_reg_n_4_[7] ,\i_op_assign_reg_432_reg_n_4_[6] ,\i_op_assign_reg_432_reg_n_4_[5] ,\i_op_assign_reg_432_reg_n_4_[4] ,\i_op_assign_reg_432_reg_n_4_[3] ,\i_op_assign_reg_432_reg_n_4_[2] ,\i_op_assign_reg_432_reg_n_4_[1] ,\i_op_assign_reg_432_reg_n_4_[0] }),
        .ram_reg(front_pixs_V_U_n_24),
        .\tmp_2_i_reg_1463_reg[7] (tmp_2_i_reg_1463_reg__0),
        .\total_pixs_V_reg_1438_reg[19] (total_pixs_V_reg_1438),
        .\val_assign_reg_444_reg[7] ({\val_assign_reg_444_reg_n_4_[7] ,\val_assign_reg_444_reg_n_4_[6] ,\val_assign_reg_444_reg_n_4_[5] ,\val_assign_reg_444_reg_n_4_[4] ,\val_assign_reg_444_reg_n_4_[3] ,\val_assign_reg_444_reg_n_4_[2] ,\val_assign_reg_444_reg_n_4_[1] ,\val_assign_reg_444_reg_n_4_[0] }));
  FDRE \front_pixs_V_addr_2_reg_1513_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[12]),
        .D(\val_assign_reg_444_reg_n_4_[0] ),
        .Q(front_pixs_V_addr_2_reg_1513[0]),
        .R(1'b0));
  FDRE \front_pixs_V_addr_2_reg_1513_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[12]),
        .D(\val_assign_reg_444_reg_n_4_[1] ),
        .Q(front_pixs_V_addr_2_reg_1513[1]),
        .R(1'b0));
  FDRE \front_pixs_V_addr_2_reg_1513_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[12]),
        .D(\val_assign_reg_444_reg_n_4_[2] ),
        .Q(front_pixs_V_addr_2_reg_1513[2]),
        .R(1'b0));
  FDRE \front_pixs_V_addr_2_reg_1513_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[12]),
        .D(\val_assign_reg_444_reg_n_4_[3] ),
        .Q(front_pixs_V_addr_2_reg_1513[3]),
        .R(1'b0));
  FDRE \front_pixs_V_addr_2_reg_1513_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[12]),
        .D(\val_assign_reg_444_reg_n_4_[4] ),
        .Q(front_pixs_V_addr_2_reg_1513[4]),
        .R(1'b0));
  FDRE \front_pixs_V_addr_2_reg_1513_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[12]),
        .D(\val_assign_reg_444_reg_n_4_[5] ),
        .Q(front_pixs_V_addr_2_reg_1513[5]),
        .R(1'b0));
  FDRE \front_pixs_V_addr_2_reg_1513_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[12]),
        .D(\val_assign_reg_444_reg_n_4_[6] ),
        .Q(front_pixs_V_addr_2_reg_1513[6]),
        .R(1'b0));
  FDRE \front_pixs_V_addr_2_reg_1513_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[12]),
        .D(\val_assign_reg_444_reg_n_4_[7] ),
        .Q(front_pixs_V_addr_2_reg_1513[7]),
        .R(1'b0));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_66),
        .Q(front_pixs_tmp_V_1_fu_250_reg[0]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_72),
        .Q(front_pixs_tmp_V_1_fu_250_reg[10]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_71),
        .Q(front_pixs_tmp_V_1_fu_250_reg[11]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_78),
        .Q(front_pixs_tmp_V_1_fu_250_reg[12]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_77),
        .Q(front_pixs_tmp_V_1_fu_250_reg[13]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_76),
        .Q(front_pixs_tmp_V_1_fu_250_reg[14]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_75),
        .Q(front_pixs_tmp_V_1_fu_250_reg[15]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_82),
        .Q(front_pixs_tmp_V_1_fu_250_reg[16]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_81),
        .Q(front_pixs_tmp_V_1_fu_250_reg[17]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_80),
        .Q(front_pixs_tmp_V_1_fu_250_reg[18]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_79),
        .Q(front_pixs_tmp_V_1_fu_250_reg[19]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_65),
        .Q(front_pixs_tmp_V_1_fu_250_reg[1]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_64),
        .Q(front_pixs_tmp_V_1_fu_250_reg[2]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_63),
        .Q(front_pixs_tmp_V_1_fu_250_reg[3]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_70),
        .Q(front_pixs_tmp_V_1_fu_250_reg[4]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_69),
        .Q(front_pixs_tmp_V_1_fu_250_reg[5]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_68),
        .Q(front_pixs_tmp_V_1_fu_250_reg[6]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_67),
        .Q(front_pixs_tmp_V_1_fu_250_reg[7]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_74),
        .Q(front_pixs_tmp_V_1_fu_250_reg[8]),
        .R(front_grays_tmp_V_1_fu_2460));
  FDRE \front_pixs_tmp_V_1_fu_250_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(hist_out_V_U_n_73),
        .Q(front_pixs_tmp_V_1_fu_250_reg[9]),
        .R(front_grays_tmp_V_1_fu_2460));
  hls_ocr_0_hls_otsu_hist_out_V hist_out_V_U
       (.DOADO(hist_out_V_q0),
        .E(hist_out_V_we0),
        .O({hist_out_V_U_n_63,hist_out_V_U_n_64,hist_out_V_U_n_65,hist_out_V_U_n_66}),
        .Q(i3_i_reg_388_reg__0),
        .S(ram_reg_i_58_n_4),
        .\addr_win_val_0_V_1_2_fu_218_reg[7] (addr_win_val_0_V_1_2_fu_218),
        .\addr_win_val_0_V_2_2_reg_1373_reg[7] (addr_win_val_0_V_2_2_reg_1373),
        .\addr_win_val_0_V_2_fu_214_reg[7] (addr_win_val_0_V_2_fu_214),
        .\ap_CS_fsm_reg[7] ({ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state2}),
        .ap_block_pp0_stage0_subdone5_in(ap_block_pp0_stage0_subdone5_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_4),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg_n_4),
        .col_assign_reg_421(col_assign_reg_421),
        .data0(data0),
        .front_grays_tmp_V_1_fu_2460(front_grays_tmp_V_1_fu_2460),
        .front_pixs_V_d0__0(front_pixs_V_d0__0),
        .front_pixs_tmp_V_1_fu_250_reg(front_pixs_tmp_V_1_fu_250_reg),
        .\front_pixs_tmp_V_1_fu_250_reg[11] ({hist_out_V_U_n_71,hist_out_V_U_n_72,hist_out_V_U_n_73,hist_out_V_U_n_74}),
        .\front_pixs_tmp_V_1_fu_250_reg[15] ({hist_out_V_U_n_75,hist_out_V_U_n_76,hist_out_V_U_n_77,hist_out_V_U_n_78}),
        .\front_pixs_tmp_V_1_fu_250_reg[19] ({hist_out_V_U_n_79,hist_out_V_U_n_80,hist_out_V_U_n_81,hist_out_V_U_n_82}),
        .\front_pixs_tmp_V_1_fu_250_reg[7] ({hist_out_V_U_n_67,hist_out_V_U_n_68,hist_out_V_U_n_69,hist_out_V_U_n_70}),
        .hist_win_val_0_V_1_4_fu_234(hist_win_val_0_V_1_4_fu_234),
        .\hist_win_val_0_V_1_4_fu_234_reg[0] (hist_out_V_U_n_62),
        .\hist_win_val_0_V_1_4_fu_234_reg[0]_0 (\hist_win_val_0_V_1_4_fu_234[0]_i_2_n_4 ),
        .\hist_win_val_0_V_1_4_fu_234_reg[10] (hist_out_V_U_n_52),
        .\hist_win_val_0_V_1_4_fu_234_reg[11] (hist_out_V_U_n_51),
        .\hist_win_val_0_V_1_4_fu_234_reg[12] (hist_out_V_U_n_50),
        .\hist_win_val_0_V_1_4_fu_234_reg[13] (hist_out_V_U_n_49),
        .\hist_win_val_0_V_1_4_fu_234_reg[14] (hist_out_V_U_n_48),
        .\hist_win_val_0_V_1_4_fu_234_reg[15] (hist_out_V_U_n_47),
        .\hist_win_val_0_V_1_4_fu_234_reg[16] (hist_out_V_U_n_46),
        .\hist_win_val_0_V_1_4_fu_234_reg[17] (hist_out_V_U_n_45),
        .\hist_win_val_0_V_1_4_fu_234_reg[18] (hist_out_V_U_n_44),
        .\hist_win_val_0_V_1_4_fu_234_reg[1] (hist_out_V_U_n_61),
        .\hist_win_val_0_V_1_4_fu_234_reg[2] (hist_out_V_U_n_60),
        .\hist_win_val_0_V_1_4_fu_234_reg[3] (hist_out_V_U_n_59),
        .\hist_win_val_0_V_1_4_fu_234_reg[4] (hist_out_V_U_n_58),
        .\hist_win_val_0_V_1_4_fu_234_reg[5] (hist_out_V_U_n_57),
        .\hist_win_val_0_V_1_4_fu_234_reg[6] (hist_out_V_U_n_56),
        .\hist_win_val_0_V_1_4_fu_234_reg[7] (hist_out_V_U_n_55),
        .\hist_win_val_0_V_1_4_fu_234_reg[8] (hist_out_V_U_n_54),
        .\hist_win_val_0_V_1_4_fu_234_reg[9] (hist_out_V_U_n_53),
        .hist_win_val_0_V_2_1_fu_849_p2(hist_win_val_0_V_2_1_fu_849_p2),
        .\hist_win_val_0_V_2_fu_230_reg[18] ({\hist_win_val_0_V_2_fu_230_reg_n_4_[18] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[17] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[16] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[15] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[14] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[13] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[12] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[11] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[10] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[9] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[8] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[7] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[6] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[5] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[4] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[3] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[2] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[1] ,\hist_win_val_0_V_2_fu_230_reg_n_4_[0] }),
        .\hist_win_val_0_V_3_4_fu_242_reg[0] (hist_win_val_0_V_3_4_fu_242[0]),
        .\i_op_assign_reg_432_reg[7] ({\i_op_assign_reg_432_reg_n_4_[7] ,\i_op_assign_reg_432_reg_n_4_[6] ,\i_op_assign_reg_432_reg_n_4_[5] ,\i_op_assign_reg_432_reg_n_4_[4] ,\i_op_assign_reg_432_reg_n_4_[3] ,\i_op_assign_reg_432_reg_n_4_[2] ,\i_op_assign_reg_432_reg_n_4_[1] ,\i_op_assign_reg_432_reg_n_4_[0] }),
        .\icmp_reg_1406_reg[0] (\hist_win_val_0_V_1_4_fu_234[13]_i_2_n_4 ),
        .\icmp_reg_1406_reg[0]_0 (\hist_win_val_0_V_1_4_fu_234[9]_i_2_n_4 ),
        .\icmp_reg_1406_reg[0]_1 (\hist_win_val_0_V_1_4_fu_234[2]_i_2_n_4 ),
        .otusImg_data_stream_s_full_n(otusImg_data_stream_s_full_n),
        .ram_reg(hist_out_V_U_n_24),
        .sel_tmp5_reg_1411(sel_tmp5_reg_1411),
        .srcImg_data_stream_0_empty_n(srcImg_data_stream_0_empty_n),
        .tmp_34_i_reg_1396(tmp_34_i_reg_1396),
        .\tmp_3_reg_1359_reg[7] (tmp_3_reg_1359),
        .tmp_49_1_i_reg_1384(tmp_49_1_i_reg_1384),
        .\tmp_51_2_i_reg_1390_reg[0] (\hist_win_val_0_V_1_4_fu_234[18]_i_4_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_0 (\hist_win_val_0_V_1_4_fu_234[17]_i_2_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_1 (\hist_win_val_0_V_1_4_fu_234[16]_i_4_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_10 (\hist_win_val_0_V_1_4_fu_234[5]_i_2_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_11 (\hist_win_val_0_V_1_4_fu_234[4]_i_4_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_12 (\hist_win_val_0_V_1_4_fu_234[3]_i_2_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_13 (\hist_win_val_0_V_1_4_fu_234[1]_i_2_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_2 (\hist_win_val_0_V_1_4_fu_234[15]_i_2_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_3 (\hist_win_val_0_V_1_4_fu_234[14]_i_2_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_4 (\hist_win_val_0_V_1_4_fu_234[12]_i_4_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_5 (\hist_win_val_0_V_1_4_fu_234[11]_i_2_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_6 (\hist_win_val_0_V_1_4_fu_234[10]_i_2_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_7 (\hist_win_val_0_V_1_4_fu_234[8]_i_4_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_8 (\hist_win_val_0_V_1_4_fu_234[7]_i_2_n_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_9 (\hist_win_val_0_V_1_4_fu_234[6]_i_2_n_4 ),
        .tmp_6_i_reg_1350(tmp_6_i_reg_1350),
        .tmp_6_i_reg_1350_pp0_iter1_reg(tmp_6_i_reg_1350_pp0_iter1_reg),
        .tmp_6_i_reg_1350_pp0_iter2_reg(tmp_6_i_reg_1350_pp0_iter2_reg));
  LUT6 #(
    .INIT(64'h45FF4500450045FF)) 
    \hist_win_val_0_V_1_4_fu_234[0]_i_2 
       (.I0(\hist_win_val_0_V_1_fu_206[0]_i_2_n_4 ),
        .I1(hist_win_val_0_V_1_4_fu_234[0]),
        .I2(tmp_51_2_i_reg_1390),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_2_fu_230_reg_n_4_[0] ),
        .I5(tmp_49_1_i_reg_1384),
        .O(\hist_win_val_0_V_1_4_fu_234[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF470047FF)) 
    \hist_win_val_0_V_1_4_fu_234[10]_i_2 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[10]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[10]_i_2_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[10]_i_1_n_4 ),
        .I5(tmp_34_i_reg_1396),
        .O(\hist_win_val_0_V_1_4_fu_234[10]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hist_win_val_0_V_1_4_fu_234[11]_i_2 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[11]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[11]_i_2_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[11]_i_1_n_4 ),
        .O(\hist_win_val_0_V_1_4_fu_234[11]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF470047FF)) 
    \hist_win_val_0_V_1_4_fu_234[12]_i_4 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[12]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[12]_i_3_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[12]_i_1_n_4 ),
        .I5(tmp_34_i_reg_1396),
        .O(\hist_win_val_0_V_1_4_fu_234[12]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF111DDD1D)) 
    \hist_win_val_0_V_1_4_fu_234[13]_i_2 
       (.I0(\hist_win_val_0_V_3_fu_238[13]_i_1_n_4 ),
        .I1(icmp_reg_1406),
        .I2(\hist_win_val_0_V_1_fu_206[13]_i_2_n_4 ),
        .I3(tmp_51_2_i_reg_1390),
        .I4(hist_win_val_0_V_1_1_fu_870_p2[13]),
        .I5(tmp_34_i_reg_1396),
        .O(\hist_win_val_0_V_1_4_fu_234[13]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hist_win_val_0_V_1_4_fu_234[14]_i_2 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[14]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[14]_i_2_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[14]_i_1_n_4 ),
        .O(\hist_win_val_0_V_1_4_fu_234[14]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hist_win_val_0_V_1_4_fu_234[15]_i_2 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[15]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[15]_i_2_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[15]_i_1_n_4 ),
        .O(\hist_win_val_0_V_1_4_fu_234[15]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hist_win_val_0_V_1_4_fu_234[16]_i_4 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[16]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[16]_i_3_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[16]_i_1_n_4 ),
        .O(\hist_win_val_0_V_1_4_fu_234[16]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF470047FF)) 
    \hist_win_val_0_V_1_4_fu_234[17]_i_2 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[17]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[17]_i_2_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[17]_i_1_n_4 ),
        .I5(tmp_34_i_reg_1396),
        .O(\hist_win_val_0_V_1_4_fu_234[17]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hist_win_val_0_V_1_4_fu_234[18]_i_4 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[18]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[18]_i_3_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[18]_i_3_n_4 ),
        .O(\hist_win_val_0_V_1_4_fu_234[18]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF470047FF)) 
    \hist_win_val_0_V_1_4_fu_234[1]_i_2 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[1]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[1]_i_2_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[1]_i_1_n_4 ),
        .I5(tmp_34_i_reg_1396),
        .O(\hist_win_val_0_V_1_4_fu_234[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF111DDD1D)) 
    \hist_win_val_0_V_1_4_fu_234[2]_i_2 
       (.I0(\hist_win_val_0_V_3_fu_238[2]_i_1_n_4 ),
        .I1(icmp_reg_1406),
        .I2(\hist_win_val_0_V_1_fu_206[2]_i_2_n_4 ),
        .I3(tmp_51_2_i_reg_1390),
        .I4(hist_win_val_0_V_1_1_fu_870_p2[2]),
        .I5(tmp_34_i_reg_1396),
        .O(\hist_win_val_0_V_1_4_fu_234[2]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hist_win_val_0_V_1_4_fu_234[3]_i_2 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[3]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[3]_i_2_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[3]_i_1_n_4 ),
        .O(\hist_win_val_0_V_1_4_fu_234[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF470047FF)) 
    \hist_win_val_0_V_1_4_fu_234[4]_i_4 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[4]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[4]_i_3_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[4]_i_1_n_4 ),
        .I5(tmp_34_i_reg_1396),
        .O(\hist_win_val_0_V_1_4_fu_234[4]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF470047FF)) 
    \hist_win_val_0_V_1_4_fu_234[5]_i_2 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[5]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[5]_i_2_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[5]_i_1_n_4 ),
        .I5(tmp_34_i_reg_1396),
        .O(\hist_win_val_0_V_1_4_fu_234[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hist_win_val_0_V_1_4_fu_234[6]_i_2 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[6]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[6]_i_2_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[6]_i_1_n_4 ),
        .O(\hist_win_val_0_V_1_4_fu_234[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF470047FF)) 
    \hist_win_val_0_V_1_4_fu_234[7]_i_2 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[7]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[7]_i_2_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[7]_i_1_n_4 ),
        .I5(tmp_34_i_reg_1396),
        .O(\hist_win_val_0_V_1_4_fu_234[7]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hist_win_val_0_V_1_4_fu_234[8]_i_4 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[8]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[8]_i_3_n_4 ),
        .I3(icmp_reg_1406),
        .I4(\hist_win_val_0_V_3_fu_238[8]_i_1_n_4 ),
        .O(\hist_win_val_0_V_1_4_fu_234[8]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF111DDD1D)) 
    \hist_win_val_0_V_1_4_fu_234[9]_i_2 
       (.I0(\hist_win_val_0_V_3_fu_238[9]_i_1_n_4 ),
        .I1(icmp_reg_1406),
        .I2(\hist_win_val_0_V_1_fu_206[9]_i_2_n_4 ),
        .I3(tmp_51_2_i_reg_1390),
        .I4(hist_win_val_0_V_1_1_fu_870_p2[9]),
        .I5(tmp_34_i_reg_1396),
        .O(\hist_win_val_0_V_1_4_fu_234[9]_i_2_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[0] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_62),
        .Q(hist_win_val_0_V_1_4_fu_234[0]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[10] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_52),
        .Q(hist_win_val_0_V_1_4_fu_234[10]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[11] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_51),
        .Q(hist_win_val_0_V_1_4_fu_234[11]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[12] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_50),
        .Q(hist_win_val_0_V_1_4_fu_234[12]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  CARRY4 \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2 
       (.CI(\hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_4 ),
        .CO({\hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_4 ,\hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_5 ,\hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_6 ,\hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(hist_win_val_0_V_3_4_fu_242[12:9]));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[13] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_49),
        .Q(hist_win_val_0_V_1_4_fu_234[13]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[14] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_48),
        .Q(hist_win_val_0_V_1_4_fu_234[14]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[15] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_47),
        .Q(hist_win_val_0_V_1_4_fu_234[15]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[16] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_46),
        .Q(hist_win_val_0_V_1_4_fu_234[16]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  CARRY4 \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2 
       (.CI(\hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_4 ),
        .CO({\hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_4 ,\hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_5 ,\hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_6 ,\hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S(hist_win_val_0_V_3_4_fu_242[16:13]));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[17] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_45),
        .Q(hist_win_val_0_V_1_4_fu_234[17]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[18] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_44),
        .Q(hist_win_val_0_V_1_4_fu_234[18]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  CARRY4 \hist_win_val_0_V_1_4_fu_234_reg[18]_i_2 
       (.CI(\hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_4 ),
        .CO({\NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_2_CO_UNCONNECTED [3:1],\hist_win_val_0_V_1_4_fu_234_reg[18]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_2_O_UNCONNECTED [3:2],data0[18:17]}),
        .S({1'b0,1'b0,hist_win_val_0_V_3_4_fu_242[18:17]}));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[1] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_61),
        .Q(hist_win_val_0_V_1_4_fu_234[1]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[2] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_60),
        .Q(hist_win_val_0_V_1_4_fu_234[2]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[3] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_59),
        .Q(hist_win_val_0_V_1_4_fu_234[3]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[4] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_58),
        .Q(hist_win_val_0_V_1_4_fu_234[4]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  CARRY4 \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_4 ,\hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_5 ,\hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_6 ,\hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_7 }),
        .CYINIT(hist_win_val_0_V_3_4_fu_242[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(hist_win_val_0_V_3_4_fu_242[4:1]));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[5] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_57),
        .Q(hist_win_val_0_V_1_4_fu_234[5]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[6] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_56),
        .Q(hist_win_val_0_V_1_4_fu_234[6]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[7] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_55),
        .Q(hist_win_val_0_V_1_4_fu_234[7]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[8] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_54),
        .Q(hist_win_val_0_V_1_4_fu_234[8]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  CARRY4 \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2 
       (.CI(\hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_4 ),
        .CO({\hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_4 ,\hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_5 ,\hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_6 ,\hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(hist_win_val_0_V_3_4_fu_242[8:5]));
  FDRE \hist_win_val_0_V_1_4_fu_234_reg[9] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(hist_out_V_U_n_53),
        .Q(hist_win_val_0_V_1_4_fu_234[9]),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \hist_win_val_0_V_1_fu_206[0]_i_1 
       (.I0(tmp_51_2_i_reg_1390),
        .I1(hist_win_val_0_V_1_4_fu_234[0]),
        .I2(\hist_win_val_0_V_1_fu_206[0]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000045455550454)) 
    \hist_win_val_0_V_1_fu_206[0]_i_2 
       (.I0(tmp_51_2_i_reg_1390),
        .I1(hist_win_val_0_V_1_fu_206[0]),
        .I2(tmp_51_i_reg_1378),
        .I3(\hist_win_val_0_V_3_fu_238_reg_n_4_[0] ),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg_n_4_[0] ),
        .O(\hist_win_val_0_V_1_fu_206[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[10]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[10]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[10]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[10]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[10]_i_2 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[10]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[10]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[10]),
        .O(\hist_win_val_0_V_1_fu_206[10]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[11]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[11]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[11]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[11]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[11]_i_2 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[11]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[11]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[11]),
        .O(\hist_win_val_0_V_1_fu_206[11]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[12]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[12]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[12]_i_3_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[12]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[12]_i_3 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[12]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[12]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[12]),
        .O(\hist_win_val_0_V_1_fu_206[12]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[13]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[13]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[13]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[13]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[13]_i_2 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[13]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[13]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[13]),
        .O(\hist_win_val_0_V_1_fu_206[13]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[14]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[14]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[14]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[14]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[14]_i_2 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[14]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[14]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[14]),
        .O(\hist_win_val_0_V_1_fu_206[14]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[15]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[15]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[15]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[15]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[15]_i_2 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[15]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[15]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[15]),
        .O(\hist_win_val_0_V_1_fu_206[15]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[16]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[16]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[16]_i_3_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[16]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[16]_i_3 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[16]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[16]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[16]),
        .O(\hist_win_val_0_V_1_fu_206[16]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[17]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[17]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[17]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[17]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[17]_i_2 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[17]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[17]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[17]),
        .O(\hist_win_val_0_V_1_fu_206[17]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[18]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[18]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[18]_i_3_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[18]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[18]_i_3 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[18]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[18]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[18]),
        .O(\hist_win_val_0_V_1_fu_206[18]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[1]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[1]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[1]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[1]_i_2 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[1]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[1]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[1]),
        .O(\hist_win_val_0_V_1_fu_206[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[2]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[2]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[2]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[2]_i_2 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[2]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[2]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[2]),
        .O(\hist_win_val_0_V_1_fu_206[2]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[3]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[3]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[3]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[3]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[3]_i_2 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[3]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[3]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[3]),
        .O(\hist_win_val_0_V_1_fu_206[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[4]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[4]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[4]_i_3_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[4]_i_3 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[4]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[4]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[4]),
        .O(\hist_win_val_0_V_1_fu_206[4]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[5]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[5]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[5]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[5]_i_2 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[5]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[5]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[5]),
        .O(\hist_win_val_0_V_1_fu_206[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[6]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[6]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[6]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[6]_i_2 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[6]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[6]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[6]),
        .O(\hist_win_val_0_V_1_fu_206[6]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[7]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[7]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[7]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[7]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[7]_i_2 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[7]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[7]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[7]),
        .O(\hist_win_val_0_V_1_fu_206[7]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[8]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[8]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[8]_i_3_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[8]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[8]_i_3 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[8]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[8]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[8]),
        .O(\hist_win_val_0_V_1_fu_206[8]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_1_fu_206[9]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[9]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(\hist_win_val_0_V_1_fu_206[9]_i_2_n_4 ),
        .O(\hist_win_val_0_V_1_fu_206[9]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_fu_206[9]_i_2 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[9]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(hist_win_val_0_V_3_1_fu_829_p2[9]),
        .I3(tmp_51_i_reg_1378),
        .I4(hist_win_val_0_V_1_fu_206[9]),
        .O(\hist_win_val_0_V_1_fu_206[9]_i_2_n_4 ));
  FDRE \hist_win_val_0_V_1_fu_206_reg[0] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[0]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[0]),
        .R(1'b0));
  FDRE \hist_win_val_0_V_1_fu_206_reg[10] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[10]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[10]),
        .R(1'b0));
  FDRE \hist_win_val_0_V_1_fu_206_reg[11] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[11]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[11]),
        .R(1'b0));
  FDRE \hist_win_val_0_V_1_fu_206_reg[12] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[12]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[12]),
        .R(1'b0));
  CARRY4 \hist_win_val_0_V_1_fu_206_reg[12]_i_2 
       (.CI(\hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_4 ),
        .CO({\hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_4 ,\hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_5 ,\hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_6 ,\hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hist_win_val_0_V_1_1_fu_870_p2[12:9]),
        .S(hist_win_val_0_V_1_4_fu_234[12:9]));
  FDRE \hist_win_val_0_V_1_fu_206_reg[13] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[13]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[13]),
        .R(1'b0));
  FDRE \hist_win_val_0_V_1_fu_206_reg[14] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[14]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[14]),
        .R(1'b0));
  FDRE \hist_win_val_0_V_1_fu_206_reg[15] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[15]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[15]),
        .R(1'b0));
  FDRE \hist_win_val_0_V_1_fu_206_reg[16] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[16]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[16]),
        .R(1'b0));
  CARRY4 \hist_win_val_0_V_1_fu_206_reg[16]_i_2 
       (.CI(\hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_4 ),
        .CO({\hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_4 ,\hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_5 ,\hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_6 ,\hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hist_win_val_0_V_1_1_fu_870_p2[16:13]),
        .S(hist_win_val_0_V_1_4_fu_234[16:13]));
  FDRE \hist_win_val_0_V_1_fu_206_reg[17] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[17]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[17]),
        .R(1'b0));
  FDRE \hist_win_val_0_V_1_fu_206_reg[18] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[18]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[18]),
        .R(1'b0));
  CARRY4 \hist_win_val_0_V_1_fu_206_reg[18]_i_2 
       (.CI(\hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_4 ),
        .CO({\NLW_hist_win_val_0_V_1_fu_206_reg[18]_i_2_CO_UNCONNECTED [3:1],\hist_win_val_0_V_1_fu_206_reg[18]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_hist_win_val_0_V_1_fu_206_reg[18]_i_2_O_UNCONNECTED [3:2],hist_win_val_0_V_1_1_fu_870_p2[18:17]}),
        .S({1'b0,1'b0,hist_win_val_0_V_1_4_fu_234[18:17]}));
  FDRE \hist_win_val_0_V_1_fu_206_reg[1] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[1]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[1]),
        .R(1'b0));
  FDRE \hist_win_val_0_V_1_fu_206_reg[2] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[2]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[2]),
        .R(1'b0));
  FDRE \hist_win_val_0_V_1_fu_206_reg[3] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[3]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[3]),
        .R(1'b0));
  FDRE \hist_win_val_0_V_1_fu_206_reg[4] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[4]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[4]),
        .R(1'b0));
  CARRY4 \hist_win_val_0_V_1_fu_206_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_4 ,\hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_5 ,\hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_6 ,\hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_7 }),
        .CYINIT(hist_win_val_0_V_1_4_fu_234[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hist_win_val_0_V_1_1_fu_870_p2[4:1]),
        .S(hist_win_val_0_V_1_4_fu_234[4:1]));
  FDRE \hist_win_val_0_V_1_fu_206_reg[5] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[5]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[5]),
        .R(1'b0));
  FDRE \hist_win_val_0_V_1_fu_206_reg[6] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[6]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[6]),
        .R(1'b0));
  FDRE \hist_win_val_0_V_1_fu_206_reg[7] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[7]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[7]),
        .R(1'b0));
  FDRE \hist_win_val_0_V_1_fu_206_reg[8] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[8]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[8]),
        .R(1'b0));
  CARRY4 \hist_win_val_0_V_1_fu_206_reg[8]_i_2 
       (.CI(\hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_4 ),
        .CO({\hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_4 ,\hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_5 ,\hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_6 ,\hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hist_win_val_0_V_1_1_fu_870_p2[8:5]),
        .S(hist_win_val_0_V_1_4_fu_234[8:5]));
  FDRE \hist_win_val_0_V_1_fu_206_reg[9] 
       (.C(ap_clk),
        .CE(we11),
        .D(\hist_win_val_0_V_1_fu_206[9]_i_1_n_4 ),
        .Q(hist_win_val_0_V_1_fu_206[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \hist_win_val_0_V_2_fu_230[0]_i_1 
       (.I0(hist_win_val_0_V_1_4_fu_234[0]),
        .I1(tmp_51_2_i_reg_1390),
        .O(hist_win_val_0_V_1_2_fu_876_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[10]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[10]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[10]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[11]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[11]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[11]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[12]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[12]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[12]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[13]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[13]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[13]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[14]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[14]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[14]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[15]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[15]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[15]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[16]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[16]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[16]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[17]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[17]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[17]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[18]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[18]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[18]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[1]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[1]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[1]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[2]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[2]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[2]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[3]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[3]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[3]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[4]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[4]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[4]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[5]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[5]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[5]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[6]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[6]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[6]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[7]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[7]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[7]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[8]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[8]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[8]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_2_fu_230[9]_i_1 
       (.I0(hist_win_val_0_V_1_1_fu_870_p2[9]),
        .I1(tmp_51_2_i_reg_1390),
        .I2(hist_win_val_0_V_1_4_fu_234[9]),
        .O(hist_win_val_0_V_1_2_fu_876_p3[9]));
  FDRE \hist_win_val_0_V_2_fu_230_reg[0] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[0]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[0] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[10] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[10]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[10] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[11] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[11]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[11] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[12] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[12]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[12] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[13] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[13]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[13] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[14] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[14]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[14] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[15] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[15]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[15] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[16] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[16]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[16] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[17] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[17]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[17] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[18] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[18]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[18] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[1] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[1]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[1] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[2] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[2]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[2] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[3] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[3]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[3] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[4] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[4]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[4] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[5] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[5]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[5] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[6] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[6]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[6] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[7] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[7]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[7] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[8] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[8]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[8] ),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_2_fu_230_reg[9] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_1_2_fu_876_p3[9]),
        .Q(\hist_win_val_0_V_2_fu_230_reg_n_4_[9] ),
        .R(hist_win_val_0_V_2_fu_230));
  LUT2 #(
    .INIT(4'h6)) 
    \hist_win_val_0_V_3_4_fu_242[0]_i_1 
       (.I0(\hist_win_val_0_V_3_fu_238_reg_n_4_[0] ),
        .I1(tmp_51_i_reg_1378),
        .O(hist_win_val_0_V_3_2_fu_835_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[10]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[10]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[10] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[11]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[11]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[11] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[12]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[12]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[12] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[13]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[13]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[13] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[14]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[14]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[14] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[15]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[15]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[15] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[16]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[16]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[16] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[17]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[17]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[17] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[17]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \hist_win_val_0_V_3_4_fu_242[18]_i_1 
       (.I0(tmp_6_i_reg_1350_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone5_in),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(\ap_CS_fsm[1]_i_2__1_n_4 ),
        .O(hist_win_val_0_V_2_fu_230));
  LUT3 #(
    .INIT(8'h80)) 
    \hist_win_val_0_V_3_4_fu_242[18]_i_2 
       (.I0(tmp_6_i_reg_1350_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone5_in),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .O(we11));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[18]_i_3 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[18]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[18] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[1]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[1]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[1] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[2]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[2]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[2] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[3]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[3]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[3] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[4]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[4]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[4] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[5]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[5]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[5] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[6]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[6]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[6] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[7]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[7]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[7] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[8]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[8]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[8] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_4_fu_242[9]_i_1 
       (.I0(hist_win_val_0_V_3_1_fu_829_p2[9]),
        .I1(tmp_51_i_reg_1378),
        .I2(\hist_win_val_0_V_3_fu_238_reg_n_4_[9] ),
        .O(hist_win_val_0_V_3_2_fu_835_p3[9]));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[0]),
        .Q(hist_win_val_0_V_3_4_fu_242[0]),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[10] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[10]),
        .Q(hist_win_val_0_V_3_4_fu_242[10]),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[11] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[11]),
        .Q(hist_win_val_0_V_3_4_fu_242[11]),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[12] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[12]),
        .Q(hist_win_val_0_V_3_4_fu_242[12]),
        .R(hist_win_val_0_V_2_fu_230));
  CARRY4 \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2 
       (.CI(\hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_4 ),
        .CO({\hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_4 ,\hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_5 ,\hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_6 ,\hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hist_win_val_0_V_3_1_fu_829_p2[12:9]),
        .S({\hist_win_val_0_V_3_fu_238_reg_n_4_[12] ,\hist_win_val_0_V_3_fu_238_reg_n_4_[11] ,\hist_win_val_0_V_3_fu_238_reg_n_4_[10] ,\hist_win_val_0_V_3_fu_238_reg_n_4_[9] }));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[13] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[13]),
        .Q(hist_win_val_0_V_3_4_fu_242[13]),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[14] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[14]),
        .Q(hist_win_val_0_V_3_4_fu_242[14]),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[15] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[15]),
        .Q(hist_win_val_0_V_3_4_fu_242[15]),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[16] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[16]),
        .Q(hist_win_val_0_V_3_4_fu_242[16]),
        .R(hist_win_val_0_V_2_fu_230));
  CARRY4 \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2 
       (.CI(\hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_4 ),
        .CO({\hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_4 ,\hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_5 ,\hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_6 ,\hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hist_win_val_0_V_3_1_fu_829_p2[16:13]),
        .S({\hist_win_val_0_V_3_fu_238_reg_n_4_[16] ,\hist_win_val_0_V_3_fu_238_reg_n_4_[15] ,\hist_win_val_0_V_3_fu_238_reg_n_4_[14] ,\hist_win_val_0_V_3_fu_238_reg_n_4_[13] }));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[17] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[17]),
        .Q(hist_win_val_0_V_3_4_fu_242[17]),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[18] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[18]),
        .Q(hist_win_val_0_V_3_4_fu_242[18]),
        .R(hist_win_val_0_V_2_fu_230));
  CARRY4 \hist_win_val_0_V_3_4_fu_242_reg[18]_i_4 
       (.CI(\hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_4 ),
        .CO({\NLW_hist_win_val_0_V_3_4_fu_242_reg[18]_i_4_CO_UNCONNECTED [3:1],\hist_win_val_0_V_3_4_fu_242_reg[18]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_hist_win_val_0_V_3_4_fu_242_reg[18]_i_4_O_UNCONNECTED [3:2],hist_win_val_0_V_3_1_fu_829_p2[18:17]}),
        .S({1'b0,1'b0,\hist_win_val_0_V_3_fu_238_reg_n_4_[18] ,\hist_win_val_0_V_3_fu_238_reg_n_4_[17] }));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[1] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[1]),
        .Q(hist_win_val_0_V_3_4_fu_242[1]),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[2] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[2]),
        .Q(hist_win_val_0_V_3_4_fu_242[2]),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[3] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[3]),
        .Q(hist_win_val_0_V_3_4_fu_242[3]),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[4] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[4]),
        .Q(hist_win_val_0_V_3_4_fu_242[4]),
        .R(hist_win_val_0_V_2_fu_230));
  CARRY4 \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_4 ,\hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_5 ,\hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_6 ,\hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_7 }),
        .CYINIT(\hist_win_val_0_V_3_fu_238_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hist_win_val_0_V_3_1_fu_829_p2[4:1]),
        .S({\hist_win_val_0_V_3_fu_238_reg_n_4_[4] ,\hist_win_val_0_V_3_fu_238_reg_n_4_[3] ,\hist_win_val_0_V_3_fu_238_reg_n_4_[2] ,\hist_win_val_0_V_3_fu_238_reg_n_4_[1] }));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[5] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[5]),
        .Q(hist_win_val_0_V_3_4_fu_242[5]),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[6] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[6]),
        .Q(hist_win_val_0_V_3_4_fu_242[6]),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[7] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[7]),
        .Q(hist_win_val_0_V_3_4_fu_242[7]),
        .R(hist_win_val_0_V_2_fu_230));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[8] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[8]),
        .Q(hist_win_val_0_V_3_4_fu_242[8]),
        .R(hist_win_val_0_V_2_fu_230));
  CARRY4 \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2 
       (.CI(\hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_4 ),
        .CO({\hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_4 ,\hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_5 ,\hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_6 ,\hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hist_win_val_0_V_3_1_fu_829_p2[8:5]),
        .S({\hist_win_val_0_V_3_fu_238_reg_n_4_[8] ,\hist_win_val_0_V_3_fu_238_reg_n_4_[7] ,\hist_win_val_0_V_3_fu_238_reg_n_4_[6] ,\hist_win_val_0_V_3_fu_238_reg_n_4_[5] }));
  FDRE \hist_win_val_0_V_3_4_fu_242_reg[9] 
       (.C(ap_clk),
        .CE(we11),
        .D(hist_win_val_0_V_3_2_fu_835_p3[9]),
        .Q(hist_win_val_0_V_3_4_fu_242[9]),
        .R(hist_win_val_0_V_2_fu_230));
  LUT2 #(
    .INIT(4'h6)) 
    \hist_win_val_0_V_3_fu_238[0]_i_1 
       (.I0(tmp_49_1_i_reg_1384),
        .I1(\hist_win_val_0_V_2_fu_230_reg_n_4_[0] ),
        .O(\hist_win_val_0_V_3_fu_238[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[10]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[10]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[10] ),
        .O(\hist_win_val_0_V_3_fu_238[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[11]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[11]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[11] ),
        .O(\hist_win_val_0_V_3_fu_238[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[12]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[12]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[12] ),
        .O(\hist_win_val_0_V_3_fu_238[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[13]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[13]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[13] ),
        .O(\hist_win_val_0_V_3_fu_238[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[14]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[14]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[14] ),
        .O(\hist_win_val_0_V_3_fu_238[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[15]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[15]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[15] ),
        .O(\hist_win_val_0_V_3_fu_238[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[16]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[16]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[16] ),
        .O(\hist_win_val_0_V_3_fu_238[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[17]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[17]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[17] ),
        .O(\hist_win_val_0_V_3_fu_238[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \hist_win_val_0_V_3_fu_238[18]_i_1 
       (.I0(tmp_6_i_reg_1350_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone5_in),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(\ap_CS_fsm[1]_i_2__1_n_4 ),
        .O(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \hist_win_val_0_V_3_fu_238[18]_i_2 
       (.I0(tmp_6_i_reg_1350_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone5_in),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(\ap_CS_fsm[1]_i_2__1_n_4 ),
        .O(hist_win_val_0_V_3_fu_238));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[18]_i_3 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[18]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[18] ),
        .O(\hist_win_val_0_V_3_fu_238[18]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[1]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[1]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[1] ),
        .O(\hist_win_val_0_V_3_fu_238[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[2]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[2]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[2] ),
        .O(\hist_win_val_0_V_3_fu_238[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[3]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[3]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[3] ),
        .O(\hist_win_val_0_V_3_fu_238[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[4]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[4]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[4] ),
        .O(\hist_win_val_0_V_3_fu_238[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[5]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[5]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[5] ),
        .O(\hist_win_val_0_V_3_fu_238[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[6]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[6]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[6] ),
        .O(\hist_win_val_0_V_3_fu_238[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[7]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[7]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[7] ),
        .O(\hist_win_val_0_V_3_fu_238[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[8]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[8]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[8] ),
        .O(\hist_win_val_0_V_3_fu_238[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_win_val_0_V_3_fu_238[9]_i_1 
       (.I0(hist_win_val_0_V_2_1_fu_849_p2[9]),
        .I1(tmp_49_1_i_reg_1384),
        .I2(\hist_win_val_0_V_2_fu_230_reg_n_4_[9] ),
        .O(\hist_win_val_0_V_3_fu_238[9]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[0] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[0]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[0] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[10] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[10]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[10] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[11] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[11]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[11] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[12] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[12]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[12] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[13] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[13]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[13] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[14] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[14]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[14] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[15] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[15]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[15] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[16] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[16]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[16] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[17] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[17]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[17] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[18] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[18]_i_3_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[18] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[1] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[1]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[1] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[2] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[2]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[2] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[3] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[3]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[3] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[4] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[4]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[4] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[5] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[5]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[5] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[6] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[6]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[6] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[7] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[7]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[7] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[8] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[8]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[8] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  FDRE \hist_win_val_0_V_3_fu_238_reg[9] 
       (.C(ap_clk),
        .CE(hist_win_val_0_V_3_fu_238),
        .D(\hist_win_val_0_V_3_fu_238[9]_i_1_n_4 ),
        .Q(\hist_win_val_0_V_3_fu_238_reg_n_4_[9] ),
        .R(\hist_win_val_0_V_3_fu_238[18]_i_1_n_4 ));
  hls_ocr_0_hls_ocr_mac_muladhbi hls_ocr_mac_muladhbi_U20
       (.D(i_2_reg_1458),
        .DOADO(hist_out_V_q0),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state10}),
        .SR(i_op_assign_reg_432),
        .WEA(front_grays_V_we0),
        .ap_clk(ap_clk),
        .front_grays_V_d0(front_grays_V_d0),
        .front_grays_tmp_V_1_fu_2460(front_grays_tmp_V_1_fu_2460),
        .tmp_15_i_reg_1491(tmp_15_i_reg_1491));
  hls_ocr_0_hls_ocr_mul_52s_5fYi hls_ocr_mul_52s_5fYi_U18
       (.D({p_0_in,hls_ocr_mul_52s_5fYi_U18_n_23,hls_ocr_mul_52s_5fYi_U18_n_24,hls_ocr_mul_52s_5fYi_U18_n_25,hls_ocr_mul_52s_5fYi_U18_n_26,hls_ocr_mul_52s_5fYi_U18_n_27,hls_ocr_mul_52s_5fYi_U18_n_28,hls_ocr_mul_52s_5fYi_U18_n_29,hls_ocr_mul_52s_5fYi_U18_n_30,hls_ocr_mul_52s_5fYi_U18_n_31,hls_ocr_mul_52s_5fYi_U18_n_32,hls_ocr_mul_52s_5fYi_U18_n_33,hls_ocr_mul_52s_5fYi_U18_n_34,hls_ocr_mul_52s_5fYi_U18_n_35,hls_ocr_mul_52s_5fYi_U18_n_36,hls_ocr_mul_52s_5fYi_U18_n_37}),
        .ap_clk(ap_clk),
        .in0({tmp5_reg_1592_reg__1__0,p_1_in[15:0]}),
        .tmp9_reg_1587_reg__2({tmp9_reg_1587,\tmp9_reg_1587_reg[15]__0_n_4 ,\tmp9_reg_1587_reg[14]__0_n_4 ,\tmp9_reg_1587_reg[13]__0_n_4 ,\tmp9_reg_1587_reg[12]__0_n_4 ,\tmp9_reg_1587_reg[11]__0_n_4 ,\tmp9_reg_1587_reg[10]__0_n_4 ,\tmp9_reg_1587_reg[9]__0_n_4 ,\tmp9_reg_1587_reg[8]__0_n_4 ,\tmp9_reg_1587_reg[7]__0_n_4 ,\tmp9_reg_1587_reg[6]__0_n_4 ,\tmp9_reg_1587_reg[5]__0_n_4 ,\tmp9_reg_1587_reg[4]__0_n_4 ,\tmp9_reg_1587_reg[3]__0_n_4 ,\tmp9_reg_1587_reg[2]__0_n_4 ,\tmp9_reg_1587_reg[1]__0_n_4 ,\tmp9_reg_1587_reg[0]__0_n_4 }));
  hls_ocr_0_hls_ocr_mul_mul_1g8j hls_ocr_mul_mul_1g8j_U19
       (.D(total_pixs_V_fu_1229_p2));
  hls_ocr_0_hls_ocr_udiv_26nseOg hls_ocr_udiv_26nseOg_U16
       (.E(start0),
        .Q(grp_fu_1132_ap_start),
        .S({hls_ocr_udiv_26nseOg_U16_n_26,hls_ocr_udiv_26nseOg_U16_n_27}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\dividend_tmp_reg[0] ({hls_ocr_udiv_26nseOg_U16_n_28,hls_ocr_udiv_26nseOg_U16_n_29,hls_ocr_udiv_26nseOg_U16_n_30,hls_ocr_udiv_26nseOg_U16_n_31}),
        .\dividend_tmp_reg[1] (hls_ocr_udiv_26nseOg_U16_n_24),
        .\divisor0_reg[0] (hls_ocr_udiv_26nseOg_U16_n_4),
        .\divisor0_reg[0]_0 (hls_ocr_udiv_34nsdEe_U17_n_4),
        .\divisor0_reg[10] (hls_ocr_udiv_26nseOg_U16_n_14),
        .\divisor0_reg[10]_0 (hls_ocr_udiv_34nsdEe_U17_n_14),
        .\divisor0_reg[11] (hls_ocr_udiv_26nseOg_U16_n_15),
        .\divisor0_reg[11]_0 (hls_ocr_udiv_34nsdEe_U17_n_15),
        .\divisor0_reg[12] (hls_ocr_udiv_26nseOg_U16_n_16),
        .\divisor0_reg[12]_0 (hls_ocr_udiv_34nsdEe_U17_n_16),
        .\divisor0_reg[13] (hls_ocr_udiv_26nseOg_U16_n_17),
        .\divisor0_reg[13]_0 (hls_ocr_udiv_34nsdEe_U17_n_17),
        .\divisor0_reg[14] (hls_ocr_udiv_26nseOg_U16_n_18),
        .\divisor0_reg[14]_0 (hls_ocr_udiv_34nsdEe_U17_n_18),
        .\divisor0_reg[15] (hls_ocr_udiv_26nseOg_U16_n_19),
        .\divisor0_reg[15]_0 (hls_ocr_udiv_34nsdEe_U17_n_19),
        .\divisor0_reg[16] (hls_ocr_udiv_26nseOg_U16_n_20),
        .\divisor0_reg[16]_0 (hls_ocr_udiv_34nsdEe_U17_n_20),
        .\divisor0_reg[17] (hls_ocr_udiv_26nseOg_U16_n_21),
        .\divisor0_reg[17]_0 (hls_ocr_udiv_34nsdEe_U17_n_21),
        .\divisor0_reg[18] (hls_ocr_udiv_26nseOg_U16_n_22),
        .\divisor0_reg[18]_0 (hls_ocr_udiv_34nsdEe_U17_n_22),
        .\divisor0_reg[19] (hls_ocr_udiv_34nsdEe_U17_n_23),
        .\divisor0_reg[1] (hls_ocr_udiv_26nseOg_U16_n_5),
        .\divisor0_reg[1]_0 (hls_ocr_udiv_34nsdEe_U17_n_5),
        .\divisor0_reg[2] (hls_ocr_udiv_26nseOg_U16_n_6),
        .\divisor0_reg[2]_0 (hls_ocr_udiv_34nsdEe_U17_n_6),
        .\divisor0_reg[3] (hls_ocr_udiv_26nseOg_U16_n_7),
        .\divisor0_reg[3]_0 (hls_ocr_udiv_34nsdEe_U17_n_7),
        .\divisor0_reg[4] (hls_ocr_udiv_26nseOg_U16_n_8),
        .\divisor0_reg[4]_0 (hls_ocr_udiv_34nsdEe_U17_n_8),
        .\divisor0_reg[5] (hls_ocr_udiv_26nseOg_U16_n_9),
        .\divisor0_reg[5]_0 (hls_ocr_udiv_34nsdEe_U17_n_9),
        .\divisor0_reg[6] (hls_ocr_udiv_26nseOg_U16_n_10),
        .\divisor0_reg[6]_0 (hls_ocr_udiv_34nsdEe_U17_n_10),
        .\divisor0_reg[7] (hls_ocr_udiv_26nseOg_U16_n_11),
        .\divisor0_reg[7]_0 (hls_ocr_udiv_34nsdEe_U17_n_11),
        .\divisor0_reg[8] (hls_ocr_udiv_26nseOg_U16_n_12),
        .\divisor0_reg[8]_0 (hls_ocr_udiv_34nsdEe_U17_n_12),
        .\divisor0_reg[9] (hls_ocr_udiv_26nseOg_U16_n_13),
        .\divisor0_reg[9]_0 (hls_ocr_udiv_34nsdEe_U17_n_13),
        .front_pixs_V_q0(front_pixs_V_q0[18:0]),
        .\quot_reg[0] (done0),
        .r_stage_reg_r_23(hls_ocr_udiv_34nsdEe_U15_n_6),
        .remd_tmp(remd_tmp),
        .\remd_tmp_reg[23] ({hls_ocr_udiv_26nseOg_U16_n_36,hls_ocr_udiv_26nseOg_U16_n_37,hls_ocr_udiv_26nseOg_U16_n_38,hls_ocr_udiv_26nseOg_U16_n_39}),
        .\remd_tmp_reg[27] ({hls_ocr_udiv_26nseOg_U16_n_32,hls_ocr_udiv_26nseOg_U16_n_33,hls_ocr_udiv_26nseOg_U16_n_34,hls_ocr_udiv_26nseOg_U16_n_35}),
        .tmp5_reg_1592_reg__2(grp_fu_1132_p2),
        .\tmp_1_i_reg_1500_reg[19] ({\tmp_1_i_reg_1500_reg_n_4_[19] ,\tmp_1_i_reg_1500_reg_n_4_[18] ,\tmp_1_i_reg_1500_reg_n_4_[17] ,\tmp_1_i_reg_1500_reg_n_4_[16] ,\tmp_1_i_reg_1500_reg_n_4_[15] ,\tmp_1_i_reg_1500_reg_n_4_[14] ,\tmp_1_i_reg_1500_reg_n_4_[13] ,\tmp_1_i_reg_1500_reg_n_4_[12] ,\tmp_1_i_reg_1500_reg_n_4_[11] ,\tmp_1_i_reg_1500_reg_n_4_[10] ,\tmp_1_i_reg_1500_reg_n_4_[9] ,\tmp_1_i_reg_1500_reg_n_4_[8] ,\tmp_1_i_reg_1500_reg_n_4_[7] ,\tmp_1_i_reg_1500_reg_n_4_[6] ,\tmp_1_i_reg_1500_reg_n_4_[5] ,\tmp_1_i_reg_1500_reg_n_4_[4] ,\tmp_1_i_reg_1500_reg_n_4_[3] ,\tmp_1_i_reg_1500_reg_n_4_[2] ,\tmp_1_i_reg_1500_reg_n_4_[1] ,\tmp_1_i_reg_1500_reg_n_4_[0] }));
  hls_ocr_0_hls_ocr_udiv_34nsdEe hls_ocr_udiv_34nsdEe_U15
       (.Q(black_grays_V_reg_1528),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[13] (grp_fu_1118_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\f_op_V_1_reg_1536_reg[19] ({\f_op_V_1_reg_1536_reg_n_4_[19] ,\f_op_V_1_reg_1536_reg_n_4_[18] ,\f_op_V_1_reg_1536_reg_n_4_[17] ,\f_op_V_1_reg_1536_reg_n_4_[16] ,\f_op_V_1_reg_1536_reg_n_4_[15] ,\f_op_V_1_reg_1536_reg_n_4_[14] ,\f_op_V_1_reg_1536_reg_n_4_[13] ,\f_op_V_1_reg_1536_reg_n_4_[12] ,\f_op_V_1_reg_1536_reg_n_4_[11] ,\f_op_V_1_reg_1536_reg_n_4_[10] ,\f_op_V_1_reg_1536_reg_n_4_[9] ,\f_op_V_1_reg_1536_reg_n_4_[8] ,\f_op_V_1_reg_1536_reg_n_4_[7] ,\f_op_V_1_reg_1536_reg_n_4_[6] ,\f_op_V_1_reg_1536_reg_n_4_[5] ,\f_op_V_1_reg_1536_reg_n_4_[4] ,\f_op_V_1_reg_1536_reg_n_4_[3] ,\f_op_V_1_reg_1536_reg_n_4_[2] ,\f_op_V_1_reg_1536_reg_n_4_[1] ,\f_op_V_1_reg_1536_reg_n_4_[0] }),
        .quot(grp_fu_1118_p2),
        .r_stage_reg_r_24(hls_ocr_udiv_34nsdEe_U15_n_6),
        .r_stage_reg_r_6(hls_ocr_udiv_34nsdEe_U15_n_5));
  hls_ocr_0_hls_ocr_udiv_34nsdEe_7 hls_ocr_udiv_34nsdEe_U17
       (.E(start0),
        .Q(r_V_6_reg_1572),
        .S({hls_ocr_udiv_26nseOg_U16_n_26,hls_ocr_udiv_26nseOg_U16_n_27}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\dividend0_reg[10] (hls_ocr_udiv_26nseOg_U16_n_8),
        .\dividend0_reg[11] (hls_ocr_udiv_26nseOg_U16_n_9),
        .\dividend0_reg[12] (hls_ocr_udiv_26nseOg_U16_n_10),
        .\dividend0_reg[13] (hls_ocr_udiv_26nseOg_U16_n_11),
        .\dividend0_reg[14] (hls_ocr_udiv_26nseOg_U16_n_12),
        .\dividend0_reg[15] (hls_ocr_udiv_26nseOg_U16_n_13),
        .\dividend0_reg[16] (hls_ocr_udiv_26nseOg_U16_n_14),
        .\dividend0_reg[17] (hls_ocr_udiv_26nseOg_U16_n_15),
        .\dividend0_reg[18] (hls_ocr_udiv_26nseOg_U16_n_16),
        .\dividend0_reg[19] (hls_ocr_udiv_26nseOg_U16_n_17),
        .\dividend0_reg[20] (hls_ocr_udiv_26nseOg_U16_n_18),
        .\dividend0_reg[21] (hls_ocr_udiv_26nseOg_U16_n_19),
        .\dividend0_reg[22] (hls_ocr_udiv_26nseOg_U16_n_20),
        .\dividend0_reg[23] (hls_ocr_udiv_26nseOg_U16_n_21),
        .\dividend0_reg[24] (hls_ocr_udiv_26nseOg_U16_n_22),
        .\dividend0_reg[6] (hls_ocr_udiv_26nseOg_U16_n_4),
        .\dividend0_reg[7] (hls_ocr_udiv_26nseOg_U16_n_5),
        .\dividend0_reg[8] (hls_ocr_udiv_26nseOg_U16_n_6),
        .\dividend0_reg[9] (hls_ocr_udiv_26nseOg_U16_n_7),
        .\dividend_tmp_reg[0] (remd_tmp),
        .\dividend_tmp_reg[10] (hls_ocr_udiv_34nsdEe_U17_n_7),
        .\dividend_tmp_reg[11] (hls_ocr_udiv_34nsdEe_U17_n_8),
        .\dividend_tmp_reg[12] (hls_ocr_udiv_34nsdEe_U17_n_9),
        .\dividend_tmp_reg[13] (hls_ocr_udiv_34nsdEe_U17_n_10),
        .\dividend_tmp_reg[14] (hls_ocr_udiv_34nsdEe_U17_n_11),
        .\dividend_tmp_reg[15] (hls_ocr_udiv_34nsdEe_U17_n_12),
        .\dividend_tmp_reg[16] (hls_ocr_udiv_34nsdEe_U17_n_13),
        .\dividend_tmp_reg[17] (hls_ocr_udiv_34nsdEe_U17_n_14),
        .\dividend_tmp_reg[18] (hls_ocr_udiv_34nsdEe_U17_n_15),
        .\dividend_tmp_reg[19] (hls_ocr_udiv_34nsdEe_U17_n_16),
        .\dividend_tmp_reg[20] (hls_ocr_udiv_34nsdEe_U17_n_17),
        .\dividend_tmp_reg[21] (hls_ocr_udiv_34nsdEe_U17_n_18),
        .\dividend_tmp_reg[22] (hls_ocr_udiv_34nsdEe_U17_n_19),
        .\dividend_tmp_reg[23] (hls_ocr_udiv_34nsdEe_U17_n_20),
        .\dividend_tmp_reg[24] (hls_ocr_udiv_34nsdEe_U17_n_21),
        .\dividend_tmp_reg[25] (hls_ocr_udiv_34nsdEe_U17_n_22),
        .\dividend_tmp_reg[7] (hls_ocr_udiv_34nsdEe_U17_n_4),
        .\dividend_tmp_reg[8] (hls_ocr_udiv_34nsdEe_U17_n_5),
        .\dividend_tmp_reg[9] (hls_ocr_udiv_34nsdEe_U17_n_6),
        .front_pixs_V_q0(front_pixs_V_q0[19]),
        .\p_Val2_3_reg_1523_reg[27] (p_Val2_3_reg_1523),
        .r_V_fu_1166_p2(r_V_fu_1166_p2),
        .\r_stage_reg[0]_rep ({hls_ocr_udiv_26nseOg_U16_n_36,hls_ocr_udiv_26nseOg_U16_n_37,hls_ocr_udiv_26nseOg_U16_n_38,hls_ocr_udiv_26nseOg_U16_n_39}),
        .\r_stage_reg[0]_rep_0 ({hls_ocr_udiv_26nseOg_U16_n_32,hls_ocr_udiv_26nseOg_U16_n_33,hls_ocr_udiv_26nseOg_U16_n_34,hls_ocr_udiv_26nseOg_U16_n_35}),
        .\r_stage_reg[0]_rep_1 ({hls_ocr_udiv_26nseOg_U16_n_28,hls_ocr_udiv_26nseOg_U16_n_29,hls_ocr_udiv_26nseOg_U16_n_30,hls_ocr_udiv_26nseOg_U16_n_31}),
        .\r_stage_reg[0]_rep_2 (hls_ocr_udiv_26nseOg_U16_n_24),
        .\r_stage_reg[26] (done0),
        .r_stage_reg_r_5(hls_ocr_udiv_34nsdEe_U15_n_5),
        .\remd_tmp_reg[0] (hls_ocr_udiv_34nsdEe_U17_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    \i3_i_reg_388[0]_i_1 
       (.I0(i3_i_reg_388_reg__0[0]),
        .O(i_fu_474_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i3_i_reg_388[1]_i_1 
       (.I0(i3_i_reg_388_reg__0[0]),
        .I1(i3_i_reg_388_reg__0[1]),
        .O(i_fu_474_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i3_i_reg_388[2]_i_1 
       (.I0(i3_i_reg_388_reg__0[2]),
        .I1(i3_i_reg_388_reg__0[1]),
        .I2(i3_i_reg_388_reg__0[0]),
        .O(i_fu_474_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i3_i_reg_388[3]_i_1 
       (.I0(i3_i_reg_388_reg__0[3]),
        .I1(i3_i_reg_388_reg__0[0]),
        .I2(i3_i_reg_388_reg__0[1]),
        .I3(i3_i_reg_388_reg__0[2]),
        .O(i_fu_474_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i3_i_reg_388[4]_i_1 
       (.I0(i3_i_reg_388_reg__0[4]),
        .I1(i3_i_reg_388_reg__0[2]),
        .I2(i3_i_reg_388_reg__0[1]),
        .I3(i3_i_reg_388_reg__0[0]),
        .I4(i3_i_reg_388_reg__0[3]),
        .O(i_fu_474_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i3_i_reg_388[5]_i_1 
       (.I0(i3_i_reg_388_reg__0[5]),
        .I1(i3_i_reg_388_reg__0[3]),
        .I2(i3_i_reg_388_reg__0[0]),
        .I3(i3_i_reg_388_reg__0[1]),
        .I4(i3_i_reg_388_reg__0[2]),
        .I5(i3_i_reg_388_reg__0[4]),
        .O(i_fu_474_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i3_i_reg_388[6]_i_1 
       (.I0(i3_i_reg_388_reg__0[6]),
        .I1(\i3_i_reg_388[8]_i_3_n_4 ),
        .O(i_fu_474_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i3_i_reg_388[7]_i_1 
       (.I0(i3_i_reg_388_reg__0[7]),
        .I1(\i3_i_reg_388[8]_i_3_n_4 ),
        .I2(i3_i_reg_388_reg__0[6]),
        .O(i_fu_474_p2[7]));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \i3_i_reg_388[8]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_Erode_U0_full_n),
        .I2(hls_otsu_U0_ap_start),
        .I3(srcImg_cols_V_c13_empty_n),
        .I4(srcImg_rows_V_c12_empty_n),
        .I5(Q),
        .O(hls_otsu_U0_srcImg_rows_V_read));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i3_i_reg_388[8]_i_2 
       (.I0(i3_i_reg_388_reg__0[8]),
        .I1(i3_i_reg_388_reg__0[6]),
        .I2(\i3_i_reg_388[8]_i_3_n_4 ),
        .I3(i3_i_reg_388_reg__0[7]),
        .O(i_fu_474_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i3_i_reg_388[8]_i_3 
       (.I0(i3_i_reg_388_reg__0[5]),
        .I1(i3_i_reg_388_reg__0[3]),
        .I2(i3_i_reg_388_reg__0[0]),
        .I3(i3_i_reg_388_reg__0[1]),
        .I4(i3_i_reg_388_reg__0[2]),
        .I5(i3_i_reg_388_reg__0[4]),
        .O(\i3_i_reg_388[8]_i_3_n_4 ));
  FDRE \i3_i_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(hist_out_V_we0),
        .D(i_fu_474_p2[0]),
        .Q(i3_i_reg_388_reg__0[0]),
        .R(hls_otsu_U0_srcImg_rows_V_read));
  FDRE \i3_i_reg_388_reg[1] 
       (.C(ap_clk),
        .CE(hist_out_V_we0),
        .D(i_fu_474_p2[1]),
        .Q(i3_i_reg_388_reg__0[1]),
        .R(hls_otsu_U0_srcImg_rows_V_read));
  FDRE \i3_i_reg_388_reg[2] 
       (.C(ap_clk),
        .CE(hist_out_V_we0),
        .D(i_fu_474_p2[2]),
        .Q(i3_i_reg_388_reg__0[2]),
        .R(hls_otsu_U0_srcImg_rows_V_read));
  FDRE \i3_i_reg_388_reg[3] 
       (.C(ap_clk),
        .CE(hist_out_V_we0),
        .D(i_fu_474_p2[3]),
        .Q(i3_i_reg_388_reg__0[3]),
        .R(hls_otsu_U0_srcImg_rows_V_read));
  FDRE \i3_i_reg_388_reg[4] 
       (.C(ap_clk),
        .CE(hist_out_V_we0),
        .D(i_fu_474_p2[4]),
        .Q(i3_i_reg_388_reg__0[4]),
        .R(hls_otsu_U0_srcImg_rows_V_read));
  FDRE \i3_i_reg_388_reg[5] 
       (.C(ap_clk),
        .CE(hist_out_V_we0),
        .D(i_fu_474_p2[5]),
        .Q(i3_i_reg_388_reg__0[5]),
        .R(hls_otsu_U0_srcImg_rows_V_read));
  FDRE \i3_i_reg_388_reg[6] 
       (.C(ap_clk),
        .CE(hist_out_V_we0),
        .D(i_fu_474_p2[6]),
        .Q(i3_i_reg_388_reg__0[6]),
        .R(hls_otsu_U0_srcImg_rows_V_read));
  FDRE \i3_i_reg_388_reg[7] 
       (.C(ap_clk),
        .CE(hist_out_V_we0),
        .D(i_fu_474_p2[7]),
        .Q(i3_i_reg_388_reg__0[7]),
        .R(hls_otsu_U0_srcImg_rows_V_read));
  FDRE \i3_i_reg_388_reg[8] 
       (.C(ap_clk),
        .CE(hist_out_V_we0),
        .D(i_fu_474_p2[8]),
        .Q(i3_i_reg_388_reg__0[8]),
        .R(hls_otsu_U0_srcImg_rows_V_read));
  LUT2 #(
    .INIT(4'h2)) 
    \i4_i_reg_399[8]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_4 ),
        .I1(ap_CS_fsm_state8),
        .O(i4_i_reg_399));
  FDRE \i4_i_reg_399_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_1345[0]),
        .Q(\i4_i_reg_399_reg_n_4_[0] ),
        .R(i4_i_reg_399));
  FDRE \i4_i_reg_399_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_1345[1]),
        .Q(\i4_i_reg_399_reg_n_4_[1] ),
        .R(i4_i_reg_399));
  FDRE \i4_i_reg_399_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_1345[2]),
        .Q(\i4_i_reg_399_reg_n_4_[2] ),
        .R(i4_i_reg_399));
  FDRE \i4_i_reg_399_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_1345[3]),
        .Q(\i4_i_reg_399_reg_n_4_[3] ),
        .R(i4_i_reg_399));
  FDRE \i4_i_reg_399_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_1345[4]),
        .Q(\i4_i_reg_399_reg_n_4_[4] ),
        .R(i4_i_reg_399));
  FDRE \i4_i_reg_399_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_1345[5]),
        .Q(\i4_i_reg_399_reg_n_4_[5] ),
        .R(i4_i_reg_399));
  FDRE \i4_i_reg_399_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_1345[6]),
        .Q(\i4_i_reg_399_reg_n_4_[6] ),
        .R(i4_i_reg_399));
  FDRE \i4_i_reg_399_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_1345[7]),
        .Q(\i4_i_reg_399_reg_n_4_[7] ),
        .R(i4_i_reg_399));
  FDRE \i4_i_reg_399_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_1_reg_1345[8]),
        .Q(\i4_i_reg_399_reg_n_4_[8] ),
        .R(i4_i_reg_399));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_1345[0]_i_1 
       (.I0(\i4_i_reg_399_reg_n_4_[0] ),
        .O(i_1_fu_540_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_1345[1]_i_1 
       (.I0(\i4_i_reg_399_reg_n_4_[0] ),
        .I1(\i4_i_reg_399_reg_n_4_[1] ),
        .O(i_1_fu_540_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_reg_1345[2]_i_1 
       (.I0(\i4_i_reg_399_reg_n_4_[2] ),
        .I1(\i4_i_reg_399_reg_n_4_[1] ),
        .I2(\i4_i_reg_399_reg_n_4_[0] ),
        .O(i_1_fu_540_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_reg_1345[3]_i_1 
       (.I0(\i4_i_reg_399_reg_n_4_[3] ),
        .I1(\i4_i_reg_399_reg_n_4_[0] ),
        .I2(\i4_i_reg_399_reg_n_4_[1] ),
        .I3(\i4_i_reg_399_reg_n_4_[2] ),
        .O(i_1_fu_540_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_1_reg_1345[4]_i_1 
       (.I0(\i4_i_reg_399_reg_n_4_[4] ),
        .I1(\i4_i_reg_399_reg_n_4_[2] ),
        .I2(\i4_i_reg_399_reg_n_4_[1] ),
        .I3(\i4_i_reg_399_reg_n_4_[0] ),
        .I4(\i4_i_reg_399_reg_n_4_[3] ),
        .O(i_1_fu_540_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_1_reg_1345[5]_i_1 
       (.I0(\i4_i_reg_399_reg_n_4_[5] ),
        .I1(\i4_i_reg_399_reg_n_4_[3] ),
        .I2(\i4_i_reg_399_reg_n_4_[0] ),
        .I3(\i4_i_reg_399_reg_n_4_[1] ),
        .I4(\i4_i_reg_399_reg_n_4_[2] ),
        .I5(\i4_i_reg_399_reg_n_4_[4] ),
        .O(i_1_fu_540_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_1345[6]_i_1 
       (.I0(\i4_i_reg_399_reg_n_4_[6] ),
        .I1(\i_1_reg_1345[8]_i_2_n_4 ),
        .O(i_1_fu_540_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_reg_1345[7]_i_1 
       (.I0(\i4_i_reg_399_reg_n_4_[7] ),
        .I1(\i_1_reg_1345[8]_i_2_n_4 ),
        .I2(\i4_i_reg_399_reg_n_4_[6] ),
        .O(i_1_fu_540_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_reg_1345[8]_i_1 
       (.I0(\i4_i_reg_399_reg_n_4_[8] ),
        .I1(\i4_i_reg_399_reg_n_4_[6] ),
        .I2(\i4_i_reg_399_reg_n_4_[7] ),
        .I3(\i_1_reg_1345[8]_i_2_n_4 ),
        .O(i_1_fu_540_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_1_reg_1345[8]_i_2 
       (.I0(\i4_i_reg_399_reg_n_4_[3] ),
        .I1(\i4_i_reg_399_reg_n_4_[0] ),
        .I2(\i4_i_reg_399_reg_n_4_[1] ),
        .I3(\i4_i_reg_399_reg_n_4_[2] ),
        .I4(\i4_i_reg_399_reg_n_4_[4] ),
        .I5(\i4_i_reg_399_reg_n_4_[5] ),
        .O(\i_1_reg_1345[8]_i_2_n_4 ));
  FDRE \i_1_reg_1345_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_1_fu_540_p2[0]),
        .Q(i_1_reg_1345[0]),
        .R(1'b0));
  FDRE \i_1_reg_1345_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_1_fu_540_p2[1]),
        .Q(i_1_reg_1345[1]),
        .R(1'b0));
  FDRE \i_1_reg_1345_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_1_fu_540_p2[2]),
        .Q(i_1_reg_1345[2]),
        .R(1'b0));
  FDRE \i_1_reg_1345_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_1_fu_540_p2[3]),
        .Q(i_1_reg_1345[3]),
        .R(1'b0));
  FDRE \i_1_reg_1345_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_1_fu_540_p2[4]),
        .Q(i_1_reg_1345[4]),
        .R(1'b0));
  FDRE \i_1_reg_1345_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_1_fu_540_p2[5]),
        .Q(i_1_reg_1345[5]),
        .R(1'b0));
  FDRE \i_1_reg_1345_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_1_fu_540_p2[6]),
        .Q(i_1_reg_1345[6]),
        .R(1'b0));
  FDRE \i_1_reg_1345_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_1_fu_540_p2[7]),
        .Q(i_1_reg_1345[7]),
        .R(1'b0));
  FDRE \i_1_reg_1345_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_1_fu_540_p2[8]),
        .Q(i_1_reg_1345[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_1458[0]_i_1 
       (.I0(\i_op_assign_reg_432_reg_n_4_[0] ),
        .O(i_2_fu_992_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_1458[1]_i_1 
       (.I0(\i_op_assign_reg_432_reg_n_4_[0] ),
        .I1(\i_op_assign_reg_432_reg_n_4_[1] ),
        .O(i_2_fu_992_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_1458[2]_i_1 
       (.I0(\i_op_assign_reg_432_reg_n_4_[2] ),
        .I1(\i_op_assign_reg_432_reg_n_4_[1] ),
        .I2(\i_op_assign_reg_432_reg_n_4_[0] ),
        .O(i_2_fu_992_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_1458[3]_i_1 
       (.I0(\i_op_assign_reg_432_reg_n_4_[3] ),
        .I1(\i_op_assign_reg_432_reg_n_4_[0] ),
        .I2(\i_op_assign_reg_432_reg_n_4_[1] ),
        .I3(\i_op_assign_reg_432_reg_n_4_[2] ),
        .O(i_2_fu_992_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_1458[4]_i_1 
       (.I0(\i_op_assign_reg_432_reg_n_4_[4] ),
        .I1(\i_op_assign_reg_432_reg_n_4_[2] ),
        .I2(\i_op_assign_reg_432_reg_n_4_[1] ),
        .I3(\i_op_assign_reg_432_reg_n_4_[0] ),
        .I4(\i_op_assign_reg_432_reg_n_4_[3] ),
        .O(i_2_fu_992_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_1458[5]_i_1 
       (.I0(\i_op_assign_reg_432_reg_n_4_[5] ),
        .I1(\i_op_assign_reg_432_reg_n_4_[3] ),
        .I2(\i_op_assign_reg_432_reg_n_4_[0] ),
        .I3(\i_op_assign_reg_432_reg_n_4_[1] ),
        .I4(\i_op_assign_reg_432_reg_n_4_[2] ),
        .I5(\i_op_assign_reg_432_reg_n_4_[4] ),
        .O(i_2_fu_992_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_1458[6]_i_1 
       (.I0(\i_op_assign_reg_432_reg_n_4_[6] ),
        .I1(\i_2_reg_1458[6]_i_2_n_4 ),
        .O(i_2_fu_992_p2[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_1458[6]_i_2 
       (.I0(\i_op_assign_reg_432_reg_n_4_[5] ),
        .I1(\i_op_assign_reg_432_reg_n_4_[3] ),
        .I2(\i_op_assign_reg_432_reg_n_4_[0] ),
        .I3(\i_op_assign_reg_432_reg_n_4_[1] ),
        .I4(\i_op_assign_reg_432_reg_n_4_[2] ),
        .I5(\i_op_assign_reg_432_reg_n_4_[4] ),
        .O(\i_2_reg_1458[6]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_1458[7]_i_1 
       (.I0(\i_op_assign_reg_432_reg_n_4_[7] ),
        .I1(\i_2_reg_1458[6]_i_2_n_4 ),
        .I2(\i_op_assign_reg_432_reg_n_4_[6] ),
        .O(i_2_fu_992_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_1458[8]_i_1 
       (.I0(\i_op_assign_reg_432_reg_n_4_[8] ),
        .I1(\i_op_assign_reg_432_reg_n_4_[6] ),
        .I2(\i_2_reg_1458[6]_i_2_n_4 ),
        .I3(\i_op_assign_reg_432_reg_n_4_[7] ),
        .O(i_2_fu_992_p2[8]));
  FDRE \i_2_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_2_fu_992_p2[0]),
        .Q(i_2_reg_1458[0]),
        .R(1'b0));
  FDRE \i_2_reg_1458_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_2_fu_992_p2[1]),
        .Q(i_2_reg_1458[1]),
        .R(1'b0));
  FDRE \i_2_reg_1458_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_2_fu_992_p2[2]),
        .Q(i_2_reg_1458[2]),
        .R(1'b0));
  FDRE \i_2_reg_1458_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_2_fu_992_p2[3]),
        .Q(i_2_reg_1458[3]),
        .R(1'b0));
  FDRE \i_2_reg_1458_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_2_fu_992_p2[4]),
        .Q(i_2_reg_1458[4]),
        .R(1'b0));
  FDRE \i_2_reg_1458_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_2_fu_992_p2[5]),
        .Q(i_2_reg_1458[5]),
        .R(1'b0));
  FDRE \i_2_reg_1458_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_2_fu_992_p2[6]),
        .Q(i_2_reg_1458[6]),
        .R(1'b0));
  FDRE \i_2_reg_1458_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_2_fu_992_p2[7]),
        .Q(i_2_reg_1458[7]),
        .R(1'b0));
  FDRE \i_2_reg_1458_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_2_fu_992_p2[8]),
        .Q(i_2_reg_1458[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_1508[0]_i_1 
       (.I0(\val_assign_reg_444_reg_n_4_[0] ),
        .O(i_3_fu_1067_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_1508[1]_i_1 
       (.I0(\val_assign_reg_444_reg_n_4_[0] ),
        .I1(\val_assign_reg_444_reg_n_4_[1] ),
        .O(i_3_fu_1067_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_3_reg_1508[2]_i_1 
       (.I0(\val_assign_reg_444_reg_n_4_[2] ),
        .I1(\val_assign_reg_444_reg_n_4_[1] ),
        .I2(\val_assign_reg_444_reg_n_4_[0] ),
        .O(i_3_fu_1067_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_3_reg_1508[3]_i_1 
       (.I0(\val_assign_reg_444_reg_n_4_[3] ),
        .I1(\val_assign_reg_444_reg_n_4_[0] ),
        .I2(\val_assign_reg_444_reg_n_4_[1] ),
        .I3(\val_assign_reg_444_reg_n_4_[2] ),
        .O(i_3_fu_1067_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_3_reg_1508[4]_i_1 
       (.I0(\val_assign_reg_444_reg_n_4_[4] ),
        .I1(\val_assign_reg_444_reg_n_4_[2] ),
        .I2(\val_assign_reg_444_reg_n_4_[1] ),
        .I3(\val_assign_reg_444_reg_n_4_[0] ),
        .I4(\val_assign_reg_444_reg_n_4_[3] ),
        .O(i_3_fu_1067_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_3_reg_1508[5]_i_1 
       (.I0(\val_assign_reg_444_reg_n_4_[5] ),
        .I1(\val_assign_reg_444_reg_n_4_[3] ),
        .I2(\val_assign_reg_444_reg_n_4_[0] ),
        .I3(\val_assign_reg_444_reg_n_4_[1] ),
        .I4(\val_assign_reg_444_reg_n_4_[2] ),
        .I5(\val_assign_reg_444_reg_n_4_[4] ),
        .O(i_3_fu_1067_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_1508[6]_i_1 
       (.I0(\val_assign_reg_444_reg_n_4_[6] ),
        .I1(\i_3_reg_1508[8]_i_2_n_4 ),
        .O(i_3_fu_1067_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_3_reg_1508[7]_i_1 
       (.I0(\val_assign_reg_444_reg_n_4_[7] ),
        .I1(\i_3_reg_1508[8]_i_2_n_4 ),
        .I2(\val_assign_reg_444_reg_n_4_[6] ),
        .O(i_3_fu_1067_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_3_reg_1508[8]_i_1 
       (.I0(\val_assign_reg_444_reg_n_4_[8] ),
        .I1(\val_assign_reg_444_reg_n_4_[6] ),
        .I2(\i_3_reg_1508[8]_i_2_n_4 ),
        .I3(\val_assign_reg_444_reg_n_4_[7] ),
        .O(i_3_fu_1067_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_3_reg_1508[8]_i_2 
       (.I0(\val_assign_reg_444_reg_n_4_[5] ),
        .I1(\val_assign_reg_444_reg_n_4_[3] ),
        .I2(\val_assign_reg_444_reg_n_4_[0] ),
        .I3(\val_assign_reg_444_reg_n_4_[1] ),
        .I4(\val_assign_reg_444_reg_n_4_[2] ),
        .I5(\val_assign_reg_444_reg_n_4_[4] ),
        .O(\i_3_reg_1508[8]_i_2_n_4 ));
  FDRE \i_3_reg_1508_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(i_3_fu_1067_p2[0]),
        .Q(i_3_reg_1508[0]),
        .R(1'b0));
  FDRE \i_3_reg_1508_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(i_3_fu_1067_p2[1]),
        .Q(i_3_reg_1508[1]),
        .R(1'b0));
  FDRE \i_3_reg_1508_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(i_3_fu_1067_p2[2]),
        .Q(i_3_reg_1508[2]),
        .R(1'b0));
  FDRE \i_3_reg_1508_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(i_3_fu_1067_p2[3]),
        .Q(i_3_reg_1508[3]),
        .R(1'b0));
  FDRE \i_3_reg_1508_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(i_3_fu_1067_p2[4]),
        .Q(i_3_reg_1508[4]),
        .R(1'b0));
  FDRE \i_3_reg_1508_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(i_3_fu_1067_p2[5]),
        .Q(i_3_reg_1508[5]),
        .R(1'b0));
  FDRE \i_3_reg_1508_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(i_3_fu_1067_p2[6]),
        .Q(i_3_reg_1508[6]),
        .R(1'b0));
  FDRE \i_3_reg_1508_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(i_3_fu_1067_p2[7]),
        .Q(i_3_reg_1508[7]),
        .R(1'b0));
  FDRE \i_3_reg_1508_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(i_3_fu_1067_p2[8]),
        .Q(i_3_reg_1508[8]),
        .R(1'b0));
  FDRE \i_op_assign_reg_432_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1458[0]),
        .Q(\i_op_assign_reg_432_reg_n_4_[0] ),
        .R(i_op_assign_reg_432));
  FDRE \i_op_assign_reg_432_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1458[1]),
        .Q(\i_op_assign_reg_432_reg_n_4_[1] ),
        .R(i_op_assign_reg_432));
  FDRE \i_op_assign_reg_432_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1458[2]),
        .Q(\i_op_assign_reg_432_reg_n_4_[2] ),
        .R(i_op_assign_reg_432));
  FDRE \i_op_assign_reg_432_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1458[3]),
        .Q(\i_op_assign_reg_432_reg_n_4_[3] ),
        .R(i_op_assign_reg_432));
  FDRE \i_op_assign_reg_432_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1458[4]),
        .Q(\i_op_assign_reg_432_reg_n_4_[4] ),
        .R(i_op_assign_reg_432));
  FDRE \i_op_assign_reg_432_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1458[5]),
        .Q(\i_op_assign_reg_432_reg_n_4_[5] ),
        .R(i_op_assign_reg_432));
  FDRE \i_op_assign_reg_432_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1458[6]),
        .Q(\i_op_assign_reg_432_reg_n_4_[6] ),
        .R(i_op_assign_reg_432));
  FDRE \i_op_assign_reg_432_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1458[7]),
        .Q(\i_op_assign_reg_432_reg_n_4_[7] ),
        .R(i_op_assign_reg_432));
  FDRE \i_op_assign_reg_432_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_2_reg_1458[8]),
        .Q(\i_op_assign_reg_432_reg_n_4_[8] ),
        .R(i_op_assign_reg_432));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_1406[0]_i_1 
       (.I0(p_2_in),
        .I1(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .O(\icmp_reg_1406[0]_i_1_n_4 ));
  FDRE \icmp_reg_1406_reg[0] 
       (.C(ap_clk),
        .CE(icmp_reg_14060),
        .D(\icmp_reg_1406[0]_i_1_n_4 ),
        .Q(icmp_reg_1406),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55D5FFFFFFFFFFFF)) 
    internal_empty_n_i_2__1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(tmp_6_i_reg_1350),
        .I3(srcImg_data_stream_0_empty_n),
        .I4(tmp_6_i_reg_1350_pp0_iter1_reg),
        .I5(otusImg_data_stream_s_full_n),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    internal_full_n_i_2__4
       (.I0(srcImg_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(tmp_6_i_reg_1350),
        .I3(p_14_in),
        .I4(srcImg_data_stream_0_full_n),
        .I5(\ap_CS_fsm_reg[4]_0 ),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    internal_full_n_i_3
       (.I0(p_14_in),
        .I1(tmp_6_i_reg_1350),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcImg_data_stream_0_empty_n),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .I5(srcImg_data_stream_0_full_n),
        .O(mOutPtr110_out));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_410[0]_i_1 
       (.I0(j_i_reg_410_reg__0[0]),
        .O(\j_i_reg_410[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_410[1]_i_1 
       (.I0(j_i_reg_410_reg__0[1]),
        .I1(j_i_reg_410_reg__0[0]),
        .O(j_fu_555_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_i_reg_410[2]_i_1 
       (.I0(j_i_reg_410_reg__0[2]),
        .I1(j_i_reg_410_reg__0[0]),
        .I2(j_i_reg_410_reg__0[1]),
        .O(j_fu_555_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_i_reg_410[3]_i_1 
       (.I0(j_i_reg_410_reg__0[3]),
        .I1(j_i_reg_410_reg__0[1]),
        .I2(j_i_reg_410_reg__0[0]),
        .I3(j_i_reg_410_reg__0[2]),
        .O(j_fu_555_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_i_reg_410[4]_i_1 
       (.I0(j_i_reg_410_reg__0[4]),
        .I1(j_i_reg_410_reg__0[2]),
        .I2(j_i_reg_410_reg__0[0]),
        .I3(j_i_reg_410_reg__0[1]),
        .I4(j_i_reg_410_reg__0[3]),
        .O(j_fu_555_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_i_reg_410[5]_i_1 
       (.I0(j_i_reg_410_reg__0[5]),
        .I1(j_i_reg_410_reg__0[3]),
        .I2(j_i_reg_410_reg__0[1]),
        .I3(j_i_reg_410_reg__0[0]),
        .I4(j_i_reg_410_reg__0[2]),
        .I5(j_i_reg_410_reg__0[4]),
        .O(j_fu_555_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_410[6]_i_1 
       (.I0(j_i_reg_410_reg__0[6]),
        .I1(\j_i_reg_410[9]_i_5_n_4 ),
        .O(j_fu_555_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_i_reg_410[7]_i_1 
       (.I0(j_i_reg_410_reg__0[7]),
        .I1(\j_i_reg_410[9]_i_5_n_4 ),
        .I2(j_i_reg_410_reg__0[6]),
        .O(j_fu_555_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_i_reg_410[8]_i_1 
       (.I0(j_i_reg_410_reg__0[8]),
        .I1(j_i_reg_410_reg__0[7]),
        .I2(j_i_reg_410_reg__0[6]),
        .I3(\j_i_reg_410[9]_i_5_n_4 ),
        .O(j_fu_555_p2[8]));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    \j_i_reg_410[9]_i_1 
       (.I0(ap_block_pp0_stage0_subdone5_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_6_i_fu_550_p2),
        .I4(ap_CS_fsm_state3),
        .I5(tmp_5_i_fu_535_p2),
        .O(j_i_reg_410));
  LUT4 #(
    .INIT(16'h8000)) 
    \j_i_reg_410[9]_i_2 
       (.I0(ap_block_pp0_stage0_subdone5_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_6_i_fu_550_p2),
        .O(j_i_reg_4100));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_i_reg_410[9]_i_3 
       (.I0(j_i_reg_410_reg__0[9]),
        .I1(\j_i_reg_410[9]_i_5_n_4 ),
        .I2(j_i_reg_410_reg__0[6]),
        .I3(j_i_reg_410_reg__0[7]),
        .I4(j_i_reg_410_reg__0[8]),
        .O(j_fu_555_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_i_reg_410[9]_i_5 
       (.I0(j_i_reg_410_reg__0[5]),
        .I1(j_i_reg_410_reg__0[3]),
        .I2(j_i_reg_410_reg__0[1]),
        .I3(j_i_reg_410_reg__0[0]),
        .I4(j_i_reg_410_reg__0[2]),
        .I5(j_i_reg_410_reg__0[4]),
        .O(\j_i_reg_410[9]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_410[9]_i_6 
       (.I0(j_i_reg_410_reg__0[9]),
        .O(\j_i_reg_410[9]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_410[9]_i_7 
       (.I0(j_i_reg_410_reg__0[7]),
        .O(\j_i_reg_410[9]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_i_reg_410[9]_i_8 
       (.I0(j_i_reg_410_reg__0[9]),
        .I1(j_i_reg_410_reg__0[8]),
        .O(\j_i_reg_410[9]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_i_reg_410[9]_i_9 
       (.I0(j_i_reg_410_reg__0[7]),
        .I1(j_i_reg_410_reg__0[6]),
        .O(\j_i_reg_410[9]_i_9_n_4 ));
  FDRE \j_i_reg_410_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_4100),
        .D(\j_i_reg_410[0]_i_1_n_4 ),
        .Q(j_i_reg_410_reg__0[0]),
        .R(j_i_reg_410));
  FDRE \j_i_reg_410_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_4100),
        .D(j_fu_555_p2[1]),
        .Q(j_i_reg_410_reg__0[1]),
        .R(j_i_reg_410));
  FDRE \j_i_reg_410_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_4100),
        .D(j_fu_555_p2[2]),
        .Q(j_i_reg_410_reg__0[2]),
        .R(j_i_reg_410));
  FDRE \j_i_reg_410_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_4100),
        .D(j_fu_555_p2[3]),
        .Q(j_i_reg_410_reg__0[3]),
        .R(j_i_reg_410));
  FDRE \j_i_reg_410_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_4100),
        .D(j_fu_555_p2[4]),
        .Q(j_i_reg_410_reg__0[4]),
        .R(j_i_reg_410));
  FDRE \j_i_reg_410_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_4100),
        .D(j_fu_555_p2[5]),
        .Q(j_i_reg_410_reg__0[5]),
        .R(j_i_reg_410));
  FDRE \j_i_reg_410_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_4100),
        .D(j_fu_555_p2[6]),
        .Q(j_i_reg_410_reg__0[6]),
        .R(j_i_reg_410));
  FDRE \j_i_reg_410_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_4100),
        .D(j_fu_555_p2[7]),
        .Q(j_i_reg_410_reg__0[7]),
        .R(j_i_reg_410));
  FDRE \j_i_reg_410_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_4100),
        .D(j_fu_555_p2[8]),
        .Q(j_i_reg_410_reg__0[8]),
        .R(j_i_reg_410));
  FDRE \j_i_reg_410_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_4100),
        .D(j_fu_555_p2[9]),
        .Q(j_i_reg_410_reg__0[9]),
        .R(j_i_reg_410));
  CARRY4 \j_i_reg_410_reg[9]_i_4 
       (.CI(1'b0),
        .CO({\NLW_j_i_reg_410_reg[9]_i_4_CO_UNCONNECTED [3:2],tmp_6_i_fu_550_p2,\j_i_reg_410_reg[9]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\j_i_reg_410[9]_i_6_n_4 ,\j_i_reg_410[9]_i_7_n_4 }),
        .O(\NLW_j_i_reg_410_reg[9]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\j_i_reg_410[9]_i_8_n_4 ,\j_i_reg_410[9]_i_9_n_4 }));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__1 
       (.I0(srcImg_data_stream_0_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(tmp_6_i_reg_1350),
        .I3(p_14_in),
        .I4(\brmerge_i_reg_457_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(tmp_6_i_reg_1350),
        .I2(ap_block_pp0_stage0_subdone5_in),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(hls_otsu_U0_srcImg_data_stream_V_read));
  FDRE \p_Val2_3_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[0]),
        .Q(p_Val2_3_reg_1523[0]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[10]),
        .Q(p_Val2_3_reg_1523[10]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[11]),
        .Q(p_Val2_3_reg_1523[11]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[12]),
        .Q(p_Val2_3_reg_1523[12]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[13]),
        .Q(p_Val2_3_reg_1523[13]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[14]),
        .Q(p_Val2_3_reg_1523[14]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[15]),
        .Q(p_Val2_3_reg_1523[15]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[16]),
        .Q(p_Val2_3_reg_1523[16]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[17]),
        .Q(p_Val2_3_reg_1523[17]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[18]),
        .Q(p_Val2_3_reg_1523[18]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[19]),
        .Q(p_Val2_3_reg_1523[19]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[1]),
        .Q(p_Val2_3_reg_1523[1]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[20]),
        .Q(p_Val2_3_reg_1523[20]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[21]),
        .Q(p_Val2_3_reg_1523[21]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[22]),
        .Q(p_Val2_3_reg_1523[22]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[23]),
        .Q(p_Val2_3_reg_1523[23]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[24]),
        .Q(p_Val2_3_reg_1523[24]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[25]),
        .Q(p_Val2_3_reg_1523[25]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[26]),
        .Q(p_Val2_3_reg_1523[26]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[27]),
        .Q(p_Val2_3_reg_1523[27]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[2]),
        .Q(p_Val2_3_reg_1523[2]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[3]),
        .Q(p_Val2_3_reg_1523[3]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[4]),
        .Q(p_Val2_3_reg_1523[4]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[5]),
        .Q(p_Val2_3_reg_1523[5]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[6]),
        .Q(p_Val2_3_reg_1523[6]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[7]),
        .Q(p_Val2_3_reg_1523[7]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[8]),
        .Q(p_Val2_3_reg_1523[8]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1523_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(front_grays_V_q0[9]),
        .Q(p_Val2_3_reg_1523[9]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[0] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[0]),
        .Q(r_V_5_reg_1566[0]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[10] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[10]),
        .Q(r_V_5_reg_1566[10]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[11] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[11]),
        .Q(r_V_5_reg_1566[11]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[12] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[12]),
        .Q(r_V_5_reg_1566[12]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[13] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[13]),
        .Q(r_V_5_reg_1566[13]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[14] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[14]),
        .Q(r_V_5_reg_1566[14]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[15] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[15]),
        .Q(r_V_5_reg_1566[15]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[16] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[16]),
        .Q(r_V_5_reg_1566[16]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[17] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[17]),
        .Q(r_V_5_reg_1566[17]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[18] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[18]),
        .Q(r_V_5_reg_1566[18]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[19] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[19]),
        .Q(r_V_5_reg_1566[19]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[1] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[1]),
        .Q(r_V_5_reg_1566[1]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[20] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[20]),
        .Q(r_V_5_reg_1566[20]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[21] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[21]),
        .Q(r_V_5_reg_1566[21]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[22] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[22]),
        .Q(r_V_5_reg_1566[22]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[23] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[23]),
        .Q(r_V_5_reg_1566[23]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[24] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[24]),
        .Q(r_V_5_reg_1566[24]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[25] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[25]),
        .Q(r_V_5_reg_1566[25]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[2] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[2]),
        .Q(r_V_5_reg_1566[2]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[3] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[3]),
        .Q(r_V_5_reg_1566[3]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[4] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[4]),
        .Q(r_V_5_reg_1566[4]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[5] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[5]),
        .Q(r_V_5_reg_1566[5]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[6] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[6]),
        .Q(r_V_5_reg_1566[6]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[7] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[7]),
        .Q(r_V_5_reg_1566[7]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[8] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[8]),
        .Q(r_V_5_reg_1566[8]),
        .R(1'b0));
  FDRE \r_V_5_reg_1566_reg[9] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(grp_fu_1132_p2[9]),
        .Q(r_V_5_reg_1566[9]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[0]),
        .Q(r_V_6_reg_1572[0]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[10]),
        .Q(r_V_6_reg_1572[10]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[11]),
        .Q(r_V_6_reg_1572[11]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[12]),
        .Q(r_V_6_reg_1572[12]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[13]),
        .Q(r_V_6_reg_1572[13]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[14]),
        .Q(r_V_6_reg_1572[14]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[15]),
        .Q(r_V_6_reg_1572[15]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[16]),
        .Q(r_V_6_reg_1572[16]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[17]),
        .Q(r_V_6_reg_1572[17]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[18]),
        .Q(r_V_6_reg_1572[18]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[19]),
        .Q(r_V_6_reg_1572[19]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[1]),
        .Q(r_V_6_reg_1572[1]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[20]),
        .Q(r_V_6_reg_1572[20]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[21]),
        .Q(r_V_6_reg_1572[21]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[22]),
        .Q(r_V_6_reg_1572[22]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[23]),
        .Q(r_V_6_reg_1572[23]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[24]),
        .Q(r_V_6_reg_1572[24]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[25]),
        .Q(r_V_6_reg_1572[25]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[26]),
        .Q(r_V_6_reg_1572[26]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[27]),
        .Q(r_V_6_reg_1572[27]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[28]),
        .Q(r_V_6_reg_1572[28]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[29]),
        .Q(r_V_6_reg_1572[29]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[2]),
        .Q(r_V_6_reg_1572[2]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[30]),
        .Q(r_V_6_reg_1572[30]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[31]),
        .Q(r_V_6_reg_1572[31]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[32]),
        .Q(r_V_6_reg_1572[32]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[33]),
        .Q(r_V_6_reg_1572[33]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[3]),
        .Q(r_V_6_reg_1572[3]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[4]),
        .Q(r_V_6_reg_1572[4]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[5]),
        .Q(r_V_6_reg_1572[5]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[6]),
        .Q(r_V_6_reg_1572[6]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[7]),
        .Q(r_V_6_reg_1572[7]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[8]),
        .Q(r_V_6_reg_1572[8]),
        .R(1'b0));
  FDRE \r_V_6_reg_1572_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(grp_fu_1118_p2[9]),
        .Q(r_V_6_reg_1572[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_58
       (.I0(front_pixs_tmp_V_1_fu_250_reg[19]),
        .I1(front_grays_tmp_V_1_fu_2460),
        .O(ram_reg_i_58_n_4));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h00004044)) 
    \sel_tmp5_reg_1411[0]_i_1 
       (.I0(p_2_in),
        .I1(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I2(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I3(\icmp_reg_1406[0]_i_1_n_4 ),
        .I4(\tmp_49_1_i_reg_1384[0]_i_1_n_4 ),
        .O(p_2_in9_out));
  FDRE \sel_tmp5_reg_1411_reg[0] 
       (.C(ap_clk),
        .CE(icmp_reg_14060),
        .D(p_2_in9_out),
        .Q(sel_tmp5_reg_1411),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__0
       (.I0(hls_otsu_U0_ap_ready),
        .I1(start_once_reg),
        .I2(start_for_Erode_U0_full_n),
        .I3(hls_otsu_U0_ap_start),
        .O(start_once_reg_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_4),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \threshold_V_reg[0] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(\val_assign_reg_444_reg_n_4_[0] ),
        .Q(threshold_V[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \threshold_V_reg[1] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(\val_assign_reg_444_reg_n_4_[1] ),
        .Q(threshold_V[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \threshold_V_reg[2] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(\val_assign_reg_444_reg_n_4_[2] ),
        .Q(threshold_V[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \threshold_V_reg[3] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(\val_assign_reg_444_reg_n_4_[3] ),
        .Q(threshold_V[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \threshold_V_reg[4] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(\val_assign_reg_444_reg_n_4_[4] ),
        .Q(threshold_V[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \threshold_V_reg[5] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(\val_assign_reg_444_reg_n_4_[5] ),
        .Q(threshold_V[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \threshold_V_reg[6] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(\val_assign_reg_444_reg_n_4_[6] ),
        .Q(threshold_V[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \threshold_V_reg[7] 
       (.C(ap_clk),
        .CE(delta_max_V_fu_2540),
        .D(\val_assign_reg_444_reg_n_4_[7] ),
        .Q(threshold_V[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_fu_1187_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1132_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_fu_1187_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp5_fu_1187_p2_i_1_n_11,tmp5_fu_1187_p2_i_2_n_8,tmp5_fu_1187_p2_i_2_n_9,tmp5_fu_1187_p2_i_2_n_10,tmp5_fu_1187_p2_i_2_n_11,tmp5_fu_1187_p2_i_3_n_8,tmp5_fu_1187_p2_i_3_n_9,tmp5_fu_1187_p2_i_3_n_10,tmp5_fu_1187_p2_i_3_n_11}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_fu_1187_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_fu_1187_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_fu_1187_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_fu_1187_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_fu_1187_p2_OVERFLOW_UNCONNECTED),
        .P({tmp5_fu_1187_p2_n_62,tmp5_fu_1187_p2_n_63,tmp5_fu_1187_p2_n_64,tmp5_fu_1187_p2_n_65,tmp5_fu_1187_p2_n_66,tmp5_fu_1187_p2_n_67,tmp5_fu_1187_p2_n_68,tmp5_fu_1187_p2_n_69,tmp5_fu_1187_p2_n_70,tmp5_fu_1187_p2_n_71,tmp5_fu_1187_p2_n_72,tmp5_fu_1187_p2_n_73,tmp5_fu_1187_p2_n_74,tmp5_fu_1187_p2_n_75,tmp5_fu_1187_p2_n_76,tmp5_fu_1187_p2_n_77,tmp5_fu_1187_p2_n_78,tmp5_fu_1187_p2_n_79,tmp5_fu_1187_p2_n_80,tmp5_fu_1187_p2_n_81,tmp5_fu_1187_p2_n_82,tmp5_fu_1187_p2_n_83,tmp5_fu_1187_p2_n_84,tmp5_fu_1187_p2_n_85,tmp5_fu_1187_p2_n_86,tmp5_fu_1187_p2_n_87,tmp5_fu_1187_p2_n_88,tmp5_fu_1187_p2_n_89,tmp5_fu_1187_p2_n_90,tmp5_fu_1187_p2_n_91,tmp5_fu_1187_p2_n_92,tmp5_fu_1187_p2_n_93,tmp5_fu_1187_p2_n_94,tmp5_fu_1187_p2_n_95,tmp5_fu_1187_p2_n_96,tmp5_fu_1187_p2_n_97,tmp5_fu_1187_p2_n_98,tmp5_fu_1187_p2_n_99,tmp5_fu_1187_p2_n_100,tmp5_fu_1187_p2_n_101,tmp5_fu_1187_p2_n_102,tmp5_fu_1187_p2_n_103,tmp5_fu_1187_p2_n_104,tmp5_fu_1187_p2_n_105,tmp5_fu_1187_p2_n_106,tmp5_fu_1187_p2_n_107,tmp5_fu_1187_p2_n_108,tmp5_fu_1187_p2_n_109}),
        .PATTERNBDETECT(NLW_tmp5_fu_1187_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_fu_1187_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp5_fu_1187_p2_n_110,tmp5_fu_1187_p2_n_111,tmp5_fu_1187_p2_n_112,tmp5_fu_1187_p2_n_113,tmp5_fu_1187_p2_n_114,tmp5_fu_1187_p2_n_115,tmp5_fu_1187_p2_n_116,tmp5_fu_1187_p2_n_117,tmp5_fu_1187_p2_n_118,tmp5_fu_1187_p2_n_119,tmp5_fu_1187_p2_n_120,tmp5_fu_1187_p2_n_121,tmp5_fu_1187_p2_n_122,tmp5_fu_1187_p2_n_123,tmp5_fu_1187_p2_n_124,tmp5_fu_1187_p2_n_125,tmp5_fu_1187_p2_n_126,tmp5_fu_1187_p2_n_127,tmp5_fu_1187_p2_n_128,tmp5_fu_1187_p2_n_129,tmp5_fu_1187_p2_n_130,tmp5_fu_1187_p2_n_131,tmp5_fu_1187_p2_n_132,tmp5_fu_1187_p2_n_133,tmp5_fu_1187_p2_n_134,tmp5_fu_1187_p2_n_135,tmp5_fu_1187_p2_n_136,tmp5_fu_1187_p2_n_137,tmp5_fu_1187_p2_n_138,tmp5_fu_1187_p2_n_139,tmp5_fu_1187_p2_n_140,tmp5_fu_1187_p2_n_141,tmp5_fu_1187_p2_n_142,tmp5_fu_1187_p2_n_143,tmp5_fu_1187_p2_n_144,tmp5_fu_1187_p2_n_145,tmp5_fu_1187_p2_n_146,tmp5_fu_1187_p2_n_147,tmp5_fu_1187_p2_n_148,tmp5_fu_1187_p2_n_149,tmp5_fu_1187_p2_n_150,tmp5_fu_1187_p2_n_151,tmp5_fu_1187_p2_n_152,tmp5_fu_1187_p2_n_153,tmp5_fu_1187_p2_n_154,tmp5_fu_1187_p2_n_155,tmp5_fu_1187_p2_n_156,tmp5_fu_1187_p2_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_fu_1187_p2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_fu_1187_p2__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp5_fu_1187_p2__0_i_1_n_8,tmp5_fu_1187_p2__0_i_1_n_9,tmp5_fu_1187_p2__0_i_1_n_10,tmp5_fu_1187_p2__0_i_1_n_11,tmp5_fu_1187_p2__0_i_2_n_8,tmp5_fu_1187_p2__0_i_2_n_9,tmp5_fu_1187_p2__0_i_2_n_10,tmp5_fu_1187_p2__0_i_2_n_11,tmp5_fu_1187_p2__0_i_3_n_8,tmp5_fu_1187_p2__0_i_3_n_9,tmp5_fu_1187_p2__0_i_3_n_10,tmp5_fu_1187_p2__0_i_3_n_11,tmp5_fu_1187_p2__0_i_4_n_8,tmp5_fu_1187_p2__0_i_4_n_9,tmp5_fu_1187_p2__0_i_4_n_10,tmp5_fu_1187_p2__0_i_4_n_11,r_V_5_reg_1566[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_fu_1187_p2__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_1132_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_fu_1187_p2__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_fu_1187_p2__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_fu_1187_p2__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_fu_1187_p2__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_fu_1187_p2__0_OVERFLOW_UNCONNECTED),
        .P({tmp5_fu_1187_p2__0_n_62,tmp5_fu_1187_p2__0_n_63,tmp5_fu_1187_p2__0_n_64,tmp5_fu_1187_p2__0_n_65,tmp5_fu_1187_p2__0_n_66,tmp5_fu_1187_p2__0_n_67,tmp5_fu_1187_p2__0_n_68,tmp5_fu_1187_p2__0_n_69,tmp5_fu_1187_p2__0_n_70,tmp5_fu_1187_p2__0_n_71,tmp5_fu_1187_p2__0_n_72,tmp5_fu_1187_p2__0_n_73,tmp5_fu_1187_p2__0_n_74,tmp5_fu_1187_p2__0_n_75,tmp5_fu_1187_p2__0_n_76,tmp5_fu_1187_p2__0_n_77,tmp5_fu_1187_p2__0_n_78,tmp5_fu_1187_p2__0_n_79,tmp5_fu_1187_p2__0_n_80,tmp5_fu_1187_p2__0_n_81,tmp5_fu_1187_p2__0_n_82,tmp5_fu_1187_p2__0_n_83,tmp5_fu_1187_p2__0_n_84,tmp5_fu_1187_p2__0_n_85,tmp5_fu_1187_p2__0_n_86,tmp5_fu_1187_p2__0_n_87,tmp5_fu_1187_p2__0_n_88,tmp5_fu_1187_p2__0_n_89,tmp5_fu_1187_p2__0_n_90,tmp5_fu_1187_p2__0_n_91,tmp5_fu_1187_p2__0_n_92,tmp5_fu_1187_p2__0_n_93,tmp5_fu_1187_p2__0_n_94,tmp5_fu_1187_p2__0_n_95,tmp5_fu_1187_p2__0_n_96,tmp5_fu_1187_p2__0_n_97,tmp5_fu_1187_p2__0_n_98,tmp5_fu_1187_p2__0_n_99,tmp5_fu_1187_p2__0_n_100,tmp5_fu_1187_p2__0_n_101,tmp5_fu_1187_p2__0_n_102,tmp5_fu_1187_p2__0_n_103,tmp5_fu_1187_p2__0_n_104,tmp5_fu_1187_p2__0_n_105,tmp5_fu_1187_p2__0_n_106,tmp5_fu_1187_p2__0_n_107,tmp5_fu_1187_p2__0_n_108,tmp5_fu_1187_p2__0_n_109}),
        .PATTERNBDETECT(NLW_tmp5_fu_1187_p2__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_fu_1187_p2__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp5_fu_1187_p2__0_n_110,tmp5_fu_1187_p2__0_n_111,tmp5_fu_1187_p2__0_n_112,tmp5_fu_1187_p2__0_n_113,tmp5_fu_1187_p2__0_n_114,tmp5_fu_1187_p2__0_n_115,tmp5_fu_1187_p2__0_n_116,tmp5_fu_1187_p2__0_n_117,tmp5_fu_1187_p2__0_n_118,tmp5_fu_1187_p2__0_n_119,tmp5_fu_1187_p2__0_n_120,tmp5_fu_1187_p2__0_n_121,tmp5_fu_1187_p2__0_n_122,tmp5_fu_1187_p2__0_n_123,tmp5_fu_1187_p2__0_n_124,tmp5_fu_1187_p2__0_n_125,tmp5_fu_1187_p2__0_n_126,tmp5_fu_1187_p2__0_n_127,tmp5_fu_1187_p2__0_n_128,tmp5_fu_1187_p2__0_n_129,tmp5_fu_1187_p2__0_n_130,tmp5_fu_1187_p2__0_n_131,tmp5_fu_1187_p2__0_n_132,tmp5_fu_1187_p2__0_n_133,tmp5_fu_1187_p2__0_n_134,tmp5_fu_1187_p2__0_n_135,tmp5_fu_1187_p2__0_n_136,tmp5_fu_1187_p2__0_n_137,tmp5_fu_1187_p2__0_n_138,tmp5_fu_1187_p2__0_n_139,tmp5_fu_1187_p2__0_n_140,tmp5_fu_1187_p2__0_n_141,tmp5_fu_1187_p2__0_n_142,tmp5_fu_1187_p2__0_n_143,tmp5_fu_1187_p2__0_n_144,tmp5_fu_1187_p2__0_n_145,tmp5_fu_1187_p2__0_n_146,tmp5_fu_1187_p2__0_n_147,tmp5_fu_1187_p2__0_n_148,tmp5_fu_1187_p2__0_n_149,tmp5_fu_1187_p2__0_n_150,tmp5_fu_1187_p2__0_n_151,tmp5_fu_1187_p2__0_n_152,tmp5_fu_1187_p2__0_n_153,tmp5_fu_1187_p2__0_n_154,tmp5_fu_1187_p2__0_n_155,tmp5_fu_1187_p2__0_n_156,tmp5_fu_1187_p2__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_fu_1187_p2__0_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp5_fu_1187_p2__0_i_1
       (.CI(tmp5_fu_1187_p2__0_i_2_n_4),
        .CO({tmp5_fu_1187_p2__0_i_1_n_4,tmp5_fu_1187_p2__0_i_1_n_5,tmp5_fu_1187_p2__0_i_1_n_6,tmp5_fu_1187_p2__0_i_1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_fu_1187_p2__0_i_1_n_8,tmp5_fu_1187_p2__0_i_1_n_9,tmp5_fu_1187_p2__0_i_1_n_10,tmp5_fu_1187_p2__0_i_1_n_11}),
        .S({tmp5_fu_1187_p2__0_i_5_n_4,tmp5_fu_1187_p2__0_i_6_n_4,tmp5_fu_1187_p2__0_i_7_n_4,tmp5_fu_1187_p2__0_i_8_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_10
       (.I0(r_V_5_reg_1566[11]),
        .O(tmp5_fu_1187_p2__0_i_10_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_11
       (.I0(r_V_5_reg_1566[10]),
        .O(tmp5_fu_1187_p2__0_i_11_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_12
       (.I0(r_V_5_reg_1566[9]),
        .O(tmp5_fu_1187_p2__0_i_12_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_13
       (.I0(r_V_5_reg_1566[6]),
        .O(tmp5_fu_1187_p2__0_i_13_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_14
       (.I0(r_V_5_reg_1566[8]),
        .O(tmp5_fu_1187_p2__0_i_14_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_15
       (.I0(r_V_5_reg_1566[7]),
        .O(tmp5_fu_1187_p2__0_i_15_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_16
       (.I0(r_V_5_reg_1566[5]),
        .O(tmp5_fu_1187_p2__0_i_16_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_17
       (.I0(r_V_5_reg_1566[0]),
        .O(tmp5_fu_1187_p2__0_i_17_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_18
       (.I0(r_V_5_reg_1566[4]),
        .O(tmp5_fu_1187_p2__0_i_18_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_19
       (.I0(r_V_5_reg_1566[3]),
        .O(tmp5_fu_1187_p2__0_i_19_n_4));
  CARRY4 tmp5_fu_1187_p2__0_i_2
       (.CI(tmp5_fu_1187_p2__0_i_3_n_4),
        .CO({tmp5_fu_1187_p2__0_i_2_n_4,tmp5_fu_1187_p2__0_i_2_n_5,tmp5_fu_1187_p2__0_i_2_n_6,tmp5_fu_1187_p2__0_i_2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_fu_1187_p2__0_i_2_n_8,tmp5_fu_1187_p2__0_i_2_n_9,tmp5_fu_1187_p2__0_i_2_n_10,tmp5_fu_1187_p2__0_i_2_n_11}),
        .S({tmp5_fu_1187_p2__0_i_9_n_4,tmp5_fu_1187_p2__0_i_10_n_4,tmp5_fu_1187_p2__0_i_11_n_4,tmp5_fu_1187_p2__0_i_12_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_20
       (.I0(r_V_5_reg_1566[2]),
        .O(tmp5_fu_1187_p2__0_i_20_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_21
       (.I0(r_V_5_reg_1566[1]),
        .O(tmp5_fu_1187_p2__0_i_21_n_4));
  CARRY4 tmp5_fu_1187_p2__0_i_3
       (.CI(tmp5_fu_1187_p2__0_i_4_n_4),
        .CO({tmp5_fu_1187_p2__0_i_3_n_4,tmp5_fu_1187_p2__0_i_3_n_5,tmp5_fu_1187_p2__0_i_3_n_6,tmp5_fu_1187_p2__0_i_3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_fu_1187_p2__0_i_13_n_4,1'b0}),
        .O({tmp5_fu_1187_p2__0_i_3_n_8,tmp5_fu_1187_p2__0_i_3_n_9,tmp5_fu_1187_p2__0_i_3_n_10,tmp5_fu_1187_p2__0_i_3_n_11}),
        .S({tmp5_fu_1187_p2__0_i_14_n_4,tmp5_fu_1187_p2__0_i_15_n_4,r_V_5_reg_1566[6],tmp5_fu_1187_p2__0_i_16_n_4}));
  CARRY4 tmp5_fu_1187_p2__0_i_4
       (.CI(1'b0),
        .CO({tmp5_fu_1187_p2__0_i_4_n_4,tmp5_fu_1187_p2__0_i_4_n_5,tmp5_fu_1187_p2__0_i_4_n_6,tmp5_fu_1187_p2__0_i_4_n_7}),
        .CYINIT(tmp5_fu_1187_p2__0_i_17_n_4),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_fu_1187_p2__0_i_4_n_8,tmp5_fu_1187_p2__0_i_4_n_9,tmp5_fu_1187_p2__0_i_4_n_10,tmp5_fu_1187_p2__0_i_4_n_11}),
        .S({tmp5_fu_1187_p2__0_i_18_n_4,tmp5_fu_1187_p2__0_i_19_n_4,tmp5_fu_1187_p2__0_i_20_n_4,tmp5_fu_1187_p2__0_i_21_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_5
       (.I0(r_V_5_reg_1566[16]),
        .O(tmp5_fu_1187_p2__0_i_5_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_6
       (.I0(r_V_5_reg_1566[15]),
        .O(tmp5_fu_1187_p2__0_i_6_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_7
       (.I0(r_V_5_reg_1566[14]),
        .O(tmp5_fu_1187_p2__0_i_7_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_8
       (.I0(r_V_5_reg_1566[13]),
        .O(tmp5_fu_1187_p2__0_i_8_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2__0_i_9
       (.I0(r_V_5_reg_1566[12]),
        .O(tmp5_fu_1187_p2__0_i_9_n_4));
  CARRY4 tmp5_fu_1187_p2_i_1
       (.CI(tmp5_fu_1187_p2_i_2_n_4),
        .CO(NLW_tmp5_fu_1187_p2_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp5_fu_1187_p2_i_1_O_UNCONNECTED[3:1],tmp5_fu_1187_p2_i_1_n_11}),
        .S({1'b0,1'b0,1'b0,tmp5_fu_1187_p2_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2_i_10
       (.I0(r_V_5_reg_1566[19]),
        .O(tmp5_fu_1187_p2_i_10_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2_i_11
       (.I0(r_V_5_reg_1566[18]),
        .O(tmp5_fu_1187_p2_i_11_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2_i_12
       (.I0(r_V_5_reg_1566[17]),
        .O(tmp5_fu_1187_p2_i_12_n_4));
  CARRY4 tmp5_fu_1187_p2_i_2
       (.CI(tmp5_fu_1187_p2_i_3_n_4),
        .CO({tmp5_fu_1187_p2_i_2_n_4,tmp5_fu_1187_p2_i_2_n_5,tmp5_fu_1187_p2_i_2_n_6,tmp5_fu_1187_p2_i_2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_fu_1187_p2_i_2_n_8,tmp5_fu_1187_p2_i_2_n_9,tmp5_fu_1187_p2_i_2_n_10,tmp5_fu_1187_p2_i_2_n_11}),
        .S({tmp5_fu_1187_p2_i_5_n_4,tmp5_fu_1187_p2_i_6_n_4,tmp5_fu_1187_p2_i_7_n_4,tmp5_fu_1187_p2_i_8_n_4}));
  CARRY4 tmp5_fu_1187_p2_i_3
       (.CI(tmp5_fu_1187_p2__0_i_1_n_4),
        .CO({tmp5_fu_1187_p2_i_3_n_4,tmp5_fu_1187_p2_i_3_n_5,tmp5_fu_1187_p2_i_3_n_6,tmp5_fu_1187_p2_i_3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp5_fu_1187_p2_i_3_n_8,tmp5_fu_1187_p2_i_3_n_9,tmp5_fu_1187_p2_i_3_n_10,tmp5_fu_1187_p2_i_3_n_11}),
        .S({tmp5_fu_1187_p2_i_9_n_4,tmp5_fu_1187_p2_i_10_n_4,tmp5_fu_1187_p2_i_11_n_4,tmp5_fu_1187_p2_i_12_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2_i_4
       (.I0(r_V_5_reg_1566[25]),
        .O(tmp5_fu_1187_p2_i_4_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2_i_5
       (.I0(r_V_5_reg_1566[24]),
        .O(tmp5_fu_1187_p2_i_5_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2_i_6
       (.I0(r_V_5_reg_1566[23]),
        .O(tmp5_fu_1187_p2_i_6_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2_i_7
       (.I0(r_V_5_reg_1566[22]),
        .O(tmp5_fu_1187_p2_i_7_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2_i_8
       (.I0(r_V_5_reg_1566[21]),
        .O(tmp5_fu_1187_p2_i_8_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_fu_1187_p2_i_9
       (.I0(r_V_5_reg_1566[20]),
        .O(tmp5_fu_1187_p2_i_9_n_4));
  FDRE \tmp5_reg_1592_reg[0] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_109),
        .Q(tmp5_reg_1592_reg__3[0]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[0]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_109),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[10] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_99),
        .Q(tmp5_reg_1592_reg__3[10]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[10]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_99),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[11] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_98),
        .Q(tmp5_reg_1592_reg__3[11]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[11]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_98),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[12] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_97),
        .Q(tmp5_reg_1592_reg__3[12]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[12]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_97),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[13] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_96),
        .Q(tmp5_reg_1592_reg__3[13]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[13]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_96),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[14] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_95),
        .Q(tmp5_reg_1592_reg__3[14]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[14]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_95),
        .Q(p_1_in[14]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[15] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_94),
        .Q(tmp5_reg_1592_reg__3[15]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[15]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_94),
        .Q(p_1_in[15]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[16] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_93),
        .Q(tmp5_reg_1592_reg__3[16]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[16]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_93),
        .Q(p_1_in[16]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[1] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_108),
        .Q(tmp5_reg_1592_reg__3[1]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[1]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_108),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[2] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_107),
        .Q(tmp5_reg_1592_reg__3[2]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[2]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_107),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[3] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_106),
        .Q(tmp5_reg_1592_reg__3[3]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[3]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_106),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[4] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_105),
        .Q(tmp5_reg_1592_reg__3[4]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[4]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_105),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[5] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_104),
        .Q(tmp5_reg_1592_reg__3[5]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[5]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_104),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[6] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_103),
        .Q(tmp5_reg_1592_reg__3[6]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[6]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_103),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[7] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_102),
        .Q(tmp5_reg_1592_reg__3[7]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[7]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_102),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[8] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_101),
        .Q(tmp5_reg_1592_reg__3[8]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[8]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_101),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[9] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2_n_100),
        .Q(tmp5_reg_1592_reg__3[9]),
        .R(1'b0));
  FDRE \tmp5_reg_1592_reg[9]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp5_fu_1187_p2__0_n_100),
        .Q(p_1_in[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x10 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_reg_1592_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp5_fu_1187_p2_i_1_n_11,tmp5_fu_1187_p2_i_2_n_8,tmp5_fu_1187_p2_i_2_n_9,tmp5_fu_1187_p2_i_2_n_10,tmp5_fu_1187_p2_i_2_n_11,tmp5_fu_1187_p2_i_3_n_8,tmp5_fu_1187_p2_i_3_n_9,tmp5_fu_1187_p2_i_3_n_10,tmp5_fu_1187_p2_i_3_n_11}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_reg_1592_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1132_p2[25:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_reg_1592_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_reg_1592_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_reg_1592_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_reg_1592_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_reg_1592_reg__0_OVERFLOW_UNCONNECTED),
        .P({tmp5_reg_1592_reg__0_n_62,tmp5_reg_1592_reg__0_n_63,tmp5_reg_1592_reg__0_n_64,tmp5_reg_1592_reg__0_n_65,tmp5_reg_1592_reg__0_n_66,tmp5_reg_1592_reg__0_n_67,tmp5_reg_1592_reg__0_n_68,tmp5_reg_1592_reg__0_n_69,tmp5_reg_1592_reg__0_n_70,tmp5_reg_1592_reg__0_n_71,tmp5_reg_1592_reg__0_n_72,tmp5_reg_1592_reg__0_n_73,tmp5_reg_1592_reg__0_n_74,tmp5_reg_1592_reg__0_n_75,tmp5_reg_1592_reg__0_n_76,tmp5_reg_1592_reg__0_n_77,tmp5_reg_1592_reg__0_n_78,tmp5_reg_1592_reg__0_n_79,tmp5_reg_1592_reg__0_n_80,tmp5_reg_1592_reg__0_n_81,tmp5_reg_1592_reg__0_n_82,tmp5_reg_1592_reg__0_n_83,tmp5_reg_1592_reg__0_n_84,tmp5_reg_1592_reg__0_n_85,tmp5_reg_1592_reg__0_n_86,tmp5_reg_1592_reg__0_n_87,tmp5_reg_1592_reg__0_n_88,tmp5_reg_1592_reg__0_n_89,tmp5_reg_1592_reg__0_n_90,tmp5_reg_1592_reg__0_n_91,tmp5_reg_1592_reg__0_n_92,tmp5_reg_1592_reg__0_n_93,tmp5_reg_1592_reg__0_n_94,tmp5_reg_1592_reg__0_n_95,tmp5_reg_1592_reg__0_n_96,tmp5_reg_1592_reg__0_n_97,tmp5_reg_1592_reg__0_n_98,tmp5_reg_1592_reg__0_n_99,tmp5_reg_1592_reg__0_n_100,tmp5_reg_1592_reg__0_n_101,tmp5_reg_1592_reg__0_n_102,tmp5_reg_1592_reg__0_n_103,tmp5_reg_1592_reg__0_n_104,tmp5_reg_1592_reg__0_n_105,tmp5_reg_1592_reg__0_n_106,tmp5_reg_1592_reg__0_n_107,tmp5_reg_1592_reg__0_n_108,tmp5_reg_1592_reg__0_n_109}),
        .PATTERNBDETECT(NLW_tmp5_reg_1592_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_reg_1592_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp5_fu_1187_p2_n_110,tmp5_fu_1187_p2_n_111,tmp5_fu_1187_p2_n_112,tmp5_fu_1187_p2_n_113,tmp5_fu_1187_p2_n_114,tmp5_fu_1187_p2_n_115,tmp5_fu_1187_p2_n_116,tmp5_fu_1187_p2_n_117,tmp5_fu_1187_p2_n_118,tmp5_fu_1187_p2_n_119,tmp5_fu_1187_p2_n_120,tmp5_fu_1187_p2_n_121,tmp5_fu_1187_p2_n_122,tmp5_fu_1187_p2_n_123,tmp5_fu_1187_p2_n_124,tmp5_fu_1187_p2_n_125,tmp5_fu_1187_p2_n_126,tmp5_fu_1187_p2_n_127,tmp5_fu_1187_p2_n_128,tmp5_fu_1187_p2_n_129,tmp5_fu_1187_p2_n_130,tmp5_fu_1187_p2_n_131,tmp5_fu_1187_p2_n_132,tmp5_fu_1187_p2_n_133,tmp5_fu_1187_p2_n_134,tmp5_fu_1187_p2_n_135,tmp5_fu_1187_p2_n_136,tmp5_fu_1187_p2_n_137,tmp5_fu_1187_p2_n_138,tmp5_fu_1187_p2_n_139,tmp5_fu_1187_p2_n_140,tmp5_fu_1187_p2_n_141,tmp5_fu_1187_p2_n_142,tmp5_fu_1187_p2_n_143,tmp5_fu_1187_p2_n_144,tmp5_fu_1187_p2_n_145,tmp5_fu_1187_p2_n_146,tmp5_fu_1187_p2_n_147,tmp5_fu_1187_p2_n_148,tmp5_fu_1187_p2_n_149,tmp5_fu_1187_p2_n_150,tmp5_fu_1187_p2_n_151,tmp5_fu_1187_p2_n_152,tmp5_fu_1187_p2_n_153,tmp5_fu_1187_p2_n_154,tmp5_fu_1187_p2_n_155,tmp5_fu_1187_p2_n_156,tmp5_fu_1187_p2_n_157}),
        .PCOUT(NLW_tmp5_reg_1592_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_reg_1592_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x10 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_reg_1592_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp5_fu_1187_p2__0_i_1_n_8,tmp5_fu_1187_p2__0_i_1_n_9,tmp5_fu_1187_p2__0_i_1_n_10,tmp5_fu_1187_p2__0_i_1_n_11,tmp5_fu_1187_p2__0_i_2_n_8,tmp5_fu_1187_p2__0_i_2_n_9,tmp5_fu_1187_p2__0_i_2_n_10,tmp5_fu_1187_p2__0_i_2_n_11,tmp5_fu_1187_p2__0_i_3_n_8,tmp5_fu_1187_p2__0_i_3_n_9,tmp5_fu_1187_p2__0_i_3_n_10,tmp5_fu_1187_p2__0_i_3_n_11,tmp5_fu_1187_p2__0_i_4_n_8,tmp5_fu_1187_p2__0_i_4_n_9,tmp5_fu_1187_p2__0_i_4_n_10,tmp5_fu_1187_p2__0_i_4_n_11,r_V_5_reg_1566[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_reg_1592_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_1132_p2[25:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_reg_1592_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_reg_1592_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_reg_1592_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_reg_1592_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_reg_1592_reg__2_OVERFLOW_UNCONNECTED),
        .P({tmp5_reg_1592_reg__2_n_62,tmp5_reg_1592_reg__2_n_63,tmp5_reg_1592_reg__2_n_64,tmp5_reg_1592_reg__2_n_65,tmp5_reg_1592_reg__2_n_66,tmp5_reg_1592_reg__2_n_67,tmp5_reg_1592_reg__2_n_68,tmp5_reg_1592_reg__2_n_69,tmp5_reg_1592_reg__2_n_70,tmp5_reg_1592_reg__2_n_71,tmp5_reg_1592_reg__2_n_72,tmp5_reg_1592_reg__2_n_73,tmp5_reg_1592_reg__2_n_74,p_1_in[51:17]}),
        .PATTERNBDETECT(NLW_tmp5_reg_1592_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_reg_1592_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp5_fu_1187_p2__0_n_110,tmp5_fu_1187_p2__0_n_111,tmp5_fu_1187_p2__0_n_112,tmp5_fu_1187_p2__0_n_113,tmp5_fu_1187_p2__0_n_114,tmp5_fu_1187_p2__0_n_115,tmp5_fu_1187_p2__0_n_116,tmp5_fu_1187_p2__0_n_117,tmp5_fu_1187_p2__0_n_118,tmp5_fu_1187_p2__0_n_119,tmp5_fu_1187_p2__0_n_120,tmp5_fu_1187_p2__0_n_121,tmp5_fu_1187_p2__0_n_122,tmp5_fu_1187_p2__0_n_123,tmp5_fu_1187_p2__0_n_124,tmp5_fu_1187_p2__0_n_125,tmp5_fu_1187_p2__0_n_126,tmp5_fu_1187_p2__0_n_127,tmp5_fu_1187_p2__0_n_128,tmp5_fu_1187_p2__0_n_129,tmp5_fu_1187_p2__0_n_130,tmp5_fu_1187_p2__0_n_131,tmp5_fu_1187_p2__0_n_132,tmp5_fu_1187_p2__0_n_133,tmp5_fu_1187_p2__0_n_134,tmp5_fu_1187_p2__0_n_135,tmp5_fu_1187_p2__0_n_136,tmp5_fu_1187_p2__0_n_137,tmp5_fu_1187_p2__0_n_138,tmp5_fu_1187_p2__0_n_139,tmp5_fu_1187_p2__0_n_140,tmp5_fu_1187_p2__0_n_141,tmp5_fu_1187_p2__0_n_142,tmp5_fu_1187_p2__0_n_143,tmp5_fu_1187_p2__0_n_144,tmp5_fu_1187_p2__0_n_145,tmp5_fu_1187_p2__0_n_146,tmp5_fu_1187_p2__0_n_147,tmp5_fu_1187_p2__0_n_148,tmp5_fu_1187_p2__0_n_149,tmp5_fu_1187_p2__0_n_150,tmp5_fu_1187_p2__0_n_151,tmp5_fu_1187_p2__0_n_152,tmp5_fu_1187_p2__0_n_153,tmp5_fu_1187_p2__0_n_154,tmp5_fu_1187_p2__0_n_155,tmp5_fu_1187_p2__0_n_156,tmp5_fu_1187_p2__0_n_157}),
        .PCOUT(NLW_tmp5_reg_1592_reg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_reg_1592_reg__2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp9_fu_1181_p2
       (.A({r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp9_fu_1181_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,r_V_fu_1166_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp9_fu_1181_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp9_fu_1181_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp9_fu_1181_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp9_fu_1181_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp9_fu_1181_p2_OVERFLOW_UNCONNECTED),
        .P({tmp9_fu_1181_p2_n_62,tmp9_fu_1181_p2_n_63,tmp9_fu_1181_p2_n_64,tmp9_fu_1181_p2_n_65,tmp9_fu_1181_p2_n_66,tmp9_fu_1181_p2_n_67,tmp9_fu_1181_p2_n_68,tmp9_fu_1181_p2_n_69,tmp9_fu_1181_p2_n_70,tmp9_fu_1181_p2_n_71,tmp9_fu_1181_p2_n_72,tmp9_fu_1181_p2_n_73,tmp9_fu_1181_p2_n_74,tmp9_fu_1181_p2_n_75,tmp9_fu_1181_p2_n_76,tmp9_fu_1181_p2_n_77,tmp9_fu_1181_p2_n_78,tmp9_fu_1181_p2_n_79,tmp9_fu_1181_p2_n_80,tmp9_fu_1181_p2_n_81,tmp9_fu_1181_p2_n_82,tmp9_fu_1181_p2_n_83,tmp9_fu_1181_p2_n_84,tmp9_fu_1181_p2_n_85,tmp9_fu_1181_p2_n_86,tmp9_fu_1181_p2_n_87,tmp9_fu_1181_p2_n_88,tmp9_fu_1181_p2_n_89,tmp9_fu_1181_p2_n_90,tmp9_fu_1181_p2_n_91,tmp9_fu_1181_p2_n_92,tmp9_fu_1181_p2_n_93,tmp9_fu_1181_p2_n_94,tmp9_fu_1181_p2_n_95,tmp9_fu_1181_p2_n_96,tmp9_fu_1181_p2_n_97,tmp9_fu_1181_p2_n_98,tmp9_fu_1181_p2_n_99,tmp9_fu_1181_p2_n_100,tmp9_fu_1181_p2_n_101,tmp9_fu_1181_p2_n_102,tmp9_fu_1181_p2_n_103,tmp9_fu_1181_p2_n_104,tmp9_fu_1181_p2_n_105,tmp9_fu_1181_p2_n_106,tmp9_fu_1181_p2_n_107,tmp9_fu_1181_p2_n_108,tmp9_fu_1181_p2_n_109}),
        .PATTERNBDETECT(NLW_tmp9_fu_1181_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp9_fu_1181_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp9_fu_1181_p2_n_110,tmp9_fu_1181_p2_n_111,tmp9_fu_1181_p2_n_112,tmp9_fu_1181_p2_n_113,tmp9_fu_1181_p2_n_114,tmp9_fu_1181_p2_n_115,tmp9_fu_1181_p2_n_116,tmp9_fu_1181_p2_n_117,tmp9_fu_1181_p2_n_118,tmp9_fu_1181_p2_n_119,tmp9_fu_1181_p2_n_120,tmp9_fu_1181_p2_n_121,tmp9_fu_1181_p2_n_122,tmp9_fu_1181_p2_n_123,tmp9_fu_1181_p2_n_124,tmp9_fu_1181_p2_n_125,tmp9_fu_1181_p2_n_126,tmp9_fu_1181_p2_n_127,tmp9_fu_1181_p2_n_128,tmp9_fu_1181_p2_n_129,tmp9_fu_1181_p2_n_130,tmp9_fu_1181_p2_n_131,tmp9_fu_1181_p2_n_132,tmp9_fu_1181_p2_n_133,tmp9_fu_1181_p2_n_134,tmp9_fu_1181_p2_n_135,tmp9_fu_1181_p2_n_136,tmp9_fu_1181_p2_n_137,tmp9_fu_1181_p2_n_138,tmp9_fu_1181_p2_n_139,tmp9_fu_1181_p2_n_140,tmp9_fu_1181_p2_n_141,tmp9_fu_1181_p2_n_142,tmp9_fu_1181_p2_n_143,tmp9_fu_1181_p2_n_144,tmp9_fu_1181_p2_n_145,tmp9_fu_1181_p2_n_146,tmp9_fu_1181_p2_n_147,tmp9_fu_1181_p2_n_148,tmp9_fu_1181_p2_n_149,tmp9_fu_1181_p2_n_150,tmp9_fu_1181_p2_n_151,tmp9_fu_1181_p2_n_152,tmp9_fu_1181_p2_n_153,tmp9_fu_1181_p2_n_154,tmp9_fu_1181_p2_n_155,tmp9_fu_1181_p2_n_156,tmp9_fu_1181_p2_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp9_fu_1181_p2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp9_fu_1181_p2__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,r_V_fu_1166_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp9_fu_1181_p2__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,r_V_fu_1166_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp9_fu_1181_p2__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp9_fu_1181_p2__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp9_fu_1181_p2__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp9_fu_1181_p2__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp9_fu_1181_p2__0_OVERFLOW_UNCONNECTED),
        .P({tmp9_fu_1181_p2__0_n_62,tmp9_fu_1181_p2__0_n_63,tmp9_fu_1181_p2__0_n_64,tmp9_fu_1181_p2__0_n_65,tmp9_fu_1181_p2__0_n_66,tmp9_fu_1181_p2__0_n_67,tmp9_fu_1181_p2__0_n_68,tmp9_fu_1181_p2__0_n_69,tmp9_fu_1181_p2__0_n_70,tmp9_fu_1181_p2__0_n_71,tmp9_fu_1181_p2__0_n_72,tmp9_fu_1181_p2__0_n_73,tmp9_fu_1181_p2__0_n_74,tmp9_fu_1181_p2__0_n_75,tmp9_fu_1181_p2__0_n_76,tmp9_fu_1181_p2__0_n_77,tmp9_fu_1181_p2__0_n_78,tmp9_fu_1181_p2__0_n_79,tmp9_fu_1181_p2__0_n_80,tmp9_fu_1181_p2__0_n_81,tmp9_fu_1181_p2__0_n_82,tmp9_fu_1181_p2__0_n_83,tmp9_fu_1181_p2__0_n_84,tmp9_fu_1181_p2__0_n_85,tmp9_fu_1181_p2__0_n_86,tmp9_fu_1181_p2__0_n_87,tmp9_fu_1181_p2__0_n_88,tmp9_fu_1181_p2__0_n_89,tmp9_fu_1181_p2__0_n_90,tmp9_fu_1181_p2__0_n_91,tmp9_fu_1181_p2__0_n_92,tmp9_fu_1181_p2__0_n_93,tmp9_fu_1181_p2__0_n_94,tmp9_fu_1181_p2__0_n_95,tmp9_fu_1181_p2__0_n_96,tmp9_fu_1181_p2__0_n_97,tmp9_fu_1181_p2__0_n_98,tmp9_fu_1181_p2__0_n_99,tmp9_fu_1181_p2__0_n_100,tmp9_fu_1181_p2__0_n_101,tmp9_fu_1181_p2__0_n_102,tmp9_fu_1181_p2__0_n_103,tmp9_fu_1181_p2__0_n_104,tmp9_fu_1181_p2__0_n_105,tmp9_fu_1181_p2__0_n_106,tmp9_fu_1181_p2__0_n_107,tmp9_fu_1181_p2__0_n_108,tmp9_fu_1181_p2__0_n_109}),
        .PATTERNBDETECT(NLW_tmp9_fu_1181_p2__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp9_fu_1181_p2__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp9_fu_1181_p2__0_n_110,tmp9_fu_1181_p2__0_n_111,tmp9_fu_1181_p2__0_n_112,tmp9_fu_1181_p2__0_n_113,tmp9_fu_1181_p2__0_n_114,tmp9_fu_1181_p2__0_n_115,tmp9_fu_1181_p2__0_n_116,tmp9_fu_1181_p2__0_n_117,tmp9_fu_1181_p2__0_n_118,tmp9_fu_1181_p2__0_n_119,tmp9_fu_1181_p2__0_n_120,tmp9_fu_1181_p2__0_n_121,tmp9_fu_1181_p2__0_n_122,tmp9_fu_1181_p2__0_n_123,tmp9_fu_1181_p2__0_n_124,tmp9_fu_1181_p2__0_n_125,tmp9_fu_1181_p2__0_n_126,tmp9_fu_1181_p2__0_n_127,tmp9_fu_1181_p2__0_n_128,tmp9_fu_1181_p2__0_n_129,tmp9_fu_1181_p2__0_n_130,tmp9_fu_1181_p2__0_n_131,tmp9_fu_1181_p2__0_n_132,tmp9_fu_1181_p2__0_n_133,tmp9_fu_1181_p2__0_n_134,tmp9_fu_1181_p2__0_n_135,tmp9_fu_1181_p2__0_n_136,tmp9_fu_1181_p2__0_n_137,tmp9_fu_1181_p2__0_n_138,tmp9_fu_1181_p2__0_n_139,tmp9_fu_1181_p2__0_n_140,tmp9_fu_1181_p2__0_n_141,tmp9_fu_1181_p2__0_n_142,tmp9_fu_1181_p2__0_n_143,tmp9_fu_1181_p2__0_n_144,tmp9_fu_1181_p2__0_n_145,tmp9_fu_1181_p2__0_n_146,tmp9_fu_1181_p2__0_n_147,tmp9_fu_1181_p2__0_n_148,tmp9_fu_1181_p2__0_n_149,tmp9_fu_1181_p2__0_n_150,tmp9_fu_1181_p2__0_n_151,tmp9_fu_1181_p2__0_n_152,tmp9_fu_1181_p2__0_n_153,tmp9_fu_1181_p2__0_n_154,tmp9_fu_1181_p2__0_n_155,tmp9_fu_1181_p2__0_n_156,tmp9_fu_1181_p2__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp9_fu_1181_p2__0_UNDERFLOW_UNCONNECTED));
  FDRE \tmp9_reg_1587_reg[0] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_109),
        .Q(\tmp9_reg_1587_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[0]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_109),
        .Q(\tmp9_reg_1587_reg[0]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[10] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_99),
        .Q(\tmp9_reg_1587_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[10]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_99),
        .Q(\tmp9_reg_1587_reg[10]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[11] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_98),
        .Q(\tmp9_reg_1587_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[11]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_98),
        .Q(\tmp9_reg_1587_reg[11]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[12] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_97),
        .Q(\tmp9_reg_1587_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[12]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_97),
        .Q(\tmp9_reg_1587_reg[12]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[13] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_96),
        .Q(\tmp9_reg_1587_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[13]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_96),
        .Q(\tmp9_reg_1587_reg[13]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[14] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_95),
        .Q(\tmp9_reg_1587_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[14]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_95),
        .Q(\tmp9_reg_1587_reg[14]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[15] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_94),
        .Q(\tmp9_reg_1587_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[15]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_94),
        .Q(\tmp9_reg_1587_reg[15]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[16] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_93),
        .Q(\tmp9_reg_1587_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[16]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_93),
        .Q(\tmp9_reg_1587_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[1] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_108),
        .Q(\tmp9_reg_1587_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[1]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_108),
        .Q(\tmp9_reg_1587_reg[1]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[2] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_107),
        .Q(\tmp9_reg_1587_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[2]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_107),
        .Q(\tmp9_reg_1587_reg[2]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[3] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_106),
        .Q(\tmp9_reg_1587_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[3]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_106),
        .Q(\tmp9_reg_1587_reg[3]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[4] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_105),
        .Q(\tmp9_reg_1587_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[4]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_105),
        .Q(\tmp9_reg_1587_reg[4]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[5] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_104),
        .Q(\tmp9_reg_1587_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[5]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_104),
        .Q(\tmp9_reg_1587_reg[5]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[6] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_103),
        .Q(\tmp9_reg_1587_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[6]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_103),
        .Q(\tmp9_reg_1587_reg[6]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[7] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_102),
        .Q(\tmp9_reg_1587_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[7]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_102),
        .Q(\tmp9_reg_1587_reg[7]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[8] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_101),
        .Q(\tmp9_reg_1587_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[8]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_101),
        .Q(\tmp9_reg_1587_reg[8]__0_n_4 ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[9] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2_n_100),
        .Q(\tmp9_reg_1587_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \tmp9_reg_1587_reg[9]__0 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp9_fu_1181_p2__0_n_100),
        .Q(\tmp9_reg_1587_reg[9]__0_n_4 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp9_reg_1587_reg__0
       (.A({r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34],r_V_fu_1166_p2[34:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp9_reg_1587_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(r_V_fu_1166_p2[34:17]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp9_reg_1587_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp9_reg_1587_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp9_reg_1587_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp9_reg_1587_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp9_reg_1587_reg__0_OVERFLOW_UNCONNECTED),
        .P({tmp9_reg_1587_reg__0_n_62,tmp9_reg_1587_reg__0_n_63,tmp9_reg_1587_reg__0_n_64,tmp9_reg_1587_reg__0_n_65,tmp9_reg_1587_reg__0_n_66,tmp9_reg_1587_reg__0_n_67,tmp9_reg_1587_reg__0_n_68,tmp9_reg_1587_reg__0_n_69,tmp9_reg_1587_reg__0_n_70,tmp9_reg_1587_reg__0_n_71,tmp9_reg_1587_reg__0_n_72,tmp9_reg_1587_reg__0_n_73,tmp9_reg_1587_reg__0_n_74,tmp9_reg_1587_reg__0_n_75,tmp9_reg_1587_reg__0_n_76,tmp9_reg_1587_reg__0_n_77,tmp9_reg_1587_reg__0_n_78,tmp9_reg_1587_reg__0_n_79,tmp9_reg_1587_reg__0_n_80,tmp9_reg_1587_reg__0_n_81,tmp9_reg_1587_reg__0_n_82,tmp9_reg_1587_reg__0_n_83,tmp9_reg_1587_reg__0_n_84,tmp9_reg_1587_reg__0_n_85,tmp9_reg_1587_reg__0_n_86,tmp9_reg_1587_reg__0_n_87,tmp9_reg_1587_reg__0_n_88,tmp9_reg_1587_reg__0_n_89,tmp9_reg_1587_reg__0_n_90,tmp9_reg_1587_reg__0_n_91,tmp9_reg_1587_reg__0_n_92,tmp9_reg_1587_reg__0_n_93,tmp9_reg_1587_reg__0_n_94,tmp9_reg_1587_reg__0_n_95,tmp9_reg_1587_reg__0_n_96,tmp9_reg_1587_reg__0_n_97,tmp9_reg_1587_reg__0_n_98,tmp9_reg_1587_reg__0_n_99,tmp9_reg_1587_reg__0_n_100,tmp9_reg_1587_reg__0_n_101,tmp9_reg_1587_reg__0_n_102,tmp9_reg_1587_reg__0_n_103,tmp9_reg_1587_reg__0_n_104,tmp9_reg_1587_reg__0_n_105,tmp9_reg_1587_reg__0_n_106,tmp9_reg_1587_reg__0_n_107,tmp9_reg_1587_reg__0_n_108,tmp9_reg_1587_reg__0_n_109}),
        .PATTERNBDETECT(NLW_tmp9_reg_1587_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp9_reg_1587_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp9_fu_1181_p2_n_110,tmp9_fu_1181_p2_n_111,tmp9_fu_1181_p2_n_112,tmp9_fu_1181_p2_n_113,tmp9_fu_1181_p2_n_114,tmp9_fu_1181_p2_n_115,tmp9_fu_1181_p2_n_116,tmp9_fu_1181_p2_n_117,tmp9_fu_1181_p2_n_118,tmp9_fu_1181_p2_n_119,tmp9_fu_1181_p2_n_120,tmp9_fu_1181_p2_n_121,tmp9_fu_1181_p2_n_122,tmp9_fu_1181_p2_n_123,tmp9_fu_1181_p2_n_124,tmp9_fu_1181_p2_n_125,tmp9_fu_1181_p2_n_126,tmp9_fu_1181_p2_n_127,tmp9_fu_1181_p2_n_128,tmp9_fu_1181_p2_n_129,tmp9_fu_1181_p2_n_130,tmp9_fu_1181_p2_n_131,tmp9_fu_1181_p2_n_132,tmp9_fu_1181_p2_n_133,tmp9_fu_1181_p2_n_134,tmp9_fu_1181_p2_n_135,tmp9_fu_1181_p2_n_136,tmp9_fu_1181_p2_n_137,tmp9_fu_1181_p2_n_138,tmp9_fu_1181_p2_n_139,tmp9_fu_1181_p2_n_140,tmp9_fu_1181_p2_n_141,tmp9_fu_1181_p2_n_142,tmp9_fu_1181_p2_n_143,tmp9_fu_1181_p2_n_144,tmp9_fu_1181_p2_n_145,tmp9_fu_1181_p2_n_146,tmp9_fu_1181_p2_n_147,tmp9_fu_1181_p2_n_148,tmp9_fu_1181_p2_n_149,tmp9_fu_1181_p2_n_150,tmp9_fu_1181_p2_n_151,tmp9_fu_1181_p2_n_152,tmp9_fu_1181_p2_n_153,tmp9_fu_1181_p2_n_154,tmp9_fu_1181_p2_n_155,tmp9_fu_1181_p2_n_156,tmp9_fu_1181_p2_n_157}),
        .PCOUT(NLW_tmp9_reg_1587_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp9_reg_1587_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp9_reg_1587_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,r_V_fu_1166_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp9_reg_1587_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(r_V_fu_1166_p2[34:17]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp9_reg_1587_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp9_reg_1587_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp9_reg_1587_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp9_reg_1587_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp9_reg_1587_reg__2_OVERFLOW_UNCONNECTED),
        .P({tmp9_reg_1587_reg__2_n_62,tmp9_reg_1587_reg__2_n_63,tmp9_reg_1587_reg__2_n_64,tmp9_reg_1587_reg__2_n_65,tmp9_reg_1587_reg__2_n_66,tmp9_reg_1587_reg__2_n_67,tmp9_reg_1587_reg__2_n_68,tmp9_reg_1587_reg__2_n_69,tmp9_reg_1587_reg__2_n_70,tmp9_reg_1587_reg__2_n_71,tmp9_reg_1587_reg__2_n_72,tmp9_reg_1587_reg__2_n_73,tmp9_reg_1587_reg__2_n_74,tmp9_reg_1587_reg__2_n_75,tmp9_reg_1587_reg__2_n_76,tmp9_reg_1587_reg__2_n_77,tmp9_reg_1587_reg__2_n_78,tmp9_reg_1587_reg__2_n_79,tmp9_reg_1587_reg__2_n_80,tmp9_reg_1587_reg__2_n_81,tmp9_reg_1587_reg__2_n_82,tmp9_reg_1587_reg__2_n_83,tmp9_reg_1587_reg__2_n_84,tmp9_reg_1587_reg__2_n_85,tmp9_reg_1587_reg__2_n_86,tmp9_reg_1587_reg__2_n_87,tmp9_reg_1587_reg__2_n_88,tmp9_reg_1587_reg__2_n_89,tmp9_reg_1587_reg__2_n_90,tmp9_reg_1587_reg__2_n_91,tmp9_reg_1587_reg__2_n_92,tmp9_reg_1587_reg__2_n_93,tmp9_reg_1587_reg__2_n_94,tmp9_reg_1587_reg__2_n_95,tmp9_reg_1587_reg__2_n_96,tmp9_reg_1587_reg__2_n_97,tmp9_reg_1587_reg__2_n_98,tmp9_reg_1587_reg__2_n_99,tmp9_reg_1587_reg__2_n_100,tmp9_reg_1587_reg__2_n_101,tmp9_reg_1587_reg__2_n_102,tmp9_reg_1587_reg__2_n_103,tmp9_reg_1587_reg__2_n_104,tmp9_reg_1587_reg__2_n_105,tmp9_reg_1587_reg__2_n_106,tmp9_reg_1587_reg__2_n_107,tmp9_reg_1587_reg__2_n_108,tmp9_reg_1587_reg__2_n_109}),
        .PATTERNBDETECT(NLW_tmp9_reg_1587_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp9_reg_1587_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp9_fu_1181_p2__0_n_110,tmp9_fu_1181_p2__0_n_111,tmp9_fu_1181_p2__0_n_112,tmp9_fu_1181_p2__0_n_113,tmp9_fu_1181_p2__0_n_114,tmp9_fu_1181_p2__0_n_115,tmp9_fu_1181_p2__0_n_116,tmp9_fu_1181_p2__0_n_117,tmp9_fu_1181_p2__0_n_118,tmp9_fu_1181_p2__0_n_119,tmp9_fu_1181_p2__0_n_120,tmp9_fu_1181_p2__0_n_121,tmp9_fu_1181_p2__0_n_122,tmp9_fu_1181_p2__0_n_123,tmp9_fu_1181_p2__0_n_124,tmp9_fu_1181_p2__0_n_125,tmp9_fu_1181_p2__0_n_126,tmp9_fu_1181_p2__0_n_127,tmp9_fu_1181_p2__0_n_128,tmp9_fu_1181_p2__0_n_129,tmp9_fu_1181_p2__0_n_130,tmp9_fu_1181_p2__0_n_131,tmp9_fu_1181_p2__0_n_132,tmp9_fu_1181_p2__0_n_133,tmp9_fu_1181_p2__0_n_134,tmp9_fu_1181_p2__0_n_135,tmp9_fu_1181_p2__0_n_136,tmp9_fu_1181_p2__0_n_137,tmp9_fu_1181_p2__0_n_138,tmp9_fu_1181_p2__0_n_139,tmp9_fu_1181_p2__0_n_140,tmp9_fu_1181_p2__0_n_141,tmp9_fu_1181_p2__0_n_142,tmp9_fu_1181_p2__0_n_143,tmp9_fu_1181_p2__0_n_144,tmp9_fu_1181_p2__0_n_145,tmp9_fu_1181_p2__0_n_146,tmp9_fu_1181_p2__0_n_147,tmp9_fu_1181_p2__0_n_148,tmp9_fu_1181_p2__0_n_149,tmp9_fu_1181_p2__0_n_150,tmp9_fu_1181_p2__0_n_151,tmp9_fu_1181_p2__0_n_152,tmp9_fu_1181_p2__0_n_153,tmp9_fu_1181_p2__0_n_154,tmp9_fu_1181_p2__0_n_155,tmp9_fu_1181_p2__0_n_156,tmp9_fu_1181_p2__0_n_157}),
        .PCOUT(NLW_tmp9_reg_1587_reg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp9_reg_1587_reg__2_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_i_reg_1491[0]_i_1 
       (.I0(tmp_15_i_fu_1008_p2),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_15_i_reg_1491),
        .O(\tmp_15_i_reg_1491[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \tmp_15_i_reg_1491[0]_i_2 
       (.I0(front_pixs_V_U_n_26),
        .I1(\i_op_assign_reg_432_reg_n_4_[0] ),
        .I2(\i_op_assign_reg_432_reg_n_4_[3] ),
        .I3(\i_op_assign_reg_432_reg_n_4_[2] ),
        .I4(\i_op_assign_reg_432_reg_n_4_[8] ),
        .O(tmp_15_i_fu_1008_p2));
  FDRE \tmp_15_i_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_15_i_reg_1491[0]_i_1_n_4 ),
        .Q(tmp_15_i_reg_1491),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[0]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[10]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[11]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[12]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[13]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[14]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[15]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[16]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[17]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[18]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[19]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[1]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[2]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[3]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[4]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[5]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[6]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[7]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[8]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \tmp_1_i_reg_1500_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(total_pixs_V_reg_1438[9]),
        .Q(\tmp_1_i_reg_1500_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \tmp_2_i_reg_1463_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_op_assign_reg_432_reg_n_4_[0] ),
        .Q(tmp_2_i_reg_1463_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_1463_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_op_assign_reg_432_reg_n_4_[1] ),
        .Q(tmp_2_i_reg_1463_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_1463_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_op_assign_reg_432_reg_n_4_[2] ),
        .Q(tmp_2_i_reg_1463_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_1463_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_op_assign_reg_432_reg_n_4_[3] ),
        .Q(tmp_2_i_reg_1463_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_1463_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_op_assign_reg_432_reg_n_4_[4] ),
        .Q(tmp_2_i_reg_1463_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_1463_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_op_assign_reg_432_reg_n_4_[5] ),
        .Q(tmp_2_i_reg_1463_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_1463_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_op_assign_reg_432_reg_n_4_[6] ),
        .Q(tmp_2_i_reg_1463_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_2_i_reg_1463_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\i_op_assign_reg_432_reg_n_4_[7] ),
        .Q(tmp_2_i_reg_1463_reg__0[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000000B)) 
    \tmp_34_i_reg_1396[0]_i_1 
       (.I0(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I1(\icmp_reg_1406[0]_i_1_n_4 ),
        .I2(\tmp_49_1_i_reg_1384[0]_i_1_n_4 ),
        .I3(\tmp_34_i_reg_1396[0]_i_2_n_4 ),
        .I4(p_2_in),
        .O(\tmp_34_i_reg_1396[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \tmp_34_i_reg_1396[0]_i_2 
       (.I0(tmp_3_reg_1359[6]),
        .I1(\addr_last_V_fu_226_reg_n_4_[6] ),
        .I2(tmp_3_reg_1359[7]),
        .I3(\addr_last_V_fu_226_reg_n_4_[7] ),
        .I4(\tmp_34_i_reg_1396[0]_i_3_n_4 ),
        .I5(\tmp_34_i_reg_1396[0]_i_4_n_4 ),
        .O(\tmp_34_i_reg_1396[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_34_i_reg_1396[0]_i_3 
       (.I0(\addr_last_V_fu_226_reg_n_4_[0] ),
        .I1(tmp_3_reg_1359[0]),
        .I2(tmp_3_reg_1359[2]),
        .I3(\addr_last_V_fu_226_reg_n_4_[2] ),
        .I4(tmp_3_reg_1359[1]),
        .I5(\addr_last_V_fu_226_reg_n_4_[1] ),
        .O(\tmp_34_i_reg_1396[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_34_i_reg_1396[0]_i_4 
       (.I0(\addr_last_V_fu_226_reg_n_4_[3] ),
        .I1(tmp_3_reg_1359[3]),
        .I2(tmp_3_reg_1359[4]),
        .I3(\addr_last_V_fu_226_reg_n_4_[4] ),
        .I4(tmp_3_reg_1359[5]),
        .I5(\addr_last_V_fu_226_reg_n_4_[5] ),
        .O(\tmp_34_i_reg_1396[0]_i_4_n_4 ));
  FDRE \tmp_34_i_reg_1396_reg[0] 
       (.C(ap_clk),
        .CE(icmp_reg_14060),
        .D(\tmp_34_i_reg_1396[0]_i_1_n_4 ),
        .Q(tmp_34_i_reg_1396),
        .R(1'b0));
  FDRE \tmp_3_reg_1359_reg[0] 
       (.C(ap_clk),
        .CE(tmp_3_reg_13590),
        .D(D[0]),
        .Q(tmp_3_reg_1359[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_1359_reg[1] 
       (.C(ap_clk),
        .CE(tmp_3_reg_13590),
        .D(D[1]),
        .Q(tmp_3_reg_1359[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_1359_reg[2] 
       (.C(ap_clk),
        .CE(tmp_3_reg_13590),
        .D(D[2]),
        .Q(tmp_3_reg_1359[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_1359_reg[3] 
       (.C(ap_clk),
        .CE(tmp_3_reg_13590),
        .D(D[3]),
        .Q(tmp_3_reg_1359[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_1359_reg[4] 
       (.C(ap_clk),
        .CE(tmp_3_reg_13590),
        .D(D[4]),
        .Q(tmp_3_reg_1359[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_1359_reg[5] 
       (.C(ap_clk),
        .CE(tmp_3_reg_13590),
        .D(D[5]),
        .Q(tmp_3_reg_1359[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_1359_reg[6] 
       (.C(ap_clk),
        .CE(tmp_3_reg_13590),
        .D(D[6]),
        .Q(tmp_3_reg_1359[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_1359_reg[7] 
       (.C(ap_clk),
        .CE(tmp_3_reg_13590),
        .D(D[7]),
        .Q(tmp_3_reg_1359[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_49_1_i_reg_1384[0]_i_1 
       (.I0(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .I1(p_2_in),
        .O(\tmp_49_1_i_reg_1384[0]_i_1_n_4 ));
  FDRE \tmp_49_1_i_reg_1384_reg[0] 
       (.C(ap_clk),
        .CE(icmp_reg_14060),
        .D(\tmp_49_1_i_reg_1384[0]_i_1_n_4 ),
        .Q(tmp_49_1_i_reg_1384),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF700F7F700000000)) 
    \tmp_51_2_i_reg_1390[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(tmp_6_i_reg_1350),
        .I2(srcImg_data_stream_0_empty_n),
        .I3(otusImg_data_stream_s_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_4),
        .I5(tmp_6_i_reg_1350_pp0_iter1_reg),
        .O(icmp_reg_14060));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \tmp_51_2_i_reg_1390[0]_i_2 
       (.I0(tmp_3_reg_1359[6]),
        .I1(addr_win_val_0_V_1_2_fu_218[6]),
        .I2(tmp_3_reg_1359[7]),
        .I3(addr_win_val_0_V_1_2_fu_218[7]),
        .I4(\tmp_51_2_i_reg_1390[0]_i_3_n_4 ),
        .I5(\tmp_51_2_i_reg_1390[0]_i_4_n_4 ),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_51_2_i_reg_1390[0]_i_3 
       (.I0(addr_win_val_0_V_1_2_fu_218[0]),
        .I1(tmp_3_reg_1359[0]),
        .I2(tmp_3_reg_1359[1]),
        .I3(addr_win_val_0_V_1_2_fu_218[1]),
        .I4(tmp_3_reg_1359[2]),
        .I5(addr_win_val_0_V_1_2_fu_218[2]),
        .O(\tmp_51_2_i_reg_1390[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_51_2_i_reg_1390[0]_i_4 
       (.I0(addr_win_val_0_V_1_2_fu_218[3]),
        .I1(tmp_3_reg_1359[3]),
        .I2(tmp_3_reg_1359[4]),
        .I3(addr_win_val_0_V_1_2_fu_218[4]),
        .I4(tmp_3_reg_1359[5]),
        .I5(addr_win_val_0_V_1_2_fu_218[5]),
        .O(\tmp_51_2_i_reg_1390[0]_i_4_n_4 ));
  FDRE \tmp_51_2_i_reg_1390_reg[0] 
       (.C(ap_clk),
        .CE(icmp_reg_14060),
        .D(p_2_in),
        .Q(tmp_51_2_i_reg_1390),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_51_i_reg_1378[0]_i_1 
       (.I0(p_2_in),
        .I1(\tmp_51_i_reg_1378[0]_i_2_n_4 ),
        .I2(\tmp_51_i_reg_1378[0]_i_3_n_4 ),
        .O(\tmp_51_i_reg_1378[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \tmp_51_i_reg_1378[0]_i_2 
       (.I0(tmp_3_reg_1359[7]),
        .I1(addr_win_val_0_V_3_fu_222[7]),
        .I2(tmp_3_reg_1359[6]),
        .I3(addr_win_val_0_V_3_fu_222[6]),
        .I4(\tmp_51_i_reg_1378[0]_i_4_n_4 ),
        .I5(\tmp_51_i_reg_1378[0]_i_5_n_4 ),
        .O(\tmp_51_i_reg_1378[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \tmp_51_i_reg_1378[0]_i_3 
       (.I0(tmp_3_reg_1359[7]),
        .I1(addr_win_val_0_V_2_fu_214[7]),
        .I2(tmp_3_reg_1359[6]),
        .I3(addr_win_val_0_V_2_fu_214[6]),
        .I4(\tmp_51_i_reg_1378[0]_i_6_n_4 ),
        .I5(\tmp_51_i_reg_1378[0]_i_7_n_4 ),
        .O(\tmp_51_i_reg_1378[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_51_i_reg_1378[0]_i_4 
       (.I0(addr_win_val_0_V_3_fu_222[0]),
        .I1(tmp_3_reg_1359[0]),
        .I2(tmp_3_reg_1359[2]),
        .I3(addr_win_val_0_V_3_fu_222[2]),
        .I4(tmp_3_reg_1359[1]),
        .I5(addr_win_val_0_V_3_fu_222[1]),
        .O(\tmp_51_i_reg_1378[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_51_i_reg_1378[0]_i_5 
       (.I0(addr_win_val_0_V_3_fu_222[3]),
        .I1(tmp_3_reg_1359[3]),
        .I2(tmp_3_reg_1359[5]),
        .I3(addr_win_val_0_V_3_fu_222[5]),
        .I4(tmp_3_reg_1359[4]),
        .I5(addr_win_val_0_V_3_fu_222[4]),
        .O(\tmp_51_i_reg_1378[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_51_i_reg_1378[0]_i_6 
       (.I0(addr_win_val_0_V_2_fu_214[0]),
        .I1(tmp_3_reg_1359[0]),
        .I2(tmp_3_reg_1359[2]),
        .I3(addr_win_val_0_V_2_fu_214[2]),
        .I4(tmp_3_reg_1359[1]),
        .I5(addr_win_val_0_V_2_fu_214[1]),
        .O(\tmp_51_i_reg_1378[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \tmp_51_i_reg_1378[0]_i_7 
       (.I0(addr_win_val_0_V_2_fu_214[3]),
        .I1(tmp_3_reg_1359[3]),
        .I2(tmp_3_reg_1359[4]),
        .I3(addr_win_val_0_V_2_fu_214[4]),
        .I4(tmp_3_reg_1359[5]),
        .I5(addr_win_val_0_V_2_fu_214[5]),
        .O(\tmp_51_i_reg_1378[0]_i_7_n_4 ));
  FDRE \tmp_51_i_reg_1378_reg[0] 
       (.C(ap_clk),
        .CE(icmp_reg_14060),
        .D(\tmp_51_i_reg_1378[0]_i_1_n_4 ),
        .Q(tmp_51_i_reg_1378),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_6_i_reg_1350[0]_i_1 
       (.I0(tmp_6_i_fu_550_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone5_in),
        .I3(tmp_6_i_reg_1350),
        .O(\tmp_6_i_reg_1350[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_6_i_reg_1350_pp0_iter1_reg[0]_i_1 
       (.I0(tmp_6_i_reg_1350),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone5_in),
        .I3(tmp_6_i_reg_1350_pp0_iter1_reg),
        .O(\tmp_6_i_reg_1350_pp0_iter1_reg[0]_i_1_n_4 ));
  FDRE \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_i_reg_1350_pp0_iter1_reg[0]_i_1_n_4 ),
        .Q(tmp_6_i_reg_1350_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_i_reg_1350_pp0_iter2_reg[0]_i_1 
       (.I0(tmp_6_i_reg_1350_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone5_in),
        .I2(tmp_6_i_reg_1350_pp0_iter2_reg),
        .O(\tmp_6_i_reg_1350_pp0_iter2_reg[0]_i_1_n_4 ));
  FDRE \tmp_6_i_reg_1350_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_i_reg_1350_pp0_iter2_reg[0]_i_1_n_4 ),
        .Q(tmp_6_i_reg_1350_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_6_i_reg_1350_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_i_reg_1350[0]_i_1_n_4 ),
        .Q(tmp_6_i_reg_1350),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \tmp_7_i_reg_1369[0]_i_1 
       (.I0(tmp_6_i_reg_1350),
        .I1(ap_block_pp0_stage0_subdone5_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(tmp_3_reg_13590));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \tmp_7_i_reg_1369[0]_i_10 
       (.I0(\SRL_SIG_reg[1][6] [0]),
        .I1(\SRL_SIG_reg[0][6] [0]),
        .I2(shiftReg_addr),
        .I3(threshold_V[0]),
        .I4(D[1]),
        .I5(threshold_V[1]),
        .O(\tmp_7_i_reg_1369[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \tmp_7_i_reg_1369[0]_i_3 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0][6] [3]),
        .I2(\SRL_SIG_reg[1][6] [3]),
        .I3(threshold_V[6]),
        .I4(threshold_V[7]),
        .I5(D[7]),
        .O(\tmp_7_i_reg_1369[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \tmp_7_i_reg_1369[0]_i_4 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0][6] [2]),
        .I2(\SRL_SIG_reg[1][6] [2]),
        .I3(threshold_V[4]),
        .I4(threshold_V[5]),
        .I5(D[5]),
        .O(\tmp_7_i_reg_1369[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \tmp_7_i_reg_1369[0]_i_5 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0][6] [1]),
        .I2(\SRL_SIG_reg[1][6] [1]),
        .I3(threshold_V[2]),
        .I4(threshold_V[3]),
        .I5(D[3]),
        .O(\tmp_7_i_reg_1369[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \tmp_7_i_reg_1369[0]_i_6 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0][6] [0]),
        .I2(\SRL_SIG_reg[1][6] [0]),
        .I3(threshold_V[0]),
        .I4(threshold_V[1]),
        .I5(D[1]),
        .O(\tmp_7_i_reg_1369[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \tmp_7_i_reg_1369[0]_i_7 
       (.I0(\SRL_SIG_reg[1][6] [3]),
        .I1(\SRL_SIG_reg[0][6] [3]),
        .I2(shiftReg_addr),
        .I3(threshold_V[6]),
        .I4(D[7]),
        .I5(threshold_V[7]),
        .O(\tmp_7_i_reg_1369[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \tmp_7_i_reg_1369[0]_i_8 
       (.I0(\SRL_SIG_reg[1][6] [2]),
        .I1(\SRL_SIG_reg[0][6] [2]),
        .I2(shiftReg_addr),
        .I3(threshold_V[4]),
        .I4(D[5]),
        .I5(threshold_V[5]),
        .O(\tmp_7_i_reg_1369[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \tmp_7_i_reg_1369[0]_i_9 
       (.I0(\SRL_SIG_reg[1][6] [1]),
        .I1(\SRL_SIG_reg[0][6] [1]),
        .I2(shiftReg_addr),
        .I3(threshold_V[2]),
        .I4(D[3]),
        .I5(threshold_V[3]),
        .O(\tmp_7_i_reg_1369[0]_i_9_n_4 ));
  FDRE \tmp_7_i_reg_1369_reg[0] 
       (.C(ap_clk),
        .CE(tmp_3_reg_13590),
        .D(tmp_7_i_fu_565_p2),
        .Q(tmp_7_i_reg_1369),
        .R(1'b0));
  CARRY4 \tmp_7_i_reg_1369_reg[0]_i_2 
       (.CI(1'b0),
        .CO({tmp_7_i_fu_565_p2,\tmp_7_i_reg_1369_reg[0]_i_2_n_5 ,\tmp_7_i_reg_1369_reg[0]_i_2_n_6 ,\tmp_7_i_reg_1369_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_i_reg_1369[0]_i_3_n_4 ,\tmp_7_i_reg_1369[0]_i_4_n_4 ,\tmp_7_i_reg_1369[0]_i_5_n_4 ,\tmp_7_i_reg_1369[0]_i_6_n_4 }),
        .O(\NLW_tmp_7_i_reg_1369_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_7_i_reg_1369[0]_i_7_n_4 ,\tmp_7_i_reg_1369[0]_i_8_n_4 ,\tmp_7_i_reg_1369[0]_i_9_n_4 ,\tmp_7_i_reg_1369[0]_i_10_n_4 }));
  FDRE \total_pixs_V_reg_1438_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[0]),
        .Q(total_pixs_V_reg_1438[0]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[10]),
        .Q(total_pixs_V_reg_1438[10]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[11]),
        .Q(total_pixs_V_reg_1438[11]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[12]),
        .Q(total_pixs_V_reg_1438[12]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[13]),
        .Q(total_pixs_V_reg_1438[13]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[14]),
        .Q(total_pixs_V_reg_1438[14]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[15]),
        .Q(total_pixs_V_reg_1438[15]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[16]),
        .Q(total_pixs_V_reg_1438[16]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[17]),
        .Q(total_pixs_V_reg_1438[17]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[18]),
        .Q(total_pixs_V_reg_1438[18]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[19]),
        .Q(total_pixs_V_reg_1438[19]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[1]),
        .Q(total_pixs_V_reg_1438[1]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[2]),
        .Q(total_pixs_V_reg_1438[2]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[3]),
        .Q(total_pixs_V_reg_1438[3]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[4]),
        .Q(total_pixs_V_reg_1438[4]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[5]),
        .Q(total_pixs_V_reg_1438[5]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[6]),
        .Q(total_pixs_V_reg_1438[6]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[7]),
        .Q(total_pixs_V_reg_1438[7]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[8]),
        .Q(total_pixs_V_reg_1438[8]),
        .R(1'b0));
  FDRE \total_pixs_V_reg_1438_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(total_pixs_V_fu_1229_p2[9]),
        .Q(total_pixs_V_reg_1438[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \val_assign_reg_444[8]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state59),
        .O(val_assign_reg_444));
  FDRE \val_assign_reg_444_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_3_reg_1508[0]),
        .Q(\val_assign_reg_444_reg_n_4_[0] ),
        .R(val_assign_reg_444));
  FDRE \val_assign_reg_444_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_3_reg_1508[1]),
        .Q(\val_assign_reg_444_reg_n_4_[1] ),
        .R(val_assign_reg_444));
  FDRE \val_assign_reg_444_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_3_reg_1508[2]),
        .Q(\val_assign_reg_444_reg_n_4_[2] ),
        .R(val_assign_reg_444));
  FDRE \val_assign_reg_444_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_3_reg_1508[3]),
        .Q(\val_assign_reg_444_reg_n_4_[3] ),
        .R(val_assign_reg_444));
  FDRE \val_assign_reg_444_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_3_reg_1508[4]),
        .Q(\val_assign_reg_444_reg_n_4_[4] ),
        .R(val_assign_reg_444));
  FDRE \val_assign_reg_444_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_3_reg_1508[5]),
        .Q(\val_assign_reg_444_reg_n_4_[5] ),
        .R(val_assign_reg_444));
  FDRE \val_assign_reg_444_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_3_reg_1508[6]),
        .Q(\val_assign_reg_444_reg_n_4_[6] ),
        .R(val_assign_reg_444));
  FDRE \val_assign_reg_444_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_3_reg_1508[7]),
        .Q(\val_assign_reg_444_reg_n_4_[7] ),
        .R(val_assign_reg_444));
  FDRE \val_assign_reg_444_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_3_reg_1508[8]),
        .Q(\val_assign_reg_444_reg_n_4_[8] ),
        .R(val_assign_reg_444));
endmodule

(* ORIG_REF_NAME = "hls_otsu_front_grcud" *) 
module hls_ocr_0_hls_otsu_front_grcud
   (D,
    WEA,
    O185,
    ap_clk,
    front_grays_V_d0,
    front_grays_tmp_V_1_fu_2460,
    Q,
    tmp_15_i_reg_1491,
    \tmp_2_i_reg_1463_reg[7] ,
    \val_assign_reg_444_reg[7] ,
    \front_grays_V_load_reg_1495_reg[27] );
  output [27:0]D;
  output [0:0]WEA;
  output [27:0]O185;
  input ap_clk;
  input [27:0]front_grays_V_d0;
  input front_grays_tmp_V_1_fu_2460;
  input [3:0]Q;
  input tmp_15_i_reg_1491;
  input [7:0]\tmp_2_i_reg_1463_reg[7] ;
  input [7:0]\val_assign_reg_444_reg[7] ;
  input [27:0]\front_grays_V_load_reg_1495_reg[27] ;

  wire [27:0]D;
  wire [27:0]O185;
  wire [3:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [27:0]front_grays_V_d0;
  wire [27:0]\front_grays_V_load_reg_1495_reg[27] ;
  wire front_grays_tmp_V_1_fu_2460;
  wire tmp_15_i_reg_1491;
  wire [7:0]\tmp_2_i_reg_1463_reg[7] ;
  wire [7:0]\val_assign_reg_444_reg[7] ;

  hls_ocr_0_hls_otsu_front_grcud_ram hls_otsu_front_grcud_ram_U
       (.D(D),
        .O185(O185),
        .Q(Q),
        .WEBWE(WEA),
        .ap_clk(ap_clk),
        .front_grays_V_d0(front_grays_V_d0),
        .\front_grays_V_load_reg_1495_reg[27] (\front_grays_V_load_reg_1495_reg[27] ),
        .front_grays_tmp_V_1_fu_2460(front_grays_tmp_V_1_fu_2460),
        .tmp_15_i_reg_1491(tmp_15_i_reg_1491),
        .\tmp_2_i_reg_1463_reg[7] (\tmp_2_i_reg_1463_reg[7] ),
        .\val_assign_reg_444_reg[7] (\val_assign_reg_444_reg[7] ));
endmodule

(* ORIG_REF_NAME = "hls_otsu_front_grcud_ram" *) 
module hls_ocr_0_hls_otsu_front_grcud_ram
   (D,
    WEBWE,
    O185,
    ap_clk,
    front_grays_V_d0,
    front_grays_tmp_V_1_fu_2460,
    Q,
    tmp_15_i_reg_1491,
    \tmp_2_i_reg_1463_reg[7] ,
    \val_assign_reg_444_reg[7] ,
    \front_grays_V_load_reg_1495_reg[27] );
  output [27:0]D;
  output [0:0]WEBWE;
  output [27:0]O185;
  input ap_clk;
  input [27:0]front_grays_V_d0;
  input front_grays_tmp_V_1_fu_2460;
  input [3:0]Q;
  input tmp_15_i_reg_1491;
  input [7:0]\tmp_2_i_reg_1463_reg[7] ;
  input [7:0]\val_assign_reg_444_reg[7] ;
  input [27:0]\front_grays_V_load_reg_1495_reg[27] ;

  wire [27:0]D;
  wire [27:0]O185;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire \black_grays_V_reg_1528[11]_i_2_n_4 ;
  wire \black_grays_V_reg_1528[11]_i_3_n_4 ;
  wire \black_grays_V_reg_1528[11]_i_4_n_4 ;
  wire \black_grays_V_reg_1528[11]_i_5_n_4 ;
  wire \black_grays_V_reg_1528[15]_i_2_n_4 ;
  wire \black_grays_V_reg_1528[15]_i_3_n_4 ;
  wire \black_grays_V_reg_1528[15]_i_4_n_4 ;
  wire \black_grays_V_reg_1528[15]_i_5_n_4 ;
  wire \black_grays_V_reg_1528[19]_i_2_n_4 ;
  wire \black_grays_V_reg_1528[19]_i_3_n_4 ;
  wire \black_grays_V_reg_1528[19]_i_4_n_4 ;
  wire \black_grays_V_reg_1528[19]_i_5_n_4 ;
  wire \black_grays_V_reg_1528[23]_i_2_n_4 ;
  wire \black_grays_V_reg_1528[23]_i_3_n_4 ;
  wire \black_grays_V_reg_1528[23]_i_4_n_4 ;
  wire \black_grays_V_reg_1528[23]_i_5_n_4 ;
  wire \black_grays_V_reg_1528[27]_i_2_n_4 ;
  wire \black_grays_V_reg_1528[27]_i_3_n_4 ;
  wire \black_grays_V_reg_1528[27]_i_4_n_4 ;
  wire \black_grays_V_reg_1528[27]_i_5_n_4 ;
  wire \black_grays_V_reg_1528[3]_i_2_n_4 ;
  wire \black_grays_V_reg_1528[3]_i_3_n_4 ;
  wire \black_grays_V_reg_1528[3]_i_4_n_4 ;
  wire \black_grays_V_reg_1528[3]_i_5_n_4 ;
  wire \black_grays_V_reg_1528[7]_i_2_n_4 ;
  wire \black_grays_V_reg_1528[7]_i_3_n_4 ;
  wire \black_grays_V_reg_1528[7]_i_4_n_4 ;
  wire \black_grays_V_reg_1528[7]_i_5_n_4 ;
  wire \black_grays_V_reg_1528_reg[11]_i_1_n_4 ;
  wire \black_grays_V_reg_1528_reg[11]_i_1_n_5 ;
  wire \black_grays_V_reg_1528_reg[11]_i_1_n_6 ;
  wire \black_grays_V_reg_1528_reg[11]_i_1_n_7 ;
  wire \black_grays_V_reg_1528_reg[15]_i_1_n_4 ;
  wire \black_grays_V_reg_1528_reg[15]_i_1_n_5 ;
  wire \black_grays_V_reg_1528_reg[15]_i_1_n_6 ;
  wire \black_grays_V_reg_1528_reg[15]_i_1_n_7 ;
  wire \black_grays_V_reg_1528_reg[19]_i_1_n_4 ;
  wire \black_grays_V_reg_1528_reg[19]_i_1_n_5 ;
  wire \black_grays_V_reg_1528_reg[19]_i_1_n_6 ;
  wire \black_grays_V_reg_1528_reg[19]_i_1_n_7 ;
  wire \black_grays_V_reg_1528_reg[23]_i_1_n_4 ;
  wire \black_grays_V_reg_1528_reg[23]_i_1_n_5 ;
  wire \black_grays_V_reg_1528_reg[23]_i_1_n_6 ;
  wire \black_grays_V_reg_1528_reg[23]_i_1_n_7 ;
  wire \black_grays_V_reg_1528_reg[27]_i_1_n_5 ;
  wire \black_grays_V_reg_1528_reg[27]_i_1_n_6 ;
  wire \black_grays_V_reg_1528_reg[27]_i_1_n_7 ;
  wire \black_grays_V_reg_1528_reg[3]_i_1_n_4 ;
  wire \black_grays_V_reg_1528_reg[3]_i_1_n_5 ;
  wire \black_grays_V_reg_1528_reg[3]_i_1_n_6 ;
  wire \black_grays_V_reg_1528_reg[3]_i_1_n_7 ;
  wire \black_grays_V_reg_1528_reg[7]_i_1_n_4 ;
  wire \black_grays_V_reg_1528_reg[7]_i_1_n_5 ;
  wire \black_grays_V_reg_1528_reg[7]_i_1_n_6 ;
  wire \black_grays_V_reg_1528_reg[7]_i_1_n_7 ;
  wire [7:0]front_grays_V_address0;
  wire front_grays_V_ce0;
  wire [27:0]front_grays_V_d0;
  wire [27:0]\front_grays_V_load_reg_1495_reg[27] ;
  wire front_grays_tmp_V_1_fu_2460;
  wire tmp_15_i_reg_1491;
  wire [7:0]\tmp_2_i_reg_1463_reg[7] ;
  wire [7:0]\val_assign_reg_444_reg[7] ;
  wire [3:3]\NLW_black_grays_V_reg_1528_reg[27]_i_1_CO_UNCONNECTED ;
  wire [15:10]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[11]_i_2 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [11]),
        .I1(D[11]),
        .O(\black_grays_V_reg_1528[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[11]_i_3 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [10]),
        .I1(D[10]),
        .O(\black_grays_V_reg_1528[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[11]_i_4 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [9]),
        .I1(D[9]),
        .O(\black_grays_V_reg_1528[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[11]_i_5 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [8]),
        .I1(D[8]),
        .O(\black_grays_V_reg_1528[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[15]_i_2 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [15]),
        .I1(D[15]),
        .O(\black_grays_V_reg_1528[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[15]_i_3 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [14]),
        .I1(D[14]),
        .O(\black_grays_V_reg_1528[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[15]_i_4 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [13]),
        .I1(D[13]),
        .O(\black_grays_V_reg_1528[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[15]_i_5 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [12]),
        .I1(D[12]),
        .O(\black_grays_V_reg_1528[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[19]_i_2 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [19]),
        .I1(D[19]),
        .O(\black_grays_V_reg_1528[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[19]_i_3 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [18]),
        .I1(D[18]),
        .O(\black_grays_V_reg_1528[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[19]_i_4 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [17]),
        .I1(D[17]),
        .O(\black_grays_V_reg_1528[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[19]_i_5 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [16]),
        .I1(D[16]),
        .O(\black_grays_V_reg_1528[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[23]_i_2 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [23]),
        .I1(D[23]),
        .O(\black_grays_V_reg_1528[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[23]_i_3 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [22]),
        .I1(D[22]),
        .O(\black_grays_V_reg_1528[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[23]_i_4 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [21]),
        .I1(D[21]),
        .O(\black_grays_V_reg_1528[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[23]_i_5 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [20]),
        .I1(D[20]),
        .O(\black_grays_V_reg_1528[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[27]_i_2 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [27]),
        .I1(D[27]),
        .O(\black_grays_V_reg_1528[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[27]_i_3 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [26]),
        .I1(D[26]),
        .O(\black_grays_V_reg_1528[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[27]_i_4 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [25]),
        .I1(D[25]),
        .O(\black_grays_V_reg_1528[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[27]_i_5 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [24]),
        .I1(D[24]),
        .O(\black_grays_V_reg_1528[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[3]_i_2 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [3]),
        .I1(D[3]),
        .O(\black_grays_V_reg_1528[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[3]_i_3 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [2]),
        .I1(D[2]),
        .O(\black_grays_V_reg_1528[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[3]_i_4 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [1]),
        .I1(D[1]),
        .O(\black_grays_V_reg_1528[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[3]_i_5 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [0]),
        .I1(D[0]),
        .O(\black_grays_V_reg_1528[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[7]_i_2 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [7]),
        .I1(D[7]),
        .O(\black_grays_V_reg_1528[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[7]_i_3 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [6]),
        .I1(D[6]),
        .O(\black_grays_V_reg_1528[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[7]_i_4 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [5]),
        .I1(D[5]),
        .O(\black_grays_V_reg_1528[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \black_grays_V_reg_1528[7]_i_5 
       (.I0(\front_grays_V_load_reg_1495_reg[27] [4]),
        .I1(D[4]),
        .O(\black_grays_V_reg_1528[7]_i_5_n_4 ));
  CARRY4 \black_grays_V_reg_1528_reg[11]_i_1 
       (.CI(\black_grays_V_reg_1528_reg[7]_i_1_n_4 ),
        .CO({\black_grays_V_reg_1528_reg[11]_i_1_n_4 ,\black_grays_V_reg_1528_reg[11]_i_1_n_5 ,\black_grays_V_reg_1528_reg[11]_i_1_n_6 ,\black_grays_V_reg_1528_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\front_grays_V_load_reg_1495_reg[27] [11:8]),
        .O(O185[11:8]),
        .S({\black_grays_V_reg_1528[11]_i_2_n_4 ,\black_grays_V_reg_1528[11]_i_3_n_4 ,\black_grays_V_reg_1528[11]_i_4_n_4 ,\black_grays_V_reg_1528[11]_i_5_n_4 }));
  CARRY4 \black_grays_V_reg_1528_reg[15]_i_1 
       (.CI(\black_grays_V_reg_1528_reg[11]_i_1_n_4 ),
        .CO({\black_grays_V_reg_1528_reg[15]_i_1_n_4 ,\black_grays_V_reg_1528_reg[15]_i_1_n_5 ,\black_grays_V_reg_1528_reg[15]_i_1_n_6 ,\black_grays_V_reg_1528_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\front_grays_V_load_reg_1495_reg[27] [15:12]),
        .O(O185[15:12]),
        .S({\black_grays_V_reg_1528[15]_i_2_n_4 ,\black_grays_V_reg_1528[15]_i_3_n_4 ,\black_grays_V_reg_1528[15]_i_4_n_4 ,\black_grays_V_reg_1528[15]_i_5_n_4 }));
  CARRY4 \black_grays_V_reg_1528_reg[19]_i_1 
       (.CI(\black_grays_V_reg_1528_reg[15]_i_1_n_4 ),
        .CO({\black_grays_V_reg_1528_reg[19]_i_1_n_4 ,\black_grays_V_reg_1528_reg[19]_i_1_n_5 ,\black_grays_V_reg_1528_reg[19]_i_1_n_6 ,\black_grays_V_reg_1528_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\front_grays_V_load_reg_1495_reg[27] [19:16]),
        .O(O185[19:16]),
        .S({\black_grays_V_reg_1528[19]_i_2_n_4 ,\black_grays_V_reg_1528[19]_i_3_n_4 ,\black_grays_V_reg_1528[19]_i_4_n_4 ,\black_grays_V_reg_1528[19]_i_5_n_4 }));
  CARRY4 \black_grays_V_reg_1528_reg[23]_i_1 
       (.CI(\black_grays_V_reg_1528_reg[19]_i_1_n_4 ),
        .CO({\black_grays_V_reg_1528_reg[23]_i_1_n_4 ,\black_grays_V_reg_1528_reg[23]_i_1_n_5 ,\black_grays_V_reg_1528_reg[23]_i_1_n_6 ,\black_grays_V_reg_1528_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\front_grays_V_load_reg_1495_reg[27] [23:20]),
        .O(O185[23:20]),
        .S({\black_grays_V_reg_1528[23]_i_2_n_4 ,\black_grays_V_reg_1528[23]_i_3_n_4 ,\black_grays_V_reg_1528[23]_i_4_n_4 ,\black_grays_V_reg_1528[23]_i_5_n_4 }));
  CARRY4 \black_grays_V_reg_1528_reg[27]_i_1 
       (.CI(\black_grays_V_reg_1528_reg[23]_i_1_n_4 ),
        .CO({\NLW_black_grays_V_reg_1528_reg[27]_i_1_CO_UNCONNECTED [3],\black_grays_V_reg_1528_reg[27]_i_1_n_5 ,\black_grays_V_reg_1528_reg[27]_i_1_n_6 ,\black_grays_V_reg_1528_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\front_grays_V_load_reg_1495_reg[27] [26:24]}),
        .O(O185[27:24]),
        .S({\black_grays_V_reg_1528[27]_i_2_n_4 ,\black_grays_V_reg_1528[27]_i_3_n_4 ,\black_grays_V_reg_1528[27]_i_4_n_4 ,\black_grays_V_reg_1528[27]_i_5_n_4 }));
  CARRY4 \black_grays_V_reg_1528_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\black_grays_V_reg_1528_reg[3]_i_1_n_4 ,\black_grays_V_reg_1528_reg[3]_i_1_n_5 ,\black_grays_V_reg_1528_reg[3]_i_1_n_6 ,\black_grays_V_reg_1528_reg[3]_i_1_n_7 }),
        .CYINIT(1'b1),
        .DI(\front_grays_V_load_reg_1495_reg[27] [3:0]),
        .O(O185[3:0]),
        .S({\black_grays_V_reg_1528[3]_i_2_n_4 ,\black_grays_V_reg_1528[3]_i_3_n_4 ,\black_grays_V_reg_1528[3]_i_4_n_4 ,\black_grays_V_reg_1528[3]_i_5_n_4 }));
  CARRY4 \black_grays_V_reg_1528_reg[7]_i_1 
       (.CI(\black_grays_V_reg_1528_reg[3]_i_1_n_4 ),
        .CO({\black_grays_V_reg_1528_reg[7]_i_1_n_4 ,\black_grays_V_reg_1528_reg[7]_i_1_n_5 ,\black_grays_V_reg_1528_reg[7]_i_1_n_6 ,\black_grays_V_reg_1528_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\front_grays_V_load_reg_1495_reg[27] [7:4]),
        .O(O185[7:4]),
        .S({\black_grays_V_reg_1528[7]_i_2_n_4 ,\black_grays_V_reg_1528[7]_i_3_n_4 ,\black_grays_V_reg_1528[7]_i_4_n_4 ,\black_grays_V_reg_1528[7]_i_5_n_4 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "7168" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "255" *) 
  (* bram_ext_slice_begin = "18" *) 
  (* bram_ext_slice_end = "27" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,front_grays_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,front_grays_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(front_grays_V_d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,front_grays_V_d0[27:18]}),
        .DIPADIP(front_grays_V_d0[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:10],D[27:18]}),
        .DOPADOP(D[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(front_grays_V_ce0),
        .ENBWREN(front_grays_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEBWE,WEBWE}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(front_grays_V_ce0));
  LUT6 #(
    .INIT(64'hFFFFF4040000F404)) 
    ram_reg_i_2__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\tmp_2_i_reg_1463_reg[7] [7]),
        .I4(Q[3]),
        .I5(\val_assign_reg_444_reg[7] [7]),
        .O(front_grays_V_address0[7]));
  LUT3 #(
    .INIT(8'hAE)) 
    ram_reg_i_38
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(Q[2]),
        .I2(tmp_15_i_reg_1491),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hFFFFF4040000F404)) 
    ram_reg_i_3__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\tmp_2_i_reg_1463_reg[7] [6]),
        .I4(Q[3]),
        .I5(\val_assign_reg_444_reg[7] [6]),
        .O(front_grays_V_address0[6]));
  LUT6 #(
    .INIT(64'hFFFFF4040000F404)) 
    ram_reg_i_4__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\tmp_2_i_reg_1463_reg[7] [5]),
        .I4(Q[3]),
        .I5(\val_assign_reg_444_reg[7] [5]),
        .O(front_grays_V_address0[5]));
  LUT6 #(
    .INIT(64'hFFFFF4040000F404)) 
    ram_reg_i_5__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\tmp_2_i_reg_1463_reg[7] [4]),
        .I4(Q[3]),
        .I5(\val_assign_reg_444_reg[7] [4]),
        .O(front_grays_V_address0[4]));
  LUT6 #(
    .INIT(64'hFFFFF4040000F404)) 
    ram_reg_i_6__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\tmp_2_i_reg_1463_reg[7] [3]),
        .I4(Q[3]),
        .I5(\val_assign_reg_444_reg[7] [3]),
        .O(front_grays_V_address0[3]));
  LUT6 #(
    .INIT(64'hFFFFF4040000F404)) 
    ram_reg_i_7__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\tmp_2_i_reg_1463_reg[7] [2]),
        .I4(Q[3]),
        .I5(\val_assign_reg_444_reg[7] [2]),
        .O(front_grays_V_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFF4040000F404)) 
    ram_reg_i_8__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\tmp_2_i_reg_1463_reg[7] [1]),
        .I4(Q[3]),
        .I5(\val_assign_reg_444_reg[7] [1]),
        .O(front_grays_V_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFF4040000F404)) 
    ram_reg_i_9__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\tmp_2_i_reg_1463_reg[7] [0]),
        .I4(Q[3]),
        .I5(\val_assign_reg_444_reg[7] [0]),
        .O(front_grays_V_address0[0]));
endmodule

(* ORIG_REF_NAME = "hls_otsu_front_pibkb" *) 
module hls_ocr_0_hls_otsu_front_pibkb
   (front_pixs_V_q0,
    ram_reg,
    front_grays_tmp_V_1_fu_2460,
    \front_pixs_tmp_V_1_fu_250_reg[19] ,
    CO,
    D,
    ap_clk,
    Q,
    \val_assign_reg_444_reg[7] ,
    \ap_CS_fsm_reg[13] ,
    \tmp_2_i_reg_1463_reg[7] ,
    \i_op_assign_reg_432_reg[8] ,
    \total_pixs_V_reg_1438_reg[19] ,
    front_pixs_V_d0__0);
  output [19:0]front_pixs_V_q0;
  output ram_reg;
  output front_grays_tmp_V_1_fu_2460;
  output \front_pixs_tmp_V_1_fu_250_reg[19] ;
  output [0:0]CO;
  output [19:0]D;
  input ap_clk;
  input [7:0]Q;
  input [7:0]\val_assign_reg_444_reg[7] ;
  input [3:0]\ap_CS_fsm_reg[13] ;
  input [7:0]\tmp_2_i_reg_1463_reg[7] ;
  input [8:0]\i_op_assign_reg_432_reg[8] ;
  input [19:0]\total_pixs_V_reg_1438_reg[19] ;
  input [19:0]front_pixs_V_d0__0;

  wire [0:0]CO;
  wire [19:0]D;
  wire [7:0]Q;
  wire [3:0]\ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire front_grays_tmp_V_1_fu_2460;
  wire [19:0]front_pixs_V_d0__0;
  wire [19:0]front_pixs_V_q0;
  wire \front_pixs_tmp_V_1_fu_250_reg[19] ;
  wire [8:0]\i_op_assign_reg_432_reg[8] ;
  wire ram_reg;
  wire [7:0]\tmp_2_i_reg_1463_reg[7] ;
  wire [19:0]\total_pixs_V_reg_1438_reg[19] ;
  wire [7:0]\val_assign_reg_444_reg[7] ;

  hls_ocr_0_hls_otsu_front_pibkb_ram hls_otsu_front_pibkb_ram_U
       (.CO(CO),
        .D(D),
        .DOADO(front_pixs_V_q0[15:0]),
        .DOBDO(front_pixs_V_q0[19:18]),
        .DOPADOP(front_pixs_V_q0[17:16]),
        .Q(Q),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .ap_clk(ap_clk),
        .front_pixs_V_d0__0(front_pixs_V_d0__0),
        .\front_pixs_tmp_V_1_fu_250_reg[19] (front_grays_tmp_V_1_fu_2460),
        .\front_pixs_tmp_V_1_fu_250_reg[19]_0 (\front_pixs_tmp_V_1_fu_250_reg[19] ),
        .\i_op_assign_reg_432_reg[8] (\i_op_assign_reg_432_reg[8] ),
        .ram_reg_0(ram_reg),
        .\tmp_2_i_reg_1463_reg[7] (\tmp_2_i_reg_1463_reg[7] ),
        .\total_pixs_V_reg_1438_reg[19] (\total_pixs_V_reg_1438_reg[19] ),
        .\val_assign_reg_444_reg[7] (\val_assign_reg_444_reg[7] ));
endmodule

(* ORIG_REF_NAME = "hls_otsu_front_pibkb_ram" *) 
module hls_ocr_0_hls_otsu_front_pibkb_ram
   (DOADO,
    DOBDO,
    DOPADOP,
    ram_reg_0,
    \front_pixs_tmp_V_1_fu_250_reg[19] ,
    \front_pixs_tmp_V_1_fu_250_reg[19]_0 ,
    CO,
    D,
    ap_clk,
    Q,
    \val_assign_reg_444_reg[7] ,
    \ap_CS_fsm_reg[13] ,
    \tmp_2_i_reg_1463_reg[7] ,
    \i_op_assign_reg_432_reg[8] ,
    \total_pixs_V_reg_1438_reg[19] ,
    front_pixs_V_d0__0);
  output [15:0]DOADO;
  output [1:0]DOBDO;
  output [1:0]DOPADOP;
  output ram_reg_0;
  output \front_pixs_tmp_V_1_fu_250_reg[19] ;
  output \front_pixs_tmp_V_1_fu_250_reg[19]_0 ;
  output [0:0]CO;
  output [19:0]D;
  input ap_clk;
  input [7:0]Q;
  input [7:0]\val_assign_reg_444_reg[7] ;
  input [3:0]\ap_CS_fsm_reg[13] ;
  input [7:0]\tmp_2_i_reg_1463_reg[7] ;
  input [8:0]\i_op_assign_reg_432_reg[8] ;
  input [19:0]\total_pixs_V_reg_1438_reg[19] ;
  input [19:0]front_pixs_V_d0__0;

  wire [0:0]CO;
  wire [19:0]D;
  wire [15:0]DOADO;
  wire [1:0]DOBDO;
  wire [1:0]DOPADOP;
  wire [7:0]Q;
  wire [3:0]\ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire \f_op_V_1_reg_1536[11]_i_2_n_4 ;
  wire \f_op_V_1_reg_1536[11]_i_3_n_4 ;
  wire \f_op_V_1_reg_1536[11]_i_4_n_4 ;
  wire \f_op_V_1_reg_1536[11]_i_5_n_4 ;
  wire \f_op_V_1_reg_1536[15]_i_2_n_4 ;
  wire \f_op_V_1_reg_1536[15]_i_3_n_4 ;
  wire \f_op_V_1_reg_1536[15]_i_4_n_4 ;
  wire \f_op_V_1_reg_1536[15]_i_5_n_4 ;
  wire \f_op_V_1_reg_1536[19]_i_10_n_4 ;
  wire \f_op_V_1_reg_1536[19]_i_11_n_4 ;
  wire \f_op_V_1_reg_1536[19]_i_12_n_4 ;
  wire \f_op_V_1_reg_1536[19]_i_13_n_4 ;
  wire \f_op_V_1_reg_1536[19]_i_14_n_4 ;
  wire \f_op_V_1_reg_1536[19]_i_15_n_4 ;
  wire \f_op_V_1_reg_1536[19]_i_4_n_4 ;
  wire \f_op_V_1_reg_1536[19]_i_5_n_4 ;
  wire \f_op_V_1_reg_1536[19]_i_6_n_4 ;
  wire \f_op_V_1_reg_1536[19]_i_7_n_4 ;
  wire \f_op_V_1_reg_1536[19]_i_9_n_4 ;
  wire \f_op_V_1_reg_1536[3]_i_2_n_4 ;
  wire \f_op_V_1_reg_1536[3]_i_3_n_4 ;
  wire \f_op_V_1_reg_1536[3]_i_4_n_4 ;
  wire \f_op_V_1_reg_1536[3]_i_5_n_4 ;
  wire \f_op_V_1_reg_1536[7]_i_2_n_4 ;
  wire \f_op_V_1_reg_1536[7]_i_3_n_4 ;
  wire \f_op_V_1_reg_1536[7]_i_4_n_4 ;
  wire \f_op_V_1_reg_1536[7]_i_5_n_4 ;
  wire \f_op_V_1_reg_1536_reg[11]_i_1_n_4 ;
  wire \f_op_V_1_reg_1536_reg[11]_i_1_n_5 ;
  wire \f_op_V_1_reg_1536_reg[11]_i_1_n_6 ;
  wire \f_op_V_1_reg_1536_reg[11]_i_1_n_7 ;
  wire \f_op_V_1_reg_1536_reg[15]_i_1_n_4 ;
  wire \f_op_V_1_reg_1536_reg[15]_i_1_n_5 ;
  wire \f_op_V_1_reg_1536_reg[15]_i_1_n_6 ;
  wire \f_op_V_1_reg_1536_reg[15]_i_1_n_7 ;
  wire \f_op_V_1_reg_1536_reg[19]_i_2_n_5 ;
  wire \f_op_V_1_reg_1536_reg[19]_i_2_n_6 ;
  wire \f_op_V_1_reg_1536_reg[19]_i_2_n_7 ;
  wire \f_op_V_1_reg_1536_reg[19]_i_3_n_6 ;
  wire \f_op_V_1_reg_1536_reg[19]_i_3_n_7 ;
  wire \f_op_V_1_reg_1536_reg[19]_i_8_n_4 ;
  wire \f_op_V_1_reg_1536_reg[19]_i_8_n_5 ;
  wire \f_op_V_1_reg_1536_reg[19]_i_8_n_6 ;
  wire \f_op_V_1_reg_1536_reg[19]_i_8_n_7 ;
  wire \f_op_V_1_reg_1536_reg[3]_i_1_n_4 ;
  wire \f_op_V_1_reg_1536_reg[3]_i_1_n_5 ;
  wire \f_op_V_1_reg_1536_reg[3]_i_1_n_6 ;
  wire \f_op_V_1_reg_1536_reg[3]_i_1_n_7 ;
  wire \f_op_V_1_reg_1536_reg[7]_i_1_n_4 ;
  wire \f_op_V_1_reg_1536_reg[7]_i_1_n_5 ;
  wire \f_op_V_1_reg_1536_reg[7]_i_1_n_6 ;
  wire \f_op_V_1_reg_1536_reg[7]_i_1_n_7 ;
  wire [7:0]front_pixs_V_address0;
  wire front_pixs_V_ce0;
  wire [19:0]front_pixs_V_d0;
  wire [19:0]front_pixs_V_d0__0;
  wire front_pixs_V_we0;
  wire \front_pixs_tmp_V_1_fu_250_reg[19] ;
  wire \front_pixs_tmp_V_1_fu_250_reg[19]_0 ;
  wire [8:0]\i_op_assign_reg_432_reg[8] ;
  wire ram_reg_0;
  wire ram_reg_i_37_n_4;
  wire ram_reg_i_38__0_n_4;
  wire ram_reg_i_39_n_4;
  wire ram_reg_i_40__0_n_4;
  wire ram_reg_i_41_n_4;
  wire [7:0]\tmp_2_i_reg_1463_reg[7] ;
  wire [19:0]\total_pixs_V_reg_1438_reg[19] ;
  wire [7:0]\val_assign_reg_444_reg[7] ;
  wire [3:3]\NLW_f_op_V_1_reg_1536_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_f_op_V_1_reg_1536_reg[19]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_f_op_V_1_reg_1536_reg[19]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_f_op_V_1_reg_1536_reg[19]_i_8_O_UNCONNECTED ;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(\i_op_assign_reg_432_reg[8] [6]),
        .I1(\i_op_assign_reg_432_reg[8] [4]),
        .I2(\i_op_assign_reg_432_reg[8] [5]),
        .I3(\i_op_assign_reg_432_reg[8] [7]),
        .I4(\i_op_assign_reg_432_reg[8] [1]),
        .O(\front_pixs_tmp_V_1_fu_250_reg[19]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[11]_i_2 
       (.I0(DOADO[11]),
        .I1(\total_pixs_V_reg_1438_reg[19] [11]),
        .O(\f_op_V_1_reg_1536[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[11]_i_3 
       (.I0(\total_pixs_V_reg_1438_reg[19] [10]),
        .I1(DOADO[10]),
        .O(\f_op_V_1_reg_1536[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[11]_i_4 
       (.I0(DOADO[9]),
        .I1(\total_pixs_V_reg_1438_reg[19] [9]),
        .O(\f_op_V_1_reg_1536[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[11]_i_5 
       (.I0(DOADO[8]),
        .I1(\total_pixs_V_reg_1438_reg[19] [8]),
        .O(\f_op_V_1_reg_1536[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[15]_i_2 
       (.I0(DOADO[15]),
        .I1(\total_pixs_V_reg_1438_reg[19] [15]),
        .O(\f_op_V_1_reg_1536[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[15]_i_3 
       (.I0(DOADO[14]),
        .I1(\total_pixs_V_reg_1438_reg[19] [14]),
        .O(\f_op_V_1_reg_1536[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[15]_i_4 
       (.I0(\total_pixs_V_reg_1438_reg[19] [13]),
        .I1(DOADO[13]),
        .O(\f_op_V_1_reg_1536[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[15]_i_5 
       (.I0(DOADO[12]),
        .I1(\total_pixs_V_reg_1438_reg[19] [12]),
        .O(\f_op_V_1_reg_1536[15]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \f_op_V_1_reg_1536[19]_i_10 
       (.I0(DOPADOP[0]),
        .I1(\total_pixs_V_reg_1438_reg[19] [16]),
        .I2(\total_pixs_V_reg_1438_reg[19] [17]),
        .I3(DOPADOP[1]),
        .I4(\total_pixs_V_reg_1438_reg[19] [15]),
        .I5(DOADO[15]),
        .O(\f_op_V_1_reg_1536[19]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \f_op_V_1_reg_1536[19]_i_11 
       (.I0(DOADO[13]),
        .I1(\total_pixs_V_reg_1438_reg[19] [13]),
        .I2(\total_pixs_V_reg_1438_reg[19] [14]),
        .I3(DOADO[14]),
        .I4(\total_pixs_V_reg_1438_reg[19] [12]),
        .I5(DOADO[12]),
        .O(\f_op_V_1_reg_1536[19]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \f_op_V_1_reg_1536[19]_i_12 
       (.I0(DOADO[10]),
        .I1(\total_pixs_V_reg_1438_reg[19] [10]),
        .I2(\total_pixs_V_reg_1438_reg[19] [11]),
        .I3(DOADO[11]),
        .I4(\total_pixs_V_reg_1438_reg[19] [9]),
        .I5(DOADO[9]),
        .O(\f_op_V_1_reg_1536[19]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \f_op_V_1_reg_1536[19]_i_13 
       (.I0(DOADO[6]),
        .I1(\total_pixs_V_reg_1438_reg[19] [6]),
        .I2(\total_pixs_V_reg_1438_reg[19] [8]),
        .I3(DOADO[8]),
        .I4(\total_pixs_V_reg_1438_reg[19] [7]),
        .I5(DOADO[7]),
        .O(\f_op_V_1_reg_1536[19]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \f_op_V_1_reg_1536[19]_i_14 
       (.I0(DOADO[3]),
        .I1(\total_pixs_V_reg_1438_reg[19] [3]),
        .I2(\total_pixs_V_reg_1438_reg[19] [5]),
        .I3(DOADO[5]),
        .I4(\total_pixs_V_reg_1438_reg[19] [4]),
        .I5(DOADO[4]),
        .O(\f_op_V_1_reg_1536[19]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \f_op_V_1_reg_1536[19]_i_15 
       (.I0(DOADO[0]),
        .I1(\total_pixs_V_reg_1438_reg[19] [0]),
        .I2(\total_pixs_V_reg_1438_reg[19] [2]),
        .I3(DOADO[2]),
        .I4(\total_pixs_V_reg_1438_reg[19] [1]),
        .I5(DOADO[1]),
        .O(\f_op_V_1_reg_1536[19]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[19]_i_4 
       (.I0(DOBDO[1]),
        .I1(\total_pixs_V_reg_1438_reg[19] [19]),
        .O(\f_op_V_1_reg_1536[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[19]_i_5 
       (.I0(DOBDO[0]),
        .I1(\total_pixs_V_reg_1438_reg[19] [18]),
        .O(\f_op_V_1_reg_1536[19]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[19]_i_6 
       (.I0(DOPADOP[1]),
        .I1(\total_pixs_V_reg_1438_reg[19] [17]),
        .O(\f_op_V_1_reg_1536[19]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[19]_i_7 
       (.I0(\total_pixs_V_reg_1438_reg[19] [16]),
        .I1(DOPADOP[0]),
        .O(\f_op_V_1_reg_1536[19]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \f_op_V_1_reg_1536[19]_i_9 
       (.I0(DOBDO[1]),
        .I1(\total_pixs_V_reg_1438_reg[19] [19]),
        .I2(DOBDO[0]),
        .I3(\total_pixs_V_reg_1438_reg[19] [18]),
        .O(\f_op_V_1_reg_1536[19]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[3]_i_2 
       (.I0(\total_pixs_V_reg_1438_reg[19] [3]),
        .I1(DOADO[3]),
        .O(\f_op_V_1_reg_1536[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[3]_i_3 
       (.I0(DOADO[2]),
        .I1(\total_pixs_V_reg_1438_reg[19] [2]),
        .O(\f_op_V_1_reg_1536[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[3]_i_4 
       (.I0(DOADO[1]),
        .I1(\total_pixs_V_reg_1438_reg[19] [1]),
        .O(\f_op_V_1_reg_1536[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[3]_i_5 
       (.I0(\total_pixs_V_reg_1438_reg[19] [0]),
        .I1(DOADO[0]),
        .O(\f_op_V_1_reg_1536[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[7]_i_2 
       (.I0(DOADO[7]),
        .I1(\total_pixs_V_reg_1438_reg[19] [7]),
        .O(\f_op_V_1_reg_1536[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[7]_i_3 
       (.I0(\total_pixs_V_reg_1438_reg[19] [6]),
        .I1(DOADO[6]),
        .O(\f_op_V_1_reg_1536[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[7]_i_4 
       (.I0(DOADO[5]),
        .I1(\total_pixs_V_reg_1438_reg[19] [5]),
        .O(\f_op_V_1_reg_1536[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \f_op_V_1_reg_1536[7]_i_5 
       (.I0(DOADO[4]),
        .I1(\total_pixs_V_reg_1438_reg[19] [4]),
        .O(\f_op_V_1_reg_1536[7]_i_5_n_4 ));
  CARRY4 \f_op_V_1_reg_1536_reg[11]_i_1 
       (.CI(\f_op_V_1_reg_1536_reg[7]_i_1_n_4 ),
        .CO({\f_op_V_1_reg_1536_reg[11]_i_1_n_4 ,\f_op_V_1_reg_1536_reg[11]_i_1_n_5 ,\f_op_V_1_reg_1536_reg[11]_i_1_n_6 ,\f_op_V_1_reg_1536_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\total_pixs_V_reg_1438_reg[19] [11:8]),
        .O(D[11:8]),
        .S({\f_op_V_1_reg_1536[11]_i_2_n_4 ,\f_op_V_1_reg_1536[11]_i_3_n_4 ,\f_op_V_1_reg_1536[11]_i_4_n_4 ,\f_op_V_1_reg_1536[11]_i_5_n_4 }));
  CARRY4 \f_op_V_1_reg_1536_reg[15]_i_1 
       (.CI(\f_op_V_1_reg_1536_reg[11]_i_1_n_4 ),
        .CO({\f_op_V_1_reg_1536_reg[15]_i_1_n_4 ,\f_op_V_1_reg_1536_reg[15]_i_1_n_5 ,\f_op_V_1_reg_1536_reg[15]_i_1_n_6 ,\f_op_V_1_reg_1536_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\total_pixs_V_reg_1438_reg[19] [15:12]),
        .O(D[15:12]),
        .S({\f_op_V_1_reg_1536[15]_i_2_n_4 ,\f_op_V_1_reg_1536[15]_i_3_n_4 ,\f_op_V_1_reg_1536[15]_i_4_n_4 ,\f_op_V_1_reg_1536[15]_i_5_n_4 }));
  CARRY4 \f_op_V_1_reg_1536_reg[19]_i_2 
       (.CI(\f_op_V_1_reg_1536_reg[15]_i_1_n_4 ),
        .CO({\NLW_f_op_V_1_reg_1536_reg[19]_i_2_CO_UNCONNECTED [3],\f_op_V_1_reg_1536_reg[19]_i_2_n_5 ,\f_op_V_1_reg_1536_reg[19]_i_2_n_6 ,\f_op_V_1_reg_1536_reg[19]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\total_pixs_V_reg_1438_reg[19] [18:16]}),
        .O(D[19:16]),
        .S({\f_op_V_1_reg_1536[19]_i_4_n_4 ,\f_op_V_1_reg_1536[19]_i_5_n_4 ,\f_op_V_1_reg_1536[19]_i_6_n_4 ,\f_op_V_1_reg_1536[19]_i_7_n_4 }));
  CARRY4 \f_op_V_1_reg_1536_reg[19]_i_3 
       (.CI(\f_op_V_1_reg_1536_reg[19]_i_8_n_4 ),
        .CO({\NLW_f_op_V_1_reg_1536_reg[19]_i_3_CO_UNCONNECTED [3],CO,\f_op_V_1_reg_1536_reg[19]_i_3_n_6 ,\f_op_V_1_reg_1536_reg[19]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_f_op_V_1_reg_1536_reg[19]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\f_op_V_1_reg_1536[19]_i_9_n_4 ,\f_op_V_1_reg_1536[19]_i_10_n_4 ,\f_op_V_1_reg_1536[19]_i_11_n_4 }));
  CARRY4 \f_op_V_1_reg_1536_reg[19]_i_8 
       (.CI(1'b0),
        .CO({\f_op_V_1_reg_1536_reg[19]_i_8_n_4 ,\f_op_V_1_reg_1536_reg[19]_i_8_n_5 ,\f_op_V_1_reg_1536_reg[19]_i_8_n_6 ,\f_op_V_1_reg_1536_reg[19]_i_8_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_f_op_V_1_reg_1536_reg[19]_i_8_O_UNCONNECTED [3:0]),
        .S({\f_op_V_1_reg_1536[19]_i_12_n_4 ,\f_op_V_1_reg_1536[19]_i_13_n_4 ,\f_op_V_1_reg_1536[19]_i_14_n_4 ,\f_op_V_1_reg_1536[19]_i_15_n_4 }));
  CARRY4 \f_op_V_1_reg_1536_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\f_op_V_1_reg_1536_reg[3]_i_1_n_4 ,\f_op_V_1_reg_1536_reg[3]_i_1_n_5 ,\f_op_V_1_reg_1536_reg[3]_i_1_n_6 ,\f_op_V_1_reg_1536_reg[3]_i_1_n_7 }),
        .CYINIT(1'b1),
        .DI(\total_pixs_V_reg_1438_reg[19] [3:0]),
        .O(D[3:0]),
        .S({\f_op_V_1_reg_1536[3]_i_2_n_4 ,\f_op_V_1_reg_1536[3]_i_3_n_4 ,\f_op_V_1_reg_1536[3]_i_4_n_4 ,\f_op_V_1_reg_1536[3]_i_5_n_4 }));
  CARRY4 \f_op_V_1_reg_1536_reg[7]_i_1 
       (.CI(\f_op_V_1_reg_1536_reg[3]_i_1_n_4 ),
        .CO({\f_op_V_1_reg_1536_reg[7]_i_1_n_4 ,\f_op_V_1_reg_1536_reg[7]_i_1_n_5 ,\f_op_V_1_reg_1536_reg[7]_i_1_n_6 ,\f_op_V_1_reg_1536_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\total_pixs_V_reg_1438_reg[19] [7:4]),
        .O(D[7:4]),
        .S({\f_op_V_1_reg_1536[7]_i_2_n_4 ,\f_op_V_1_reg_1536[7]_i_3_n_4 ,\f_op_V_1_reg_1536[7]_i_4_n_4 ,\f_op_V_1_reg_1536[7]_i_5_n_4 }));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \front_pixs_tmp_V_1_fu_250[0]_i_1 
       (.I0(\ap_CS_fsm_reg[13] [0]),
        .I1(\i_op_assign_reg_432_reg[8] [8]),
        .I2(\i_op_assign_reg_432_reg[8] [2]),
        .I3(\i_op_assign_reg_432_reg[8] [3]),
        .I4(\i_op_assign_reg_432_reg[8] [0]),
        .I5(\front_pixs_tmp_V_1_fu_250_reg[19]_0 ),
        .O(\front_pixs_tmp_V_1_fu_250_reg[19] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "255" *) 
  (* bram_ext_slice_begin = "18" *) 
  (* bram_ext_slice_end = "19" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,front_pixs_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,front_pixs_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(front_pixs_V_d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,front_pixs_V_d0[19:18]}),
        .DIPADIP(front_pixs_V_d0[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(DOPADOP),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(front_pixs_V_ce0),
        .ENBWREN(front_pixs_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({front_pixs_V_we0,front_pixs_V_we0}),
        .WEBWE({1'b0,1'b0,front_pixs_V_we0,front_pixs_V_we0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_10__0
       (.I0(front_pixs_V_d0__0[15]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[15]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11__0
       (.I0(front_pixs_V_d0__0[14]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[14]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_12__0
       (.I0(front_pixs_V_d0__0[13]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13__0
       (.I0(front_pixs_V_d0__0[12]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_14__0
       (.I0(front_pixs_V_d0__0[11]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[11]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_15__0
       (.I0(front_pixs_V_d0__0[10]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[10]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16__0
       (.I0(front_pixs_V_d0__0[9]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17__0
       (.I0(front_pixs_V_d0__0[8]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18__0
       (.I0(front_pixs_V_d0__0[7]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_19__0
       (.I0(front_pixs_V_d0__0[6]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_1__1
       (.I0(\ap_CS_fsm_reg[13] [0]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .I2(\ap_CS_fsm_reg[13] [3]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .O(front_pixs_V_ce0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2
       (.I0(Q[7]),
        .I1(ram_reg_0),
        .I2(\val_assign_reg_444_reg[7] [7]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(\tmp_2_i_reg_1463_reg[7] [7]),
        .I5(\front_pixs_tmp_V_1_fu_250_reg[19] ),
        .O(front_pixs_V_address0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_20__0
       (.I0(front_pixs_V_d0__0[5]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_21__0
       (.I0(front_pixs_V_d0__0[4]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_22__0
       (.I0(front_pixs_V_d0__0[3]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_23__0
       (.I0(front_pixs_V_d0__0[2]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_24__0
       (.I0(front_pixs_V_d0__0[1]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_25__0
       (.I0(\ap_CS_fsm_reg[13] [2]),
        .I1(front_pixs_V_d0__0[0]),
        .O(front_pixs_V_d0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_26__0
       (.I0(front_pixs_V_d0__0[19]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[19]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_27__0
       (.I0(front_pixs_V_d0__0[18]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[18]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_28__0
       (.I0(front_pixs_V_d0__0[17]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[17]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_29__0
       (.I0(front_pixs_V_d0__0[16]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .O(front_pixs_V_d0[16]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(\val_assign_reg_444_reg[7] [6]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(\tmp_2_i_reg_1463_reg[7] [6]),
        .I5(\front_pixs_tmp_V_1_fu_250_reg[19] ),
        .O(front_pixs_V_address0[6]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    ram_reg_i_30
       (.I0(\ap_CS_fsm_reg[13] [0]),
        .I1(ram_reg_i_37_n_4),
        .I2(ram_reg_i_38__0_n_4),
        .I3(ram_reg_i_39_n_4),
        .I4(ram_reg_i_40__0_n_4),
        .I5(ram_reg_i_41_n_4),
        .O(front_pixs_V_we0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_31
       (.I0(\ap_CS_fsm_reg[13] [2]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .O(ram_reg_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_37
       (.I0(DOADO[4]),
        .I1(DOADO[5]),
        .I2(DOADO[0]),
        .I3(DOADO[8]),
        .O(ram_reg_i_37_n_4));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    ram_reg_i_38__0
       (.I0(DOADO[2]),
        .I1(DOADO[10]),
        .I2(\ap_CS_fsm_reg[13] [2]),
        .I3(DOBDO[0]),
        .O(ram_reg_i_38__0_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_39
       (.I0(DOADO[3]),
        .I1(DOADO[13]),
        .I2(DOADO[6]),
        .I3(DOADO[12]),
        .O(ram_reg_i_39_n_4));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4
       (.I0(Q[5]),
        .I1(ram_reg_0),
        .I2(\val_assign_reg_444_reg[7] [5]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(\tmp_2_i_reg_1463_reg[7] [5]),
        .I5(\front_pixs_tmp_V_1_fu_250_reg[19] ),
        .O(front_pixs_V_address0[5]));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_40__0
       (.I0(DOADO[11]),
        .I1(DOADO[7]),
        .I2(DOADO[9]),
        .O(ram_reg_i_40__0_n_4));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_41
       (.I0(DOADO[14]),
        .I1(DOBDO[1]),
        .I2(DOPADOP[1]),
        .I3(DOADO[15]),
        .I4(DOPADOP[0]),
        .I5(DOADO[1]),
        .O(ram_reg_i_41_n_4));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5
       (.I0(Q[4]),
        .I1(ram_reg_0),
        .I2(\val_assign_reg_444_reg[7] [4]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(\tmp_2_i_reg_1463_reg[7] [4]),
        .I5(\front_pixs_tmp_V_1_fu_250_reg[19] ),
        .O(front_pixs_V_address0[4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6
       (.I0(Q[3]),
        .I1(ram_reg_0),
        .I2(\val_assign_reg_444_reg[7] [3]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(\tmp_2_i_reg_1463_reg[7] [3]),
        .I5(\front_pixs_tmp_V_1_fu_250_reg[19] ),
        .O(front_pixs_V_address0[3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(\val_assign_reg_444_reg[7] [2]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(\tmp_2_i_reg_1463_reg[7] [2]),
        .I5(\front_pixs_tmp_V_1_fu_250_reg[19] ),
        .O(front_pixs_V_address0[2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(\val_assign_reg_444_reg[7] [1]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(\tmp_2_i_reg_1463_reg[7] [1]),
        .I5(\front_pixs_tmp_V_1_fu_250_reg[19] ),
        .O(front_pixs_V_address0[1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(\val_assign_reg_444_reg[7] [0]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(\tmp_2_i_reg_1463_reg[7] [0]),
        .I5(\front_pixs_tmp_V_1_fu_250_reg[19] ),
        .O(front_pixs_V_address0[0]));
endmodule

(* ORIG_REF_NAME = "hls_otsu_hist_out_V" *) 
module hls_ocr_0_hls_otsu_hist_out_V
   (DOADO,
    E,
    ram_reg,
    ap_block_pp0_stage0_subdone5_in,
    hist_win_val_0_V_2_1_fu_849_p2,
    \hist_win_val_0_V_1_4_fu_234_reg[18] ,
    \hist_win_val_0_V_1_4_fu_234_reg[17] ,
    \hist_win_val_0_V_1_4_fu_234_reg[16] ,
    \hist_win_val_0_V_1_4_fu_234_reg[15] ,
    \hist_win_val_0_V_1_4_fu_234_reg[14] ,
    \hist_win_val_0_V_1_4_fu_234_reg[13] ,
    \hist_win_val_0_V_1_4_fu_234_reg[12] ,
    \hist_win_val_0_V_1_4_fu_234_reg[11] ,
    \hist_win_val_0_V_1_4_fu_234_reg[10] ,
    \hist_win_val_0_V_1_4_fu_234_reg[9] ,
    \hist_win_val_0_V_1_4_fu_234_reg[8] ,
    \hist_win_val_0_V_1_4_fu_234_reg[7] ,
    \hist_win_val_0_V_1_4_fu_234_reg[6] ,
    \hist_win_val_0_V_1_4_fu_234_reg[5] ,
    \hist_win_val_0_V_1_4_fu_234_reg[4] ,
    \hist_win_val_0_V_1_4_fu_234_reg[3] ,
    \hist_win_val_0_V_1_4_fu_234_reg[2] ,
    \hist_win_val_0_V_1_4_fu_234_reg[1] ,
    \hist_win_val_0_V_1_4_fu_234_reg[0] ,
    O,
    \front_pixs_tmp_V_1_fu_250_reg[7] ,
    \front_pixs_tmp_V_1_fu_250_reg[11] ,
    \front_pixs_tmp_V_1_fu_250_reg[15] ,
    \front_pixs_tmp_V_1_fu_250_reg[19] ,
    front_pixs_V_d0__0,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter2_reg,
    \ap_CS_fsm_reg[7] ,
    tmp_6_i_reg_1350_pp0_iter1_reg,
    otusImg_data_stream_s_full_n,
    srcImg_data_stream_0_empty_n,
    tmp_6_i_reg_1350,
    ap_enable_reg_pp0_iter1,
    \i_op_assign_reg_432_reg[7] ,
    \tmp_3_reg_1359_reg[7] ,
    col_assign_reg_421,
    hist_win_val_0_V_1_4_fu_234,
    \hist_win_val_0_V_2_fu_230_reg[18] ,
    tmp_49_1_i_reg_1384,
    \addr_win_val_0_V_2_fu_214_reg[7] ,
    \addr_win_val_0_V_1_2_fu_218_reg[7] ,
    \addr_win_val_0_V_2_2_reg_1373_reg[7] ,
    data0,
    sel_tmp5_reg_1411,
    tmp_34_i_reg_1396,
    \tmp_51_2_i_reg_1390_reg[0] ,
    \tmp_51_2_i_reg_1390_reg[0]_0 ,
    \tmp_51_2_i_reg_1390_reg[0]_1 ,
    \tmp_51_2_i_reg_1390_reg[0]_2 ,
    \tmp_51_2_i_reg_1390_reg[0]_3 ,
    \icmp_reg_1406_reg[0] ,
    \tmp_51_2_i_reg_1390_reg[0]_4 ,
    \tmp_51_2_i_reg_1390_reg[0]_5 ,
    \tmp_51_2_i_reg_1390_reg[0]_6 ,
    \icmp_reg_1406_reg[0]_0 ,
    \tmp_51_2_i_reg_1390_reg[0]_7 ,
    \tmp_51_2_i_reg_1390_reg[0]_8 ,
    \tmp_51_2_i_reg_1390_reg[0]_9 ,
    \tmp_51_2_i_reg_1390_reg[0]_10 ,
    \tmp_51_2_i_reg_1390_reg[0]_11 ,
    \tmp_51_2_i_reg_1390_reg[0]_12 ,
    \icmp_reg_1406_reg[0]_1 ,
    \tmp_51_2_i_reg_1390_reg[0]_13 ,
    \hist_win_val_0_V_1_4_fu_234_reg[0]_0 ,
    \hist_win_val_0_V_3_4_fu_242_reg[0] ,
    front_pixs_tmp_V_1_fu_250_reg,
    S,
    ap_enable_reg_pp0_iter3_reg,
    tmp_6_i_reg_1350_pp0_iter2_reg,
    front_grays_tmp_V_1_fu_2460);
  output [18:0]DOADO;
  output [0:0]E;
  output ram_reg;
  output ap_block_pp0_stage0_subdone5_in;
  output [17:0]hist_win_val_0_V_2_1_fu_849_p2;
  output \hist_win_val_0_V_1_4_fu_234_reg[18] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[17] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[16] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[15] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[14] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[13] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[12] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[11] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[10] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[9] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[8] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[7] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[6] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[5] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[4] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[3] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[2] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[1] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[0] ;
  output [3:0]O;
  output [3:0]\front_pixs_tmp_V_1_fu_250_reg[7] ;
  output [3:0]\front_pixs_tmp_V_1_fu_250_reg[11] ;
  output [3:0]\front_pixs_tmp_V_1_fu_250_reg[15] ;
  output [3:0]\front_pixs_tmp_V_1_fu_250_reg[19] ;
  output [19:0]front_pixs_V_d0__0;
  input ap_clk;
  input [8:0]Q;
  input ap_enable_reg_pp0_iter2_reg;
  input [2:0]\ap_CS_fsm_reg[7] ;
  input tmp_6_i_reg_1350_pp0_iter1_reg;
  input otusImg_data_stream_s_full_n;
  input srcImg_data_stream_0_empty_n;
  input tmp_6_i_reg_1350;
  input ap_enable_reg_pp0_iter1;
  input [7:0]\i_op_assign_reg_432_reg[7] ;
  input [7:0]\tmp_3_reg_1359_reg[7] ;
  input [1:0]col_assign_reg_421;
  input [18:0]hist_win_val_0_V_1_4_fu_234;
  input [18:0]\hist_win_val_0_V_2_fu_230_reg[18] ;
  input tmp_49_1_i_reg_1384;
  input [7:0]\addr_win_val_0_V_2_fu_214_reg[7] ;
  input [7:0]\addr_win_val_0_V_1_2_fu_218_reg[7] ;
  input [7:0]\addr_win_val_0_V_2_2_reg_1373_reg[7] ;
  input [17:0]data0;
  input sel_tmp5_reg_1411;
  input tmp_34_i_reg_1396;
  input \tmp_51_2_i_reg_1390_reg[0] ;
  input \tmp_51_2_i_reg_1390_reg[0]_0 ;
  input \tmp_51_2_i_reg_1390_reg[0]_1 ;
  input \tmp_51_2_i_reg_1390_reg[0]_2 ;
  input \tmp_51_2_i_reg_1390_reg[0]_3 ;
  input \icmp_reg_1406_reg[0] ;
  input \tmp_51_2_i_reg_1390_reg[0]_4 ;
  input \tmp_51_2_i_reg_1390_reg[0]_5 ;
  input \tmp_51_2_i_reg_1390_reg[0]_6 ;
  input \icmp_reg_1406_reg[0]_0 ;
  input \tmp_51_2_i_reg_1390_reg[0]_7 ;
  input \tmp_51_2_i_reg_1390_reg[0]_8 ;
  input \tmp_51_2_i_reg_1390_reg[0]_9 ;
  input \tmp_51_2_i_reg_1390_reg[0]_10 ;
  input \tmp_51_2_i_reg_1390_reg[0]_11 ;
  input \tmp_51_2_i_reg_1390_reg[0]_12 ;
  input \icmp_reg_1406_reg[0]_1 ;
  input \tmp_51_2_i_reg_1390_reg[0]_13 ;
  input \hist_win_val_0_V_1_4_fu_234_reg[0]_0 ;
  input [0:0]\hist_win_val_0_V_3_4_fu_242_reg[0] ;
  input [19:0]front_pixs_tmp_V_1_fu_250_reg;
  input [0:0]S;
  input ap_enable_reg_pp0_iter3_reg;
  input tmp_6_i_reg_1350_pp0_iter2_reg;
  input front_grays_tmp_V_1_fu_2460;

  wire [18:0]DOADO;
  wire [0:0]E;
  wire [3:0]O;
  wire [8:0]Q;
  wire [0:0]S;
  wire [7:0]\addr_win_val_0_V_1_2_fu_218_reg[7] ;
  wire [7:0]\addr_win_val_0_V_2_2_reg_1373_reg[7] ;
  wire [7:0]\addr_win_val_0_V_2_fu_214_reg[7] ;
  wire [2:0]\ap_CS_fsm_reg[7] ;
  wire ap_block_pp0_stage0_subdone5_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter3_reg;
  wire [1:0]col_assign_reg_421;
  wire [17:0]data0;
  wire front_grays_tmp_V_1_fu_2460;
  wire [19:0]front_pixs_V_d0__0;
  wire [19:0]front_pixs_tmp_V_1_fu_250_reg;
  wire [3:0]\front_pixs_tmp_V_1_fu_250_reg[11] ;
  wire [3:0]\front_pixs_tmp_V_1_fu_250_reg[15] ;
  wire [3:0]\front_pixs_tmp_V_1_fu_250_reg[19] ;
  wire [3:0]\front_pixs_tmp_V_1_fu_250_reg[7] ;
  wire [18:0]hist_win_val_0_V_1_4_fu_234;
  wire \hist_win_val_0_V_1_4_fu_234_reg[0] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[0]_0 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[10] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[11] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[13] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[14] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[15] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[17] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[18] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[1] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[2] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[3] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[5] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[6] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[7] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[9] ;
  wire [17:0]hist_win_val_0_V_2_1_fu_849_p2;
  wire [18:0]\hist_win_val_0_V_2_fu_230_reg[18] ;
  wire [0:0]\hist_win_val_0_V_3_4_fu_242_reg[0] ;
  wire [7:0]\i_op_assign_reg_432_reg[7] ;
  wire \icmp_reg_1406_reg[0] ;
  wire \icmp_reg_1406_reg[0]_0 ;
  wire \icmp_reg_1406_reg[0]_1 ;
  wire otusImg_data_stream_s_full_n;
  wire ram_reg;
  wire sel_tmp5_reg_1411;
  wire srcImg_data_stream_0_empty_n;
  wire tmp_34_i_reg_1396;
  wire [7:0]\tmp_3_reg_1359_reg[7] ;
  wire tmp_49_1_i_reg_1384;
  wire \tmp_51_2_i_reg_1390_reg[0] ;
  wire \tmp_51_2_i_reg_1390_reg[0]_0 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_1 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_10 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_11 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_12 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_13 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_2 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_3 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_4 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_5 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_6 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_7 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_8 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_9 ;
  wire tmp_6_i_reg_1350;
  wire tmp_6_i_reg_1350_pp0_iter1_reg;
  wire tmp_6_i_reg_1350_pp0_iter2_reg;

  hls_ocr_0_hls_otsu_hist_out_V_ram hls_otsu_hist_out_V_ram_U
       (.DOADO(DOADO),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(E),
        .\addr_win_val_0_V_1_2_fu_218_reg[7] (\addr_win_val_0_V_1_2_fu_218_reg[7] ),
        .\addr_win_val_0_V_2_2_reg_1373_reg[7] (\addr_win_val_0_V_2_2_reg_1373_reg[7] ),
        .\addr_win_val_0_V_2_fu_214_reg[7] (\addr_win_val_0_V_2_fu_214_reg[7] ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .col_assign_reg_421(col_assign_reg_421),
        .data0(data0),
        .front_grays_tmp_V_1_fu_2460(front_grays_tmp_V_1_fu_2460),
        .front_pixs_V_d0__0(front_pixs_V_d0__0),
        .front_pixs_tmp_V_1_fu_250_reg(front_pixs_tmp_V_1_fu_250_reg),
        .\front_pixs_tmp_V_1_fu_250_reg[11] (\front_pixs_tmp_V_1_fu_250_reg[11] ),
        .\front_pixs_tmp_V_1_fu_250_reg[15] (\front_pixs_tmp_V_1_fu_250_reg[15] ),
        .\front_pixs_tmp_V_1_fu_250_reg[19] (\front_pixs_tmp_V_1_fu_250_reg[19] ),
        .\front_pixs_tmp_V_1_fu_250_reg[7] (\front_pixs_tmp_V_1_fu_250_reg[7] ),
        .hist_win_val_0_V_1_4_fu_234(hist_win_val_0_V_1_4_fu_234),
        .\hist_win_val_0_V_1_4_fu_234_reg[0] (\hist_win_val_0_V_1_4_fu_234_reg[0] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[0]_0 (\hist_win_val_0_V_1_4_fu_234_reg[0]_0 ),
        .\hist_win_val_0_V_1_4_fu_234_reg[10] (\hist_win_val_0_V_1_4_fu_234_reg[10] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[11] (\hist_win_val_0_V_1_4_fu_234_reg[11] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[12] (\hist_win_val_0_V_1_4_fu_234_reg[12] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[13] (\hist_win_val_0_V_1_4_fu_234_reg[13] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[14] (\hist_win_val_0_V_1_4_fu_234_reg[14] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[15] (\hist_win_val_0_V_1_4_fu_234_reg[15] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[16] (\hist_win_val_0_V_1_4_fu_234_reg[16] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[17] (\hist_win_val_0_V_1_4_fu_234_reg[17] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[18] (\hist_win_val_0_V_1_4_fu_234_reg[18] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[1] (\hist_win_val_0_V_1_4_fu_234_reg[1] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[2] (\hist_win_val_0_V_1_4_fu_234_reg[2] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[3] (\hist_win_val_0_V_1_4_fu_234_reg[3] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[4] (\hist_win_val_0_V_1_4_fu_234_reg[4] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[5] (\hist_win_val_0_V_1_4_fu_234_reg[5] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[6] (\hist_win_val_0_V_1_4_fu_234_reg[6] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[7] (\hist_win_val_0_V_1_4_fu_234_reg[7] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[8] (\hist_win_val_0_V_1_4_fu_234_reg[8] ),
        .\hist_win_val_0_V_1_4_fu_234_reg[9] (\hist_win_val_0_V_1_4_fu_234_reg[9] ),
        .hist_win_val_0_V_2_1_fu_849_p2(hist_win_val_0_V_2_1_fu_849_p2),
        .\hist_win_val_0_V_2_fu_230_reg[18] (\hist_win_val_0_V_2_fu_230_reg[18] ),
        .\hist_win_val_0_V_3_4_fu_242_reg[0] (\hist_win_val_0_V_3_4_fu_242_reg[0] ),
        .\i_op_assign_reg_432_reg[7] (\i_op_assign_reg_432_reg[7] ),
        .\icmp_reg_1406_reg[0] (\icmp_reg_1406_reg[0] ),
        .\icmp_reg_1406_reg[0]_0 (\icmp_reg_1406_reg[0]_0 ),
        .\icmp_reg_1406_reg[0]_1 (\icmp_reg_1406_reg[0]_1 ),
        .otusImg_data_stream_s_full_n(otusImg_data_stream_s_full_n),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ap_block_pp0_stage0_subdone5_in),
        .sel_tmp5_reg_1411(sel_tmp5_reg_1411),
        .srcImg_data_stream_0_empty_n(srcImg_data_stream_0_empty_n),
        .tmp_34_i_reg_1396(tmp_34_i_reg_1396),
        .\tmp_3_reg_1359_reg[7] (\tmp_3_reg_1359_reg[7] ),
        .tmp_49_1_i_reg_1384(tmp_49_1_i_reg_1384),
        .\tmp_51_2_i_reg_1390_reg[0] (\tmp_51_2_i_reg_1390_reg[0] ),
        .\tmp_51_2_i_reg_1390_reg[0]_0 (\tmp_51_2_i_reg_1390_reg[0]_0 ),
        .\tmp_51_2_i_reg_1390_reg[0]_1 (\tmp_51_2_i_reg_1390_reg[0]_1 ),
        .\tmp_51_2_i_reg_1390_reg[0]_10 (\tmp_51_2_i_reg_1390_reg[0]_10 ),
        .\tmp_51_2_i_reg_1390_reg[0]_11 (\tmp_51_2_i_reg_1390_reg[0]_11 ),
        .\tmp_51_2_i_reg_1390_reg[0]_12 (\tmp_51_2_i_reg_1390_reg[0]_12 ),
        .\tmp_51_2_i_reg_1390_reg[0]_13 (\tmp_51_2_i_reg_1390_reg[0]_13 ),
        .\tmp_51_2_i_reg_1390_reg[0]_2 (\tmp_51_2_i_reg_1390_reg[0]_2 ),
        .\tmp_51_2_i_reg_1390_reg[0]_3 (\tmp_51_2_i_reg_1390_reg[0]_3 ),
        .\tmp_51_2_i_reg_1390_reg[0]_4 (\tmp_51_2_i_reg_1390_reg[0]_4 ),
        .\tmp_51_2_i_reg_1390_reg[0]_5 (\tmp_51_2_i_reg_1390_reg[0]_5 ),
        .\tmp_51_2_i_reg_1390_reg[0]_6 (\tmp_51_2_i_reg_1390_reg[0]_6 ),
        .\tmp_51_2_i_reg_1390_reg[0]_7 (\tmp_51_2_i_reg_1390_reg[0]_7 ),
        .\tmp_51_2_i_reg_1390_reg[0]_8 (\tmp_51_2_i_reg_1390_reg[0]_8 ),
        .\tmp_51_2_i_reg_1390_reg[0]_9 (\tmp_51_2_i_reg_1390_reg[0]_9 ),
        .tmp_6_i_reg_1350(tmp_6_i_reg_1350),
        .tmp_6_i_reg_1350_pp0_iter1_reg(tmp_6_i_reg_1350_pp0_iter1_reg),
        .tmp_6_i_reg_1350_pp0_iter2_reg(tmp_6_i_reg_1350_pp0_iter2_reg));
endmodule

(* ORIG_REF_NAME = "hls_otsu_hist_out_V_ram" *) 
module hls_ocr_0_hls_otsu_hist_out_V_ram
   (DOADO,
    WEA,
    ram_reg_0,
    ram_reg_1,
    hist_win_val_0_V_2_1_fu_849_p2,
    \hist_win_val_0_V_1_4_fu_234_reg[18] ,
    \hist_win_val_0_V_1_4_fu_234_reg[17] ,
    \hist_win_val_0_V_1_4_fu_234_reg[16] ,
    \hist_win_val_0_V_1_4_fu_234_reg[15] ,
    \hist_win_val_0_V_1_4_fu_234_reg[14] ,
    \hist_win_val_0_V_1_4_fu_234_reg[13] ,
    \hist_win_val_0_V_1_4_fu_234_reg[12] ,
    \hist_win_val_0_V_1_4_fu_234_reg[11] ,
    \hist_win_val_0_V_1_4_fu_234_reg[10] ,
    \hist_win_val_0_V_1_4_fu_234_reg[9] ,
    \hist_win_val_0_V_1_4_fu_234_reg[8] ,
    \hist_win_val_0_V_1_4_fu_234_reg[7] ,
    \hist_win_val_0_V_1_4_fu_234_reg[6] ,
    \hist_win_val_0_V_1_4_fu_234_reg[5] ,
    \hist_win_val_0_V_1_4_fu_234_reg[4] ,
    \hist_win_val_0_V_1_4_fu_234_reg[3] ,
    \hist_win_val_0_V_1_4_fu_234_reg[2] ,
    \hist_win_val_0_V_1_4_fu_234_reg[1] ,
    \hist_win_val_0_V_1_4_fu_234_reg[0] ,
    O,
    \front_pixs_tmp_V_1_fu_250_reg[7] ,
    \front_pixs_tmp_V_1_fu_250_reg[11] ,
    \front_pixs_tmp_V_1_fu_250_reg[15] ,
    \front_pixs_tmp_V_1_fu_250_reg[19] ,
    front_pixs_V_d0__0,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter2_reg,
    \ap_CS_fsm_reg[7] ,
    tmp_6_i_reg_1350_pp0_iter1_reg,
    otusImg_data_stream_s_full_n,
    srcImg_data_stream_0_empty_n,
    tmp_6_i_reg_1350,
    ap_enable_reg_pp0_iter1,
    \i_op_assign_reg_432_reg[7] ,
    \tmp_3_reg_1359_reg[7] ,
    col_assign_reg_421,
    hist_win_val_0_V_1_4_fu_234,
    \hist_win_val_0_V_2_fu_230_reg[18] ,
    tmp_49_1_i_reg_1384,
    \addr_win_val_0_V_2_fu_214_reg[7] ,
    \addr_win_val_0_V_1_2_fu_218_reg[7] ,
    \addr_win_val_0_V_2_2_reg_1373_reg[7] ,
    data0,
    sel_tmp5_reg_1411,
    tmp_34_i_reg_1396,
    \tmp_51_2_i_reg_1390_reg[0] ,
    \tmp_51_2_i_reg_1390_reg[0]_0 ,
    \tmp_51_2_i_reg_1390_reg[0]_1 ,
    \tmp_51_2_i_reg_1390_reg[0]_2 ,
    \tmp_51_2_i_reg_1390_reg[0]_3 ,
    \icmp_reg_1406_reg[0] ,
    \tmp_51_2_i_reg_1390_reg[0]_4 ,
    \tmp_51_2_i_reg_1390_reg[0]_5 ,
    \tmp_51_2_i_reg_1390_reg[0]_6 ,
    \icmp_reg_1406_reg[0]_0 ,
    \tmp_51_2_i_reg_1390_reg[0]_7 ,
    \tmp_51_2_i_reg_1390_reg[0]_8 ,
    \tmp_51_2_i_reg_1390_reg[0]_9 ,
    \tmp_51_2_i_reg_1390_reg[0]_10 ,
    \tmp_51_2_i_reg_1390_reg[0]_11 ,
    \tmp_51_2_i_reg_1390_reg[0]_12 ,
    \icmp_reg_1406_reg[0]_1 ,
    \tmp_51_2_i_reg_1390_reg[0]_13 ,
    \hist_win_val_0_V_1_4_fu_234_reg[0]_0 ,
    \hist_win_val_0_V_3_4_fu_242_reg[0] ,
    front_pixs_tmp_V_1_fu_250_reg,
    S,
    ap_enable_reg_pp0_iter3_reg,
    tmp_6_i_reg_1350_pp0_iter2_reg,
    front_grays_tmp_V_1_fu_2460);
  output [18:0]DOADO;
  output [0:0]WEA;
  output ram_reg_0;
  output ram_reg_1;
  output [17:0]hist_win_val_0_V_2_1_fu_849_p2;
  output \hist_win_val_0_V_1_4_fu_234_reg[18] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[17] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[16] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[15] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[14] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[13] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[12] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[11] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[10] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[9] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[8] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[7] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[6] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[5] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[4] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[3] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[2] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[1] ;
  output \hist_win_val_0_V_1_4_fu_234_reg[0] ;
  output [3:0]O;
  output [3:0]\front_pixs_tmp_V_1_fu_250_reg[7] ;
  output [3:0]\front_pixs_tmp_V_1_fu_250_reg[11] ;
  output [3:0]\front_pixs_tmp_V_1_fu_250_reg[15] ;
  output [3:0]\front_pixs_tmp_V_1_fu_250_reg[19] ;
  output [19:0]front_pixs_V_d0__0;
  input ap_clk;
  input [8:0]Q;
  input ap_enable_reg_pp0_iter2_reg;
  input [2:0]\ap_CS_fsm_reg[7] ;
  input tmp_6_i_reg_1350_pp0_iter1_reg;
  input otusImg_data_stream_s_full_n;
  input srcImg_data_stream_0_empty_n;
  input tmp_6_i_reg_1350;
  input ap_enable_reg_pp0_iter1;
  input [7:0]\i_op_assign_reg_432_reg[7] ;
  input [7:0]\tmp_3_reg_1359_reg[7] ;
  input [1:0]col_assign_reg_421;
  input [18:0]hist_win_val_0_V_1_4_fu_234;
  input [18:0]\hist_win_val_0_V_2_fu_230_reg[18] ;
  input tmp_49_1_i_reg_1384;
  input [7:0]\addr_win_val_0_V_2_fu_214_reg[7] ;
  input [7:0]\addr_win_val_0_V_1_2_fu_218_reg[7] ;
  input [7:0]\addr_win_val_0_V_2_2_reg_1373_reg[7] ;
  input [17:0]data0;
  input sel_tmp5_reg_1411;
  input tmp_34_i_reg_1396;
  input \tmp_51_2_i_reg_1390_reg[0] ;
  input \tmp_51_2_i_reg_1390_reg[0]_0 ;
  input \tmp_51_2_i_reg_1390_reg[0]_1 ;
  input \tmp_51_2_i_reg_1390_reg[0]_2 ;
  input \tmp_51_2_i_reg_1390_reg[0]_3 ;
  input \icmp_reg_1406_reg[0] ;
  input \tmp_51_2_i_reg_1390_reg[0]_4 ;
  input \tmp_51_2_i_reg_1390_reg[0]_5 ;
  input \tmp_51_2_i_reg_1390_reg[0]_6 ;
  input \icmp_reg_1406_reg[0]_0 ;
  input \tmp_51_2_i_reg_1390_reg[0]_7 ;
  input \tmp_51_2_i_reg_1390_reg[0]_8 ;
  input \tmp_51_2_i_reg_1390_reg[0]_9 ;
  input \tmp_51_2_i_reg_1390_reg[0]_10 ;
  input \tmp_51_2_i_reg_1390_reg[0]_11 ;
  input \tmp_51_2_i_reg_1390_reg[0]_12 ;
  input \icmp_reg_1406_reg[0]_1 ;
  input \tmp_51_2_i_reg_1390_reg[0]_13 ;
  input \hist_win_val_0_V_1_4_fu_234_reg[0]_0 ;
  input [0:0]\hist_win_val_0_V_3_4_fu_242_reg[0] ;
  input [19:0]front_pixs_tmp_V_1_fu_250_reg;
  input [0:0]S;
  input ap_enable_reg_pp0_iter3_reg;
  input tmp_6_i_reg_1350_pp0_iter2_reg;
  input front_grays_tmp_V_1_fu_2460;

  wire [18:0]DOADO;
  wire [3:0]O;
  wire [8:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [7:0]\addr_win_val_0_V_1_2_fu_218_reg[7] ;
  wire [7:0]\addr_win_val_0_V_2_2_reg_1373_reg[7] ;
  wire [7:0]\addr_win_val_0_V_2_fu_214_reg[7] ;
  wire [2:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter3_reg;
  wire [1:0]col_assign_reg_421;
  wire [17:0]data0;
  wire front_grays_tmp_V_1_fu_2460;
  wire [19:0]front_pixs_V_d0__0;
  wire \front_pixs_tmp_V_1_fu_250[0]_i_3_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[0]_i_4_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[0]_i_5_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[0]_i_6_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[12]_i_2_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[12]_i_3_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[12]_i_4_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[12]_i_5_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[16]_i_2_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[16]_i_3_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[16]_i_4_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[4]_i_2_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[4]_i_3_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[4]_i_4_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[4]_i_5_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[8]_i_2_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[8]_i_3_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[8]_i_4_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250[8]_i_5_n_4 ;
  wire [19:0]front_pixs_tmp_V_1_fu_250_reg;
  wire \front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_5 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_6 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_7 ;
  wire [3:0]\front_pixs_tmp_V_1_fu_250_reg[11] ;
  wire \front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_5 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_6 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_7 ;
  wire [3:0]\front_pixs_tmp_V_1_fu_250_reg[15] ;
  wire \front_pixs_tmp_V_1_fu_250_reg[16]_i_1_n_5 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[16]_i_1_n_6 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[16]_i_1_n_7 ;
  wire [3:0]\front_pixs_tmp_V_1_fu_250_reg[19] ;
  wire \front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_5 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_6 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_7 ;
  wire [3:0]\front_pixs_tmp_V_1_fu_250_reg[7] ;
  wire \front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_4 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_5 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_6 ;
  wire \front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_7 ;
  wire [7:0]hist_out_V_address0;
  wire [7:0]hist_out_V_address1;
  wire hist_out_V_ce0;
  wire [18:0]hist_out_V_d1;
  wire hist_out_V_we1;
  wire [18:0]hist_win_val_0_V_1_4_fu_234;
  wire \hist_win_val_0_V_1_4_fu_234_reg[0] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[0]_0 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[10] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[11] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_10 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_11 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_5 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_6 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_7 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_8 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_9 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[13] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[14] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[15] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_10 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_11 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_5 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_6 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_7 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_8 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_9 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[17] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[18] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_10 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_11 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_7 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[1] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[2] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[3] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_10 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_11 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_5 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_6 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_7 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_8 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_9 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[5] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[6] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[7] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8] ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_10 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_11 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_4 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_5 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_6 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_7 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_8 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_9 ;
  wire \hist_win_val_0_V_1_4_fu_234_reg[9] ;
  wire [17:0]hist_win_val_0_V_2_1_fu_849_p2;
  wire [18:0]\hist_win_val_0_V_2_fu_230_reg[18] ;
  wire [0:0]\hist_win_val_0_V_3_4_fu_242_reg[0] ;
  wire [7:0]\i_op_assign_reg_432_reg[7] ;
  wire \icmp_reg_1406_reg[0] ;
  wire \icmp_reg_1406_reg[0]_0 ;
  wire \icmp_reg_1406_reg[0]_1 ;
  wire otusImg_data_stream_s_full_n;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_32__1_n_4;
  wire ram_reg_i_32__1_n_5;
  wire ram_reg_i_32__1_n_6;
  wire ram_reg_i_32__1_n_7;
  wire ram_reg_i_33__1_n_4;
  wire ram_reg_i_33__1_n_5;
  wire ram_reg_i_33__1_n_6;
  wire ram_reg_i_33__1_n_7;
  wire ram_reg_i_34__1_n_4;
  wire ram_reg_i_34__1_n_5;
  wire ram_reg_i_34__1_n_6;
  wire ram_reg_i_34__1_n_7;
  wire ram_reg_i_35__1_n_4;
  wire ram_reg_i_35__1_n_5;
  wire ram_reg_i_35__1_n_6;
  wire ram_reg_i_35__1_n_7;
  wire ram_reg_i_36__1_n_5;
  wire ram_reg_i_36__1_n_6;
  wire ram_reg_i_36__1_n_7;
  wire ram_reg_i_39__0_n_4;
  wire ram_reg_i_41__0_n_4;
  wire ram_reg_i_42__0_n_7;
  wire ram_reg_i_42_n_4;
  wire ram_reg_i_43__0_n_4;
  wire ram_reg_i_43__0_n_5;
  wire ram_reg_i_43__0_n_6;
  wire ram_reg_i_43__0_n_7;
  wire ram_reg_i_43_n_4;
  wire ram_reg_i_44__0_n_4;
  wire ram_reg_i_44__0_n_5;
  wire ram_reg_i_44__0_n_6;
  wire ram_reg_i_44__0_n_7;
  wire ram_reg_i_44_n_4;
  wire ram_reg_i_45__0_n_4;
  wire ram_reg_i_45__0_n_5;
  wire ram_reg_i_45__0_n_6;
  wire ram_reg_i_45__0_n_7;
  wire ram_reg_i_45_n_4;
  wire ram_reg_i_46__0_n_4;
  wire ram_reg_i_46__0_n_5;
  wire ram_reg_i_46__0_n_6;
  wire ram_reg_i_46__0_n_7;
  wire ram_reg_i_46_n_4;
  wire ram_reg_i_47_n_4;
  wire ram_reg_i_48_n_4;
  wire ram_reg_i_49_n_4;
  wire ram_reg_i_50_n_4;
  wire ram_reg_i_51_n_4;
  wire ram_reg_i_52_n_4;
  wire ram_reg_i_53_n_4;
  wire ram_reg_i_54_n_4;
  wire ram_reg_i_55_n_4;
  wire ram_reg_i_56_n_4;
  wire ram_reg_i_57_n_4;
  wire ram_reg_i_59_n_4;
  wire ram_reg_i_60_n_4;
  wire ram_reg_i_61_n_4;
  wire sel_tmp5_reg_1411;
  wire srcImg_data_stream_0_empty_n;
  wire tmp_34_i_reg_1396;
  wire [7:0]\tmp_3_reg_1359_reg[7] ;
  wire tmp_49_1_i_reg_1384;
  wire \tmp_51_2_i_reg_1390_reg[0] ;
  wire \tmp_51_2_i_reg_1390_reg[0]_0 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_1 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_10 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_11 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_12 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_13 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_2 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_3 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_4 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_5 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_6 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_7 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_8 ;
  wire \tmp_51_2_i_reg_1390_reg[0]_9 ;
  wire tmp_6_i_reg_1350;
  wire tmp_6_i_reg_1350_pp0_iter1_reg;
  wire tmp_6_i_reg_1350_pp0_iter2_reg;
  wire [3:3]\NLW_front_pixs_tmp_V_1_fu_250_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_O_UNCONNECTED ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:19]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_36__1_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_42__0_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_42__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[0]_i_3 
       (.I0(DOADO[3]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[3]),
        .O(\front_pixs_tmp_V_1_fu_250[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[0]_i_4 
       (.I0(DOADO[2]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[2]),
        .O(\front_pixs_tmp_V_1_fu_250[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[0]_i_5 
       (.I0(DOADO[1]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[1]),
        .O(\front_pixs_tmp_V_1_fu_250[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[0]_i_6 
       (.I0(DOADO[0]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[0]),
        .O(\front_pixs_tmp_V_1_fu_250[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[12]_i_2 
       (.I0(DOADO[15]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[15]),
        .O(\front_pixs_tmp_V_1_fu_250[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[12]_i_3 
       (.I0(DOADO[14]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[14]),
        .O(\front_pixs_tmp_V_1_fu_250[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[12]_i_4 
       (.I0(DOADO[13]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[13]),
        .O(\front_pixs_tmp_V_1_fu_250[12]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[12]_i_5 
       (.I0(DOADO[12]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[12]),
        .O(\front_pixs_tmp_V_1_fu_250[12]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[16]_i_2 
       (.I0(DOADO[18]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[18]),
        .O(\front_pixs_tmp_V_1_fu_250[16]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[16]_i_3 
       (.I0(DOADO[17]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[17]),
        .O(\front_pixs_tmp_V_1_fu_250[16]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[16]_i_4 
       (.I0(DOADO[16]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[16]),
        .O(\front_pixs_tmp_V_1_fu_250[16]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[4]_i_2 
       (.I0(DOADO[7]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[7]),
        .O(\front_pixs_tmp_V_1_fu_250[4]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[4]_i_3 
       (.I0(DOADO[6]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[6]),
        .O(\front_pixs_tmp_V_1_fu_250[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[4]_i_4 
       (.I0(DOADO[5]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[5]),
        .O(\front_pixs_tmp_V_1_fu_250[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[4]_i_5 
       (.I0(DOADO[4]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[4]),
        .O(\front_pixs_tmp_V_1_fu_250[4]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[8]_i_2 
       (.I0(DOADO[11]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[11]),
        .O(\front_pixs_tmp_V_1_fu_250[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[8]_i_3 
       (.I0(DOADO[10]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[10]),
        .O(\front_pixs_tmp_V_1_fu_250[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[8]_i_4 
       (.I0(DOADO[9]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[9]),
        .O(\front_pixs_tmp_V_1_fu_250[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \front_pixs_tmp_V_1_fu_250[8]_i_5 
       (.I0(DOADO[8]),
        .I1(front_pixs_tmp_V_1_fu_250_reg[8]),
        .O(\front_pixs_tmp_V_1_fu_250[8]_i_5_n_4 ));
  CARRY4 \front_pixs_tmp_V_1_fu_250_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_4 ,\front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_5 ,\front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_6 ,\front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(DOADO[3:0]),
        .O(O),
        .S({\front_pixs_tmp_V_1_fu_250[0]_i_3_n_4 ,\front_pixs_tmp_V_1_fu_250[0]_i_4_n_4 ,\front_pixs_tmp_V_1_fu_250[0]_i_5_n_4 ,\front_pixs_tmp_V_1_fu_250[0]_i_6_n_4 }));
  CARRY4 \front_pixs_tmp_V_1_fu_250_reg[12]_i_1 
       (.CI(\front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_4 ),
        .CO({\front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_4 ,\front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_5 ,\front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_6 ,\front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(DOADO[15:12]),
        .O(\front_pixs_tmp_V_1_fu_250_reg[15] ),
        .S({\front_pixs_tmp_V_1_fu_250[12]_i_2_n_4 ,\front_pixs_tmp_V_1_fu_250[12]_i_3_n_4 ,\front_pixs_tmp_V_1_fu_250[12]_i_4_n_4 ,\front_pixs_tmp_V_1_fu_250[12]_i_5_n_4 }));
  CARRY4 \front_pixs_tmp_V_1_fu_250_reg[16]_i_1 
       (.CI(\front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_4 ),
        .CO({\NLW_front_pixs_tmp_V_1_fu_250_reg[16]_i_1_CO_UNCONNECTED [3],\front_pixs_tmp_V_1_fu_250_reg[16]_i_1_n_5 ,\front_pixs_tmp_V_1_fu_250_reg[16]_i_1_n_6 ,\front_pixs_tmp_V_1_fu_250_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,DOADO[18:16]}),
        .O(\front_pixs_tmp_V_1_fu_250_reg[19] ),
        .S({front_pixs_tmp_V_1_fu_250_reg[19],\front_pixs_tmp_V_1_fu_250[16]_i_2_n_4 ,\front_pixs_tmp_V_1_fu_250[16]_i_3_n_4 ,\front_pixs_tmp_V_1_fu_250[16]_i_4_n_4 }));
  CARRY4 \front_pixs_tmp_V_1_fu_250_reg[4]_i_1 
       (.CI(\front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_4 ),
        .CO({\front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_4 ,\front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_5 ,\front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_6 ,\front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(\front_pixs_tmp_V_1_fu_250_reg[7] ),
        .S({\front_pixs_tmp_V_1_fu_250[4]_i_2_n_4 ,\front_pixs_tmp_V_1_fu_250[4]_i_3_n_4 ,\front_pixs_tmp_V_1_fu_250[4]_i_4_n_4 ,\front_pixs_tmp_V_1_fu_250[4]_i_5_n_4 }));
  CARRY4 \front_pixs_tmp_V_1_fu_250_reg[8]_i_1 
       (.CI(\front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_4 ),
        .CO({\front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_4 ,\front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_5 ,\front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_6 ,\front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(DOADO[11:8]),
        .O(\front_pixs_tmp_V_1_fu_250_reg[11] ),
        .S({\front_pixs_tmp_V_1_fu_250[8]_i_2_n_4 ,\front_pixs_tmp_V_1_fu_250[8]_i_3_n_4 ,\front_pixs_tmp_V_1_fu_250[8]_i_4_n_4 ,\front_pixs_tmp_V_1_fu_250[8]_i_5_n_4 }));
  LUT5 #(
    .INIT(32'h001DFF1D)) 
    \hist_win_val_0_V_1_4_fu_234[0]_i_1 
       (.I0(\hist_win_val_0_V_1_4_fu_234_reg[0]_0 ),
        .I1(tmp_34_i_reg_1396),
        .I2(DOADO[0]),
        .I3(sel_tmp5_reg_1411),
        .I4(\hist_win_val_0_V_3_4_fu_242_reg[0] ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[0] ));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    \hist_win_val_0_V_1_4_fu_234[10]_i_1 
       (.I0(data0[9]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_10 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_6 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[10] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_4_fu_234[11]_i_1 
       (.I0(data0[10]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_9 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_5 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[11] ));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    \hist_win_val_0_V_1_4_fu_234[12]_i_1 
       (.I0(data0[11]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_8 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_4 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[12] ));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    \hist_win_val_0_V_1_4_fu_234[13]_i_1 
       (.I0(data0[12]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_11 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\icmp_reg_1406_reg[0] ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[13] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_4_fu_234[14]_i_1 
       (.I0(data0[13]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_10 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_3 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[14] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_4_fu_234[15]_i_1 
       (.I0(data0[14]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_9 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_2 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[15] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_4_fu_234[16]_i_1 
       (.I0(data0[15]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_8 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_1 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[16] ));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    \hist_win_val_0_V_1_4_fu_234[17]_i_1 
       (.I0(data0[16]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_11 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_0 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[17] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_4_fu_234[18]_i_1 
       (.I0(data0[17]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_10 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0] ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[18] ));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    \hist_win_val_0_V_1_4_fu_234[1]_i_1 
       (.I0(data0[0]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_11 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_13 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[1] ));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    \hist_win_val_0_V_1_4_fu_234[2]_i_1 
       (.I0(data0[1]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_10 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\icmp_reg_1406_reg[0]_1 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[2] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_4_fu_234[3]_i_1 
       (.I0(data0[2]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_9 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_12 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[3] ));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    \hist_win_val_0_V_1_4_fu_234[4]_i_1 
       (.I0(data0[3]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_8 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_11 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[4] ));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    \hist_win_val_0_V_1_4_fu_234[5]_i_1 
       (.I0(data0[4]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_11 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_10 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[5] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_4_fu_234[6]_i_1 
       (.I0(data0[5]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_10 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_9 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[6] ));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    \hist_win_val_0_V_1_4_fu_234[7]_i_1 
       (.I0(data0[6]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_9 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_8 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[7] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hist_win_val_0_V_1_4_fu_234[8]_i_1 
       (.I0(data0[7]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_8 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\tmp_51_2_i_reg_1390_reg[0]_7 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[8] ));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    \hist_win_val_0_V_1_4_fu_234[9]_i_1 
       (.I0(data0[8]),
        .I1(sel_tmp5_reg_1411),
        .I2(\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_11 ),
        .I3(tmp_34_i_reg_1396),
        .I4(\icmp_reg_1406_reg[0]_0 ),
        .O(\hist_win_val_0_V_1_4_fu_234_reg[9] ));
  CARRY4 \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3 
       (.CI(\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_4 ),
        .CO({\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_4 ,\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_5 ,\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_6 ,\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_8 ,\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_9 ,\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_10 ,\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_11 }),
        .S(DOADO[12:9]));
  CARRY4 \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3 
       (.CI(\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_4 ),
        .CO({\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_4 ,\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_5 ,\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_6 ,\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_8 ,\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_9 ,\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_10 ,\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_11 }),
        .S(DOADO[16:13]));
  CARRY4 \hist_win_val_0_V_1_4_fu_234_reg[18]_i_3 
       (.CI(\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_4 ),
        .CO({\NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_CO_UNCONNECTED [3:1],\hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_O_UNCONNECTED [3:2],\hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_10 ,\hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_11 }),
        .S({1'b0,1'b0,DOADO[18:17]}));
  CARRY4 \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_4 ,\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_5 ,\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_6 ,\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_7 }),
        .CYINIT(DOADO[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_8 ,\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_9 ,\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_10 ,\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_11 }),
        .S(DOADO[4:1]));
  CARRY4 \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3 
       (.CI(\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_4 ),
        .CO({\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_4 ,\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_5 ,\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_6 ,\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_8 ,\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_9 ,\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_10 ,\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_11 }),
        .S(DOADO[8:5]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d19" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d19" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4864" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "18" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,hist_out_V_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,hist_out_V_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,hist_out_V_d1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[31:19],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(hist_out_V_ce0),
        .ENBWREN(hist_out_V_we1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_i_39__0_n_4,ram_reg_i_39__0_n_4,ram_reg_i_39__0_n_4,ram_reg_i_39__0_n_4}));
  LUT4 #(
    .INIT(16'hFFF8)) 
    ram_reg_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(ram_reg_1),
        .I2(\ap_CS_fsm_reg[7] [2]),
        .I3(\ap_CS_fsm_reg[7] [0]),
        .O(hist_out_V_ce0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_10__1
       (.I0(\i_op_assign_reg_432_reg[7] [0]),
        .I1(\ap_CS_fsm_reg[7] [2]),
        .I2(\tmp_3_reg_1359_reg[7] [0]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(Q[0]),
        .O(hist_out_V_address0[0]));
  LUT6 #(
    .INIT(64'hABA8FFFFABA80000)) 
    ram_reg_i_11__1
       (.I0(\addr_win_val_0_V_2_fu_214_reg[7] [7]),
        .I1(col_assign_reg_421[1]),
        .I2(col_assign_reg_421[0]),
        .I3(\addr_win_val_0_V_1_2_fu_218_reg[7] [7]),
        .I4(\ap_CS_fsm_reg[7] [1]),
        .I5(\addr_win_val_0_V_2_2_reg_1373_reg[7] [7]),
        .O(hist_out_V_address1[7]));
  LUT6 #(
    .INIT(64'hABA8FFFFABA80000)) 
    ram_reg_i_12__1
       (.I0(\addr_win_val_0_V_2_fu_214_reg[7] [6]),
        .I1(col_assign_reg_421[1]),
        .I2(col_assign_reg_421[0]),
        .I3(\addr_win_val_0_V_1_2_fu_218_reg[7] [6]),
        .I4(\ap_CS_fsm_reg[7] [1]),
        .I5(\addr_win_val_0_V_2_2_reg_1373_reg[7] [6]),
        .O(hist_out_V_address1[6]));
  LUT6 #(
    .INIT(64'hABA8FFFFABA80000)) 
    ram_reg_i_13__1
       (.I0(\addr_win_val_0_V_2_fu_214_reg[7] [5]),
        .I1(col_assign_reg_421[1]),
        .I2(col_assign_reg_421[0]),
        .I3(\addr_win_val_0_V_1_2_fu_218_reg[7] [5]),
        .I4(\ap_CS_fsm_reg[7] [1]),
        .I5(\addr_win_val_0_V_2_2_reg_1373_reg[7] [5]),
        .O(hist_out_V_address1[5]));
  LUT6 #(
    .INIT(64'hABA8FFFFABA80000)) 
    ram_reg_i_14__1
       (.I0(\addr_win_val_0_V_2_fu_214_reg[7] [4]),
        .I1(col_assign_reg_421[1]),
        .I2(col_assign_reg_421[0]),
        .I3(\addr_win_val_0_V_1_2_fu_218_reg[7] [4]),
        .I4(\ap_CS_fsm_reg[7] [1]),
        .I5(\addr_win_val_0_V_2_2_reg_1373_reg[7] [4]),
        .O(hist_out_V_address1[4]));
  LUT6 #(
    .INIT(64'hABA8FFFFABA80000)) 
    ram_reg_i_15__1
       (.I0(\addr_win_val_0_V_2_fu_214_reg[7] [3]),
        .I1(col_assign_reg_421[1]),
        .I2(col_assign_reg_421[0]),
        .I3(\addr_win_val_0_V_1_2_fu_218_reg[7] [3]),
        .I4(\ap_CS_fsm_reg[7] [1]),
        .I5(\addr_win_val_0_V_2_2_reg_1373_reg[7] [3]),
        .O(hist_out_V_address1[3]));
  LUT6 #(
    .INIT(64'hABA8FFFFABA80000)) 
    ram_reg_i_16__1
       (.I0(\addr_win_val_0_V_2_fu_214_reg[7] [2]),
        .I1(col_assign_reg_421[1]),
        .I2(col_assign_reg_421[0]),
        .I3(\addr_win_val_0_V_1_2_fu_218_reg[7] [2]),
        .I4(\ap_CS_fsm_reg[7] [1]),
        .I5(\addr_win_val_0_V_2_2_reg_1373_reg[7] [2]),
        .O(hist_out_V_address1[2]));
  LUT6 #(
    .INIT(64'hABA8FFFFABA80000)) 
    ram_reg_i_17__1
       (.I0(\addr_win_val_0_V_2_fu_214_reg[7] [1]),
        .I1(col_assign_reg_421[1]),
        .I2(col_assign_reg_421[0]),
        .I3(\addr_win_val_0_V_1_2_fu_218_reg[7] [1]),
        .I4(\ap_CS_fsm_reg[7] [1]),
        .I5(\addr_win_val_0_V_2_2_reg_1373_reg[7] [1]),
        .O(hist_out_V_address1[1]));
  LUT6 #(
    .INIT(64'hABA8FFFFABA80000)) 
    ram_reg_i_18__1
       (.I0(\addr_win_val_0_V_2_fu_214_reg[7] [0]),
        .I1(col_assign_reg_421[1]),
        .I2(col_assign_reg_421[0]),
        .I3(\addr_win_val_0_V_1_2_fu_218_reg[7] [0]),
        .I4(\ap_CS_fsm_reg[7] [1]),
        .I5(\addr_win_val_0_V_2_2_reg_1373_reg[7] [0]),
        .O(hist_out_V_address1[0]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_19__1
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[18]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[17]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [18]),
        .O(hist_out_V_d1[18]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_20__1
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[17]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[16]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [17]),
        .O(hist_out_V_d1[17]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_21__1
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[16]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[15]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [16]),
        .O(hist_out_V_d1[16]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_22__1
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[15]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[14]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [15]),
        .O(hist_out_V_d1[15]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_23__1
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[14]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[13]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [14]),
        .O(hist_out_V_d1[14]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_24__1
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[13]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[12]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [13]),
        .O(hist_out_V_d1[13]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_25__1
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[12]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[11]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [12]),
        .O(hist_out_V_d1[12]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_26__1
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[11]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[10]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [11]),
        .O(hist_out_V_d1[11]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_27__1
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[10]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[9]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [10]),
        .O(hist_out_V_d1[10]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_28__1
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[9]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[8]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [9]),
        .O(hist_out_V_d1[9]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_29__1
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[8]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[7]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [8]),
        .O(hist_out_V_d1[8]));
  LUT6 #(
    .INIT(64'hFFFF80FF80808080)) 
    ram_reg_i_2__7
       (.I0(tmp_6_i_reg_1350_pp0_iter2_reg),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(col_assign_reg_421[1]),
        .I4(col_assign_reg_421[0]),
        .I5(\ap_CS_fsm_reg[7] [1]),
        .O(hist_out_V_we1));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_30__1
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[7]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[6]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [7]),
        .O(hist_out_V_d1[7]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_31__1
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[6]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[5]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [6]),
        .O(hist_out_V_d1[6]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_32__0
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[5]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[4]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [5]),
        .O(hist_out_V_d1[5]));
  CARRY4 ram_reg_i_32__1
       (.CI(ram_reg_i_33__1_n_4),
        .CO({ram_reg_i_32__1_n_4,ram_reg_i_32__1_n_5,ram_reg_i_32__1_n_6,ram_reg_i_32__1_n_7}),
        .CYINIT(1'b0),
        .DI(DOADO[15:12]),
        .O(front_pixs_V_d0__0[15:12]),
        .S({ram_reg_i_42_n_4,ram_reg_i_43_n_4,ram_reg_i_44_n_4,ram_reg_i_45_n_4}));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_33__0
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[4]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[3]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [4]),
        .O(hist_out_V_d1[4]));
  CARRY4 ram_reg_i_33__1
       (.CI(ram_reg_i_34__1_n_4),
        .CO({ram_reg_i_33__1_n_4,ram_reg_i_33__1_n_5,ram_reg_i_33__1_n_6,ram_reg_i_33__1_n_7}),
        .CYINIT(1'b0),
        .DI(DOADO[11:8]),
        .O(front_pixs_V_d0__0[11:8]),
        .S({ram_reg_i_46_n_4,ram_reg_i_47_n_4,ram_reg_i_48_n_4,ram_reg_i_49_n_4}));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_34__0
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[3]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[2]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [3]),
        .O(hist_out_V_d1[3]));
  CARRY4 ram_reg_i_34__1
       (.CI(ram_reg_i_35__1_n_4),
        .CO({ram_reg_i_34__1_n_4,ram_reg_i_34__1_n_5,ram_reg_i_34__1_n_6,ram_reg_i_34__1_n_7}),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(front_pixs_V_d0__0[7:4]),
        .S({ram_reg_i_50_n_4,ram_reg_i_51_n_4,ram_reg_i_52_n_4,ram_reg_i_53_n_4}));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_35__0
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[2]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[1]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [2]),
        .O(hist_out_V_d1[2]));
  CARRY4 ram_reg_i_35__1
       (.CI(1'b0),
        .CO({ram_reg_i_35__1_n_4,ram_reg_i_35__1_n_5,ram_reg_i_35__1_n_6,ram_reg_i_35__1_n_7}),
        .CYINIT(1'b0),
        .DI(DOADO[3:0]),
        .O(front_pixs_V_d0__0[3:0]),
        .S({ram_reg_i_54_n_4,ram_reg_i_55_n_4,ram_reg_i_56_n_4,ram_reg_i_57_n_4}));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    ram_reg_i_36__0
       (.I0(ram_reg_i_41__0_n_4),
        .I1(hist_win_val_0_V_1_4_fu_234[1]),
        .I2(\ap_CS_fsm_reg[7] [1]),
        .I3(hist_win_val_0_V_2_1_fu_849_p2[0]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\hist_win_val_0_V_2_fu_230_reg[18] [1]),
        .O(hist_out_V_d1[1]));
  CARRY4 ram_reg_i_36__1
       (.CI(ram_reg_i_32__1_n_4),
        .CO({NLW_ram_reg_i_36__1_CO_UNCONNECTED[3],ram_reg_i_36__1_n_5,ram_reg_i_36__1_n_6,ram_reg_i_36__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,DOADO[18:16]}),
        .O(front_pixs_V_d0__0[19:16]),
        .S({S,ram_reg_i_59_n_4,ram_reg_i_60_n_4,ram_reg_i_61_n_4}));
  LUT6 #(
    .INIT(64'hFE10FE1000FFFF00)) 
    ram_reg_i_37__1
       (.I0(col_assign_reg_421[1]),
        .I1(col_assign_reg_421[0]),
        .I2(hist_win_val_0_V_1_4_fu_234[0]),
        .I3(\hist_win_val_0_V_2_fu_230_reg[18] [0]),
        .I4(tmp_49_1_i_reg_1384),
        .I5(\ap_CS_fsm_reg[7] [1]),
        .O(hist_out_V_d1[0]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    ram_reg_i_38__1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[1]),
        .I3(ram_reg_0),
        .I4(\ap_CS_fsm_reg[7] [0]),
        .O(WEA));
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_i_39__0
       (.I0(\ap_CS_fsm_reg[7] [1]),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .O(ram_reg_i_39__0_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_3__1
       (.I0(\i_op_assign_reg_432_reg[7] [7]),
        .I1(\ap_CS_fsm_reg[7] [2]),
        .I2(\tmp_3_reg_1359_reg[7] [7]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(Q[7]),
        .O(hist_out_V_address0[7]));
  LUT6 #(
    .INIT(64'hF700F7F7F7F7F7F7)) 
    ram_reg_i_40
       (.I0(tmp_6_i_reg_1350_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(otusImg_data_stream_s_full_n),
        .I3(srcImg_data_stream_0_empty_n),
        .I4(tmp_6_i_reg_1350),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ram_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_41__0
       (.I0(col_assign_reg_421[1]),
        .I1(col_assign_reg_421[0]),
        .O(ram_reg_i_41__0_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_42
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[15]),
        .I2(DOADO[15]),
        .O(ram_reg_i_42_n_4));
  CARRY4 ram_reg_i_42__0
       (.CI(ram_reg_i_43__0_n_4),
        .CO({NLW_ram_reg_i_42__0_CO_UNCONNECTED[3:1],ram_reg_i_42__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_42__0_O_UNCONNECTED[3:2],hist_win_val_0_V_2_1_fu_849_p2[17:16]}),
        .S({1'b0,1'b0,\hist_win_val_0_V_2_fu_230_reg[18] [18:17]}));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_43
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[14]),
        .I2(DOADO[14]),
        .O(ram_reg_i_43_n_4));
  CARRY4 ram_reg_i_43__0
       (.CI(ram_reg_i_44__0_n_4),
        .CO({ram_reg_i_43__0_n_4,ram_reg_i_43__0_n_5,ram_reg_i_43__0_n_6,ram_reg_i_43__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hist_win_val_0_V_2_1_fu_849_p2[15:12]),
        .S(\hist_win_val_0_V_2_fu_230_reg[18] [16:13]));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_44
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[13]),
        .I2(DOADO[13]),
        .O(ram_reg_i_44_n_4));
  CARRY4 ram_reg_i_44__0
       (.CI(ram_reg_i_45__0_n_4),
        .CO({ram_reg_i_44__0_n_4,ram_reg_i_44__0_n_5,ram_reg_i_44__0_n_6,ram_reg_i_44__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hist_win_val_0_V_2_1_fu_849_p2[11:8]),
        .S(\hist_win_val_0_V_2_fu_230_reg[18] [12:9]));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_45
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[12]),
        .I2(DOADO[12]),
        .O(ram_reg_i_45_n_4));
  CARRY4 ram_reg_i_45__0
       (.CI(ram_reg_i_46__0_n_4),
        .CO({ram_reg_i_45__0_n_4,ram_reg_i_45__0_n_5,ram_reg_i_45__0_n_6,ram_reg_i_45__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hist_win_val_0_V_2_1_fu_849_p2[7:4]),
        .S(\hist_win_val_0_V_2_fu_230_reg[18] [8:5]));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_46
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[11]),
        .I2(DOADO[11]),
        .O(ram_reg_i_46_n_4));
  CARRY4 ram_reg_i_46__0
       (.CI(1'b0),
        .CO({ram_reg_i_46__0_n_4,ram_reg_i_46__0_n_5,ram_reg_i_46__0_n_6,ram_reg_i_46__0_n_7}),
        .CYINIT(\hist_win_val_0_V_2_fu_230_reg[18] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(hist_win_val_0_V_2_1_fu_849_p2[3:0]),
        .S(\hist_win_val_0_V_2_fu_230_reg[18] [4:1]));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_47
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[10]),
        .I2(DOADO[10]),
        .O(ram_reg_i_47_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_47__0
       (.I0(Q[8]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[7]),
        .O(ram_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_48
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[9]),
        .I2(DOADO[9]),
        .O(ram_reg_i_48_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_49
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[8]),
        .I2(DOADO[8]),
        .O(ram_reg_i_49_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_4__1
       (.I0(\i_op_assign_reg_432_reg[7] [6]),
        .I1(\ap_CS_fsm_reg[7] [2]),
        .I2(\tmp_3_reg_1359_reg[7] [6]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(Q[6]),
        .O(hist_out_V_address0[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_50
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[7]),
        .I2(DOADO[7]),
        .O(ram_reg_i_50_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_51
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[6]),
        .I2(DOADO[6]),
        .O(ram_reg_i_51_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_52
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[5]),
        .I2(DOADO[5]),
        .O(ram_reg_i_52_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_53
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[4]),
        .I2(DOADO[4]),
        .O(ram_reg_i_53_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_54
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[3]),
        .I2(DOADO[3]),
        .O(ram_reg_i_54_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_55
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[2]),
        .I2(DOADO[2]),
        .O(ram_reg_i_55_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_56
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[1]),
        .I2(DOADO[1]),
        .O(ram_reg_i_56_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_57
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[0]),
        .I2(DOADO[0]),
        .O(ram_reg_i_57_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_59
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[18]),
        .I2(DOADO[18]),
        .O(ram_reg_i_59_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_5__1
       (.I0(\i_op_assign_reg_432_reg[7] [5]),
        .I1(\ap_CS_fsm_reg[7] [2]),
        .I2(\tmp_3_reg_1359_reg[7] [5]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(Q[5]),
        .O(hist_out_V_address0[5]));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_60
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[17]),
        .I2(DOADO[17]),
        .O(ram_reg_i_60_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_i_61
       (.I0(front_grays_tmp_V_1_fu_2460),
        .I1(front_pixs_tmp_V_1_fu_250_reg[16]),
        .I2(DOADO[16]),
        .O(ram_reg_i_61_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_6__1
       (.I0(\i_op_assign_reg_432_reg[7] [4]),
        .I1(\ap_CS_fsm_reg[7] [2]),
        .I2(\tmp_3_reg_1359_reg[7] [4]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(Q[4]),
        .O(hist_out_V_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_7__1
       (.I0(\i_op_assign_reg_432_reg[7] [3]),
        .I1(\ap_CS_fsm_reg[7] [2]),
        .I2(\tmp_3_reg_1359_reg[7] [3]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(Q[3]),
        .O(hist_out_V_address0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_8__1
       (.I0(\i_op_assign_reg_432_reg[7] [2]),
        .I1(\ap_CS_fsm_reg[7] [2]),
        .I2(\tmp_3_reg_1359_reg[7] [2]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(Q[2]),
        .O(hist_out_V_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_9__1
       (.I0(\i_op_assign_reg_432_reg[7] [1]),
        .I1(\ap_CS_fsm_reg[7] [2]),
        .I2(\tmp_3_reg_1359_reg[7] [1]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(Q[1]),
        .O(hist_out_V_address0[1]));
endmodule

(* ORIG_REF_NAME = "start_for_Dilate_U0" *) 
module hls_ocr_0_start_for_Dilate_U0
   (start_for_Dilate_U0_full_n,
    Dilate_U0_ap_start,
    ap_clk,
    ap_rst_n,
    Dilate_U0_ap_ready,
    start_once_reg,
    Erode_U0_ap_start,
    ap_rst_n_inv);
  output start_for_Dilate_U0_full_n;
  output Dilate_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input Dilate_U0_ap_ready;
  input start_once_reg;
  input Erode_U0_ap_start;
  input ap_rst_n_inv;

  wire Dilate_U0_ap_ready;
  wire Dilate_U0_ap_start;
  wire Erode_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__10_n_4;
  wire internal_full_n_i_1__10_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[1]_i_3__4_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_Dilate_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__10
       (.I0(Dilate_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__4_n_4 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__10_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_4),
        .Q(Dilate_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__10
       (.I0(\mOutPtr[1]_i_3__4_n_4 ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(start_for_Dilate_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__10_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_4),
        .Q(start_for_Dilate_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Dilate_U0_ap_start),
        .I1(Dilate_U0_ap_ready),
        .I2(start_for_Dilate_U0_full_n),
        .I3(Erode_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__4_n_4 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[1]_i_2__8 
       (.I0(Dilate_U0_ap_ready),
        .I1(Dilate_U0_ap_start),
        .I2(start_once_reg),
        .I3(Erode_U0_ap_start),
        .I4(start_for_Dilate_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    \mOutPtr[1]_i_3__4 
       (.I0(Dilate_U0_ap_start),
        .I1(Dilate_U0_ap_ready),
        .I2(start_for_Dilate_U0_full_n),
        .I3(Erode_U0_ap_start),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_3__4_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_Erode_U0" *) 
module hls_ocr_0_start_for_Erode_U0
   (start_for_Erode_U0_full_n,
    Erode_U0_ap_start,
    ap_clk,
    ap_rst_n,
    Erode_U0_ap_ready,
    start_once_reg,
    hls_otsu_U0_ap_start,
    ap_rst_n_inv);
  output start_for_Erode_U0_full_n;
  output Erode_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input Erode_U0_ap_ready;
  input start_once_reg;
  input hls_otsu_U0_ap_start;
  input ap_rst_n_inv;

  wire Erode_U0_ap_ready;
  wire Erode_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire hls_otsu_U0_ap_start;
  wire internal_empty_n_i_1__9_n_4;
  wire internal_full_n_i_1__9_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[1]_i_3__3_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_Erode_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__9
       (.I0(Erode_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__3_n_4 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__9_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_4),
        .Q(Erode_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__9
       (.I0(\mOutPtr[1]_i_3__3_n_4 ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(start_for_Erode_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__9_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_4),
        .Q(start_for_Erode_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Erode_U0_ap_start),
        .I1(Erode_U0_ap_ready),
        .I2(start_for_Erode_U0_full_n),
        .I3(hls_otsu_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__3_n_4 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[1]_i_2__7 
       (.I0(Erode_U0_ap_ready),
        .I1(Erode_U0_ap_start),
        .I2(start_once_reg),
        .I3(hls_otsu_U0_ap_start),
        .I4(start_for_Erode_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    \mOutPtr[1]_i_3__3 
       (.I0(Erode_U0_ap_start),
        .I1(Erode_U0_ap_ready),
        .I2(start_for_Erode_U0_full_n),
        .I3(hls_otsu_U0_ap_start),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_3__3_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_Mat2AXIocq" *) 
module hls_ocr_0_start_for_Mat2AXIocq
   (start_for_Mat2AXIvideo_U0_full_n,
    Mat2AXIvideo_U0_ap_start,
    ap_idle,
    ap_clk,
    start_once_reg,
    threshold_filter_U0_ap_start,
    ap_rst_n,
    \AXI_video_strm_V_id_V_1_state_reg[1] ,
    ap_rst_n_inv);
  output start_for_Mat2AXIvideo_U0_full_n;
  output Mat2AXIvideo_U0_ap_start;
  output ap_idle;
  input ap_clk;
  input start_once_reg;
  input threshold_filter_U0_ap_start;
  input ap_rst_n;
  input \AXI_video_strm_V_id_V_1_state_reg[1] ;
  input ap_rst_n_inv;

  wire \AXI_video_strm_V_id_V_1_state_reg[1] ;
  wire Mat2AXIvideo_U0_ap_start;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__12_n_4;
  wire internal_full_n_i_1__12_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[1]_i_3__6_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire threshold_filter_U0_ap_start;

  LUT3 #(
    .INIT(8'hE0)) 
    ap_idle_INST_0_i_2
       (.I0(start_for_Mat2AXIvideo_U0_full_n),
        .I1(start_once_reg),
        .I2(threshold_filter_U0_ap_start),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__12
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__6_n_4 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__12_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_4),
        .Q(Mat2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__12
       (.I0(\mOutPtr[1]_i_3__6_n_4 ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__12_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_4),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(\AXI_video_strm_V_id_V_1_state_reg[1] ),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(threshold_filter_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__6_n_4 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[1]_i_2__10 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg[1] ),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(start_once_reg),
        .I3(threshold_filter_U0_ap_start),
        .I4(start_for_Mat2AXIvideo_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    \mOutPtr[1]_i_3__6 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(\AXI_video_strm_V_id_V_1_state_reg[1] ),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(threshold_filter_U0_ap_start),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_3__6_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_hls_otsmb6" *) 
module hls_ocr_0_start_for_hls_otsmb6
   (start_for_hls_otsu_U0_full_n,
    hls_otsu_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    ap_idle_0,
    ap_idle,
    ap_clk,
    srcImg_cols_V_c_empty_n,
    srcImg_cols_V_c13_full_n,
    srcImg_rows_V_c12_full_n,
    srcImg_rows_V_c_empty_n,
    start_once_reg,
    ap_start,
    start_for_Erode_U0_full_n,
    start_once_reg_0,
    Q,
    \ap_CS_fsm_reg[0]_1 ,
    internal_full_n_reg_0,
    \ap_CS_fsm_reg[0]_2 ,
    ap_rst_n,
    hls_otsu_U0_ap_ready,
    ap_rst_n_inv);
  output start_for_hls_otsu_U0_full_n;
  output hls_otsu_U0_ap_start;
  output \ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output ap_idle_0;
  output ap_idle;
  input ap_clk;
  input srcImg_cols_V_c_empty_n;
  input srcImg_cols_V_c13_full_n;
  input srcImg_rows_V_c12_full_n;
  input srcImg_rows_V_c_empty_n;
  input start_once_reg;
  input ap_start;
  input start_for_Erode_U0_full_n;
  input start_once_reg_0;
  input [0:0]Q;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input internal_full_n_reg_0;
  input \ap_CS_fsm_reg[0]_2 ;
  input ap_rst_n;
  input hls_otsu_U0_ap_ready;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[0]_2 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_idle_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire hls_otsu_U0_ap_ready;
  wire hls_otsu_U0_ap_start;
  wire internal_empty_n_i_1__8_n_4;
  wire internal_full_n_i_1__8_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[1]_i_3__0_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire srcImg_cols_V_c13_full_n;
  wire srcImg_cols_V_c_empty_n;
  wire srcImg_rows_V_c12_full_n;
  wire srcImg_rows_V_c_empty_n;
  wire start_for_Erode_U0_full_n;
  wire start_for_hls_otsu_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(srcImg_cols_V_c_empty_n),
        .I2(srcImg_cols_V_c13_full_n),
        .I3(srcImg_rows_V_c12_full_n),
        .I4(srcImg_rows_V_c_empty_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Q),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(internal_full_n_reg_0),
        .I5(\ap_CS_fsm_reg[0]_2 ),
        .O(ap_idle));
  LUT3 #(
    .INIT(8'h1F)) 
    ap_idle_INST_0_i_1
       (.I0(start_for_hls_otsu_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    ap_idle_INST_0_i_6
       (.I0(hls_otsu_U0_ap_start),
        .I1(start_for_Erode_U0_full_n),
        .I2(start_once_reg_0),
        .O(ap_idle_0));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__8
       (.I0(hls_otsu_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__0_n_4 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__8_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_4),
        .Q(hls_otsu_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__8
       (.I0(\mOutPtr[1]_i_3__0_n_4 ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(start_for_hls_otsu_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__8_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_4),
        .Q(start_for_hls_otsu_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(hls_otsu_U0_ap_start),
        .I1(hls_otsu_U0_ap_ready),
        .I2(start_for_hls_otsu_U0_full_n),
        .I3(ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__0_n_4 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[1]_i_2__6 
       (.I0(hls_otsu_U0_ap_ready),
        .I1(hls_otsu_U0_ap_start),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(start_for_hls_otsu_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(hls_otsu_U0_ap_start),
        .I1(hls_otsu_U0_ap_ready),
        .I2(start_for_hls_otsu_U0_full_n),
        .I3(ap_start),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_3__0_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_threshoncg" *) 
module hls_ocr_0_start_for_threshoncg
   (start_for_threshold_filter_U0_full_n,
    threshold_filter_U0_ap_start,
    ap_clk,
    ap_rst_n,
    start_once_reg_reg,
    Q,
    start_once_reg,
    Dilate_U0_ap_start,
    ap_rst_n_inv);
  output start_for_threshold_filter_U0_full_n;
  output threshold_filter_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input start_once_reg_reg;
  input [0:0]Q;
  input start_once_reg;
  input Dilate_U0_ap_start;
  input ap_rst_n_inv;

  wire Dilate_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__11_n_4;
  wire internal_full_n_i_1__11_n_4;
  wire internal_full_n_i_2__5_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_threshold_filter_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire threshold_filter_U0_ap_start;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(start_once_reg_reg),
        .I2(threshold_filter_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__11_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_4),
        .Q(threshold_filter_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n_i_2__5_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(start_for_threshold_filter_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__11_n_4));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__5
       (.I0(threshold_filter_U0_ap_start),
        .I1(Q),
        .I2(start_for_threshold_filter_U0_full_n),
        .I3(Dilate_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__3
       (.I0(Q),
        .I1(threshold_filter_U0_ap_start),
        .I2(start_once_reg),
        .I3(Dilate_U0_ap_start),
        .I4(start_for_threshold_filter_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_4),
        .Q(start_for_threshold_filter_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(threshold_filter_U0_ap_start),
        .I1(Q),
        .I2(start_for_threshold_filter_U0_full_n),
        .I3(Dilate_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(start_once_reg_reg),
        .I2(Q),
        .I3(threshold_filter_U0_ap_start),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_filter" *) 
module hls_ocr_0_threshold_filter
   (start_once_reg,
    \mOutPtr_reg[0] ,
    ap_enable_reg_pp0_iter2_reg_0,
    exitcond_flatten_reg_112_pp0_iter1_reg,
    threshold_filter_U0_dstImg_data_stream_V_din,
    ap_block_pp0_stage0_subdone,
    Q,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    mOutPtr110_out_0,
    mOutPtr0,
    shiftReg_ce,
    \SRL_SIG_reg[0][7] ,
    \mOutPtr_reg[1] ,
    \tmp_6_reg_121_reg[0]_0 ,
    \tmp_6_reg_121_reg[0]_1 ,
    \tmp_6_reg_121_reg[0]_2 ,
    ap_clk,
    ap_rst_n_inv,
    \exitcond_flatten_reg_112_reg[0]_0 ,
    ap_rst_n,
    threshold_filter_U0_ap_start,
    start_for_Mat2AXIvideo_U0_full_n,
    dilateImg_data_strea_empty_n,
    dstImg_data_stream_0_full_n,
    ap_enable_reg_pp0_iter4_reg,
    \mOutPtr_reg[0]_2 ,
    Mat2AXIvideo_U0_img_data_stream_V_read,
    dstImg_data_stream_0_empty_n,
    \SRL_SIG_reg[0]_1 ,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[1][7] );
  output start_once_reg;
  output \mOutPtr_reg[0] ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output exitcond_flatten_reg_112_pp0_iter1_reg;
  output [0:0]threshold_filter_U0_dstImg_data_stream_V_din;
  output ap_block_pp0_stage0_subdone;
  output [1:0]Q;
  output \mOutPtr_reg[0]_0 ;
  output \mOutPtr_reg[0]_1 ;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output mOutPtr0;
  output shiftReg_ce;
  output \SRL_SIG_reg[0][7] ;
  output \mOutPtr_reg[1] ;
  output \tmp_6_reg_121_reg[0]_0 ;
  output \tmp_6_reg_121_reg[0]_1 ;
  output \tmp_6_reg_121_reg[0]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input \exitcond_flatten_reg_112_reg[0]_0 ;
  input ap_rst_n;
  input threshold_filter_U0_ap_start;
  input start_for_Mat2AXIvideo_U0_full_n;
  input dilateImg_data_strea_empty_n;
  input dstImg_data_stream_0_full_n;
  input ap_enable_reg_pp0_iter4_reg;
  input \mOutPtr_reg[0]_2 ;
  input Mat2AXIvideo_U0_img_data_stream_V_read;
  input dstImg_data_stream_0_empty_n;
  input [0:0]\SRL_SIG_reg[0]_1 ;
  input \mOutPtr_reg[1]_0 ;
  input [6:0]\SRL_SIG_reg[0][7]_0 ;
  input [6:0]\SRL_SIG_reg[1][7] ;

  wire Mat2AXIvideo_U0_img_data_stream_V_read;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][7] ;
  wire [6:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_1 ;
  wire [6:0]\SRL_SIG_reg[1][7] ;
  wire \ap_CS_fsm[1]_i_2__0_n_4 ;
  wire \ap_CS_fsm[1]_i_3__0_n_4 ;
  wire \ap_CS_fsm[2]_i_4__1_n_4 ;
  wire \ap_CS_fsm[2]_i_5__0_n_4 ;
  wire \ap_CS_fsm[2]_i_6_n_4 ;
  wire \ap_CS_fsm[2]_i_7_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dilateImg_data_strea_empty_n;
  wire dstImg_data_stream_0_empty_n;
  wire dstImg_data_stream_0_full_n;
  wire exitcond_flatten_fu_86_p2;
  wire \exitcond_flatten_reg_112[0]_i_1_n_4 ;
  wire exitcond_flatten_reg_112_pp0_iter1_reg;
  wire \exitcond_flatten_reg_112_pp0_iter1_reg[0]_i_1_n_4 ;
  wire \exitcond_flatten_reg_112_reg[0]_0 ;
  wire indvar_flatten_reg_75;
  wire indvar_flatten_reg_750;
  wire \indvar_flatten_reg_75[0]_i_4_n_4 ;
  wire \indvar_flatten_reg_75[0]_i_5_n_4 ;
  wire [18:0]indvar_flatten_reg_75_reg;
  wire \indvar_flatten_reg_75_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_75_reg[0]_i_3_n_11 ;
  wire \indvar_flatten_reg_75_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_75_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_75_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_75_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_75_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_75_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_75_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_75_reg[12]_i_1_n_11 ;
  wire \indvar_flatten_reg_75_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_75_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_75_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_75_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_75_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_75_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_75_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_75_reg[16]_i_1_n_11 ;
  wire \indvar_flatten_reg_75_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_75_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_75_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_75_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_75_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_75_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_75_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_75_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_75_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_75_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_75_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_75_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_75_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_75_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_75_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_75_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_75_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_75_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_75_reg[8]_i_1_n_9 ;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire shiftReg_ce;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__3_n_4;
  wire threshold_filter_U0_ap_start;
  wire [0:0]threshold_filter_U0_dstImg_data_stream_V_din;
  wire \tmp_6_reg_121[0]_i_6_n_4 ;
  wire \tmp_6_reg_121_reg[0]_0 ;
  wire \tmp_6_reg_121_reg[0]_1 ;
  wire \tmp_6_reg_121_reg[0]_2 ;
  wire [3:2]\NLW_indvar_flatten_reg_75_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_reg_75_reg[16]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(threshold_filter_U0_dstImg_data_stream_V_din),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(exitcond_flatten_reg_112_pp0_iter1_reg),
        .I4(dstImg_data_stream_0_full_n),
        .I5(\SRL_SIG_reg[0]_1 ),
        .O(\SRL_SIG_reg[0][7] ));
  LUT6 #(
    .INIT(64'h2333233323333333)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(threshold_filter_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_Mat2AXIvideo_U0_full_n),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hFF0FEF0F)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_4 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm[1]_i_3__0_n_4 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hAABF)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond_flatten_fu_86_p2),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .O(\ap_CS_fsm[1]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(Q[0]),
        .I1(threshold_filter_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .O(\ap_CS_fsm[1]_i_3__0_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000EA0000)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(exitcond_flatten_fu_86_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h01000000)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(indvar_flatten_reg_75_reg[2]),
        .I1(indvar_flatten_reg_75_reg[1]),
        .I2(indvar_flatten_reg_75_reg[0]),
        .I3(\ap_CS_fsm[2]_i_4__1_n_4 ),
        .I4(\ap_CS_fsm[2]_i_5__0_n_4 ),
        .O(exitcond_flatten_fu_86_p2));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(dilateImg_data_strea_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\mOutPtr_reg[0] ),
        .I3(dstImg_data_stream_0_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(exitcond_flatten_reg_112_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(indvar_flatten_reg_75_reg[3]),
        .I1(indvar_flatten_reg_75_reg[4]),
        .I2(indvar_flatten_reg_75_reg[5]),
        .I3(indvar_flatten_reg_75_reg[6]),
        .I4(\ap_CS_fsm[2]_i_6_n_4 ),
        .O(\ap_CS_fsm[2]_i_4__1_n_4 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(indvar_flatten_reg_75_reg[15]),
        .I1(indvar_flatten_reg_75_reg[16]),
        .I2(indvar_flatten_reg_75_reg[18]),
        .I3(indvar_flatten_reg_75_reg[17]),
        .I4(\ap_CS_fsm[2]_i_7_n_4 ),
        .O(\ap_CS_fsm[2]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(indvar_flatten_reg_75_reg[10]),
        .I1(indvar_flatten_reg_75_reg[9]),
        .I2(indvar_flatten_reg_75_reg[8]),
        .I3(indvar_flatten_reg_75_reg[7]),
        .O(\ap_CS_fsm[2]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(indvar_flatten_reg_75_reg[14]),
        .I1(indvar_flatten_reg_75_reg[13]),
        .I2(indvar_flatten_reg_75_reg[11]),
        .I3(indvar_flatten_reg_75_reg[12]),
        .O(\ap_CS_fsm[2]_i_7_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_3__0_n_4 ),
        .I3(exitcond_flatten_fu_86_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_flatten_fu_86_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A000A0)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\ap_CS_fsm[1]_i_3__0_n_4 ),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_flatten_reg_112[0]_i_1 
       (.I0(exitcond_flatten_fu_86_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\mOutPtr_reg[0] ),
        .O(\exitcond_flatten_reg_112[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_flatten_reg_112_pp0_iter1_reg[0]_i_1 
       (.I0(\mOutPtr_reg[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_flatten_reg_112_pp0_iter1_reg),
        .O(\exitcond_flatten_reg_112_pp0_iter1_reg[0]_i_1_n_4 ));
  FDRE \exitcond_flatten_reg_112_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_112_pp0_iter1_reg[0]_i_1_n_4 ),
        .Q(exitcond_flatten_reg_112_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_flatten_reg_112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_112[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8000000)) 
    \indvar_flatten_reg_75[0]_i_1 
       (.I0(\indvar_flatten_reg_75[0]_i_4_n_4 ),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .I3(threshold_filter_U0_ap_start),
        .I4(Q[0]),
        .O(indvar_flatten_reg_75));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_75[0]_i_2 
       (.I0(\indvar_flatten_reg_75[0]_i_4_n_4 ),
        .O(indvar_flatten_reg_750));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \indvar_flatten_reg_75[0]_i_4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond_flatten_fu_86_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(\indvar_flatten_reg_75[0]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_75[0]_i_5 
       (.I0(indvar_flatten_reg_75_reg[0]),
        .O(\indvar_flatten_reg_75[0]_i_5_n_4 ));
  FDRE \indvar_flatten_reg_75_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[0]_i_3_n_11 ),
        .Q(indvar_flatten_reg_75_reg[0]),
        .R(indvar_flatten_reg_75));
  CARRY4 \indvar_flatten_reg_75_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_75_reg[0]_i_3_n_4 ,\indvar_flatten_reg_75_reg[0]_i_3_n_5 ,\indvar_flatten_reg_75_reg[0]_i_3_n_6 ,\indvar_flatten_reg_75_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_75_reg[0]_i_3_n_8 ,\indvar_flatten_reg_75_reg[0]_i_3_n_9 ,\indvar_flatten_reg_75_reg[0]_i_3_n_10 ,\indvar_flatten_reg_75_reg[0]_i_3_n_11 }),
        .S({indvar_flatten_reg_75_reg[3:1],\indvar_flatten_reg_75[0]_i_5_n_4 }));
  FDRE \indvar_flatten_reg_75_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_75_reg[10]),
        .R(indvar_flatten_reg_75));
  FDRE \indvar_flatten_reg_75_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_75_reg[11]),
        .R(indvar_flatten_reg_75));
  FDRE \indvar_flatten_reg_75_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten_reg_75_reg[12]),
        .R(indvar_flatten_reg_75));
  CARRY4 \indvar_flatten_reg_75_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_75_reg[8]_i_1_n_4 ),
        .CO({\indvar_flatten_reg_75_reg[12]_i_1_n_4 ,\indvar_flatten_reg_75_reg[12]_i_1_n_5 ,\indvar_flatten_reg_75_reg[12]_i_1_n_6 ,\indvar_flatten_reg_75_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_75_reg[12]_i_1_n_8 ,\indvar_flatten_reg_75_reg[12]_i_1_n_9 ,\indvar_flatten_reg_75_reg[12]_i_1_n_10 ,\indvar_flatten_reg_75_reg[12]_i_1_n_11 }),
        .S(indvar_flatten_reg_75_reg[15:12]));
  FDRE \indvar_flatten_reg_75_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_75_reg[13]),
        .R(indvar_flatten_reg_75));
  FDRE \indvar_flatten_reg_75_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_75_reg[14]),
        .R(indvar_flatten_reg_75));
  FDRE \indvar_flatten_reg_75_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_75_reg[15]),
        .R(indvar_flatten_reg_75));
  FDRE \indvar_flatten_reg_75_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten_reg_75_reg[16]),
        .R(indvar_flatten_reg_75));
  CARRY4 \indvar_flatten_reg_75_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_75_reg[12]_i_1_n_4 ),
        .CO({\NLW_indvar_flatten_reg_75_reg[16]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten_reg_75_reg[16]_i_1_n_6 ,\indvar_flatten_reg_75_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_75_reg[16]_i_1_O_UNCONNECTED [3],\indvar_flatten_reg_75_reg[16]_i_1_n_9 ,\indvar_flatten_reg_75_reg[16]_i_1_n_10 ,\indvar_flatten_reg_75_reg[16]_i_1_n_11 }),
        .S({1'b0,indvar_flatten_reg_75_reg[18:16]}));
  FDRE \indvar_flatten_reg_75_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten_reg_75_reg[17]),
        .R(indvar_flatten_reg_75));
  FDRE \indvar_flatten_reg_75_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_reg_75_reg[18]),
        .R(indvar_flatten_reg_75));
  FDRE \indvar_flatten_reg_75_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[0]_i_3_n_10 ),
        .Q(indvar_flatten_reg_75_reg[1]),
        .R(indvar_flatten_reg_75));
  FDRE \indvar_flatten_reg_75_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[0]_i_3_n_9 ),
        .Q(indvar_flatten_reg_75_reg[2]),
        .R(indvar_flatten_reg_75));
  FDRE \indvar_flatten_reg_75_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[0]_i_3_n_8 ),
        .Q(indvar_flatten_reg_75_reg[3]),
        .R(indvar_flatten_reg_75));
  FDRE \indvar_flatten_reg_75_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_75_reg[4]),
        .R(indvar_flatten_reg_75));
  CARRY4 \indvar_flatten_reg_75_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_75_reg[0]_i_3_n_4 ),
        .CO({\indvar_flatten_reg_75_reg[4]_i_1_n_4 ,\indvar_flatten_reg_75_reg[4]_i_1_n_5 ,\indvar_flatten_reg_75_reg[4]_i_1_n_6 ,\indvar_flatten_reg_75_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_75_reg[4]_i_1_n_8 ,\indvar_flatten_reg_75_reg[4]_i_1_n_9 ,\indvar_flatten_reg_75_reg[4]_i_1_n_10 ,\indvar_flatten_reg_75_reg[4]_i_1_n_11 }),
        .S(indvar_flatten_reg_75_reg[7:4]));
  FDRE \indvar_flatten_reg_75_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_75_reg[5]),
        .R(indvar_flatten_reg_75));
  FDRE \indvar_flatten_reg_75_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_75_reg[6]),
        .R(indvar_flatten_reg_75));
  FDRE \indvar_flatten_reg_75_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_75_reg[7]),
        .R(indvar_flatten_reg_75));
  FDRE \indvar_flatten_reg_75_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_75_reg[8]),
        .R(indvar_flatten_reg_75));
  CARRY4 \indvar_flatten_reg_75_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_75_reg[4]_i_1_n_4 ),
        .CO({\indvar_flatten_reg_75_reg[8]_i_1_n_4 ,\indvar_flatten_reg_75_reg[8]_i_1_n_5 ,\indvar_flatten_reg_75_reg[8]_i_1_n_6 ,\indvar_flatten_reg_75_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_75_reg[8]_i_1_n_8 ,\indvar_flatten_reg_75_reg[8]_i_1_n_9 ,\indvar_flatten_reg_75_reg[8]_i_1_n_10 ,\indvar_flatten_reg_75_reg[8]_i_1_n_11 }),
        .S(indvar_flatten_reg_75_reg[11:8]));
  FDRE \indvar_flatten_reg_75_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_750),
        .D(\indvar_flatten_reg_75_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_75_reg[9]),
        .R(indvar_flatten_reg_75));
  LUT6 #(
    .INIT(64'h0000000000700000)) 
    internal_full_n_i_2__1
       (.I0(dstImg_data_stream_0_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I2(dstImg_data_stream_0_full_n),
        .I3(exitcond_flatten_reg_112_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(mOutPtr0));
  LUT6 #(
    .INIT(64'hAA8AAAAA00000000)) 
    internal_full_n_i_3__2
       (.I0(Mat2AXIvideo_U0_img_data_stream_V_read),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(exitcond_flatten_reg_112_pp0_iter1_reg),
        .I4(dstImg_data_stream_0_full_n),
        .I5(dstImg_data_stream_0_empty_n),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'hFFDF00200020FFDF)) 
    \mOutPtr[0]_i_1__6 
       (.I0(dilateImg_data_strea_empty_n),
        .I1(\mOutPtr_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(\mOutPtr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \mOutPtr[1]_i_2__4 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\mOutPtr_reg[0] ),
        .I4(dilateImg_data_strea_empty_n),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    \mOutPtr[1]_i_2__5 
       (.I0(dilateImg_data_strea_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\mOutPtr_reg[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(exitcond_flatten_reg_112_pp0_iter1_reg),
        .I5(dstImg_data_stream_0_full_n),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h00000000FFFFDFFF)) 
    \mOutPtr[1]_i_3__5 
       (.I0(dilateImg_data_strea_empty_n),
        .I1(\mOutPtr_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(ap_enable_reg_pp0_iter4_reg),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__3
       (.I0(threshold_filter_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(Q[1]),
        .O(start_once_reg_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__3_n_4),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5355F3FF5F55FFFF)) 
    \tmp_6_reg_121[0]_i_2 
       (.I0(\SRL_SIG_reg[0][7]_0 [6]),
        .I1(\SRL_SIG_reg[1][7] [6]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[0]_2 ),
        .I4(\SRL_SIG_reg[0][7]_0 [5]),
        .I5(\SRL_SIG_reg[1][7] [5]),
        .O(\tmp_6_reg_121_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \tmp_6_reg_121[0]_i_3 
       (.I0(\SRL_SIG_reg[0][7]_0 [1]),
        .I1(\SRL_SIG_reg[1][7] [1]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[0]_2 ),
        .I4(\SRL_SIG_reg[0][7]_0 [0]),
        .I5(\SRL_SIG_reg[1][7] [0]),
        .O(\tmp_6_reg_121_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hAAEFBAFF)) 
    \tmp_6_reg_121[0]_i_4 
       (.I0(\tmp_6_reg_121[0]_i_6_n_4 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\SRL_SIG_reg[0][7]_0 [4]),
        .I4(\SRL_SIG_reg[1][7] [4]),
        .O(\tmp_6_reg_121_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_6_reg_121[0]_i_5 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h5355F3FF5F55FFFF)) 
    \tmp_6_reg_121[0]_i_6 
       (.I0(\SRL_SIG_reg[0][7]_0 [2]),
        .I1(\SRL_SIG_reg[1][7] [2]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[0]_2 ),
        .I4(\SRL_SIG_reg[0][7]_0 [3]),
        .I5(\SRL_SIG_reg[1][7] [3]),
        .O(\tmp_6_reg_121[0]_i_6_n_4 ));
  FDRE \tmp_6_reg_121_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_112_reg[0]_0 ),
        .Q(threshold_filter_U0_dstImg_data_stream_V_din),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
