Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Dec  6 14:48:53 2018
| Host         : pc-klas2-5.esat.kuleuven.be running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -rpx rsa_project_wrapper_timing_summary_routed.rpx
| Design       : rsa_project_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.048        0.000                      0                52829        0.014        0.000                      0                52829        3.750        0.000                       0                 21117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.048        0.000                      0                52718        0.014        0.000                      0                52718        3.750        0.000                       0                 21117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.511        0.000                      0                  111        0.376        0.000                      0                  111  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1027]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.629ns  (logic 6.614ns (68.686%)  route 3.015ns (31.314%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.673     2.981    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X34Y41         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/Q
                         net (fo=6, routed)           0.620     4.119    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[257]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.243 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6/O
                         net (fo=1, routed)           0.000     4.243    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.793 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.793    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.127 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2/O[1]
                         net (fo=2, routed)           0.572     5.699    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2_n_6
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.515 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.515    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.632    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.749    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.866    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.984    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.218    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.335 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.335    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.569 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.569    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.686 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.686    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.803    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.920    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.037    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.154 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.154    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.271 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.271    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.388 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.388    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.505 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.505    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.739 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.739    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.856 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.856    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.973    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.090    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.324 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.324    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.441 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.441    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.558 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.558    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.675    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.792    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.918    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.035    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.827    11.081    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_3_in
    SLICE_X26Y75         LUT6 (Prop_lut6_I4_O)        0.295    11.376 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         0.825    12.201    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X22Y78         LUT6 (Prop_lut6_I2_O)        0.124    12.325 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1027]_i_2/O
                         net (fo=1, routed)           0.161    12.486    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1027]_i_2_n_0
    SLICE_X22Y78         LUT5 (Prop_lut5_I0_O)        0.124    12.610 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1027]_i_1/O
                         net (fo=1, routed)           0.000    12.610    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1027]_i_1_n_0
    SLICE_X22Y78         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1027]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.473    12.665    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X22Y78         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1027]/C
                         clock pessimism              0.116    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X22Y78         FDRE (Setup_fdre_C_D)        0.032    12.659    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1027]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -12.610    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[908]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 6.490ns (67.418%)  route 3.137ns (32.582%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.673     2.981    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X34Y41         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/Q
                         net (fo=6, routed)           0.620     4.119    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[257]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.243 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6/O
                         net (fo=1, routed)           0.000     4.243    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.793 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.793    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.127 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2/O[1]
                         net (fo=2, routed)           0.572     5.699    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2_n_6
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.515 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.515    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.632    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.749    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.866    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.984    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.218    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.335 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.335    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.569 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.569    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.686 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.686    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.803    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.920    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.037    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.154 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.154    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.271 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.271    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.388 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.388    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.505 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.505    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.739 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.739    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.856 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.856    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.973    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.090    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.324 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.324    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.441 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.441    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.558 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.558    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.675    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.792    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.918    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.035    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.827    11.081    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_3_in
    SLICE_X26Y75         LUT6 (Prop_lut6_I4_O)        0.295    11.376 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.108    12.484    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X26Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.608 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[908]_i_1/O
                         net (fo=1, routed)           0.000    12.608    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[908]
    SLICE_X26Y70         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[908]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.478    12.670    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X26Y70         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[908]/C
                         clock pessimism              0.116    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X26Y70         FDRE (Setup_fdre_C_D)        0.032    12.664    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[908]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[961]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 6.490ns (67.518%)  route 3.122ns (32.482%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.673     2.981    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X34Y41         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/Q
                         net (fo=6, routed)           0.620     4.119    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[257]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.243 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6/O
                         net (fo=1, routed)           0.000     4.243    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.793 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.793    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.127 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2/O[1]
                         net (fo=2, routed)           0.572     5.699    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2_n_6
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.515 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.515    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.632    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.749    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.866    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.984    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.218    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.335 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.335    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.569 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.569    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.686 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.686    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.803    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.920    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.037    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.154 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.154    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.271 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.271    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.388 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.388    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.505 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.505    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.739 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.739    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.856 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.856    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.973    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.090    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.324 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.324    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.441 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.441    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.558 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.558    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.675    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.792    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.918    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.035    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.827    11.081    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_3_in
    SLICE_X26Y75         LUT6 (Prop_lut6_I4_O)        0.295    11.376 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.094    12.469    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X25Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.593 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[961]_i_1/O
                         net (fo=1, routed)           0.000    12.593    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[961]
    SLICE_X25Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[961]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.471    12.663    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X25Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[961]/C
                         clock pessimism              0.116    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X25Y72         FDRE (Setup_fdre_C_D)        0.031    12.656    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[961]
  -------------------------------------------------------------------
                         required time                         12.656    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.628ns  (logic 6.471ns (67.212%)  route 3.157ns (32.788%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.672     2.980    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X30Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/Q
                         net (fo=6, routed)           0.628     4.126    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[127]
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.250 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7/O
                         net (fo=1, routed)           0.000     4.250    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.763 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.763    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.880 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.880    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.997 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.997    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.114 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.114    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.231    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.348    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.465    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.582 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.582    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.699 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.699    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.816 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.817    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.934 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.934    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.051 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.051    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.168 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.168    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.285 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.285    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.402 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.402    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.519 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.636 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.636    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.753 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.870 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.870    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.987    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.104    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.221    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[732]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.338    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[732]_i_2_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[736]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.455    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[736]_i_2_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.572 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[740]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.572    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[740]_i_2_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.689 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[744]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.689    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[744]_i_2_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.806 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[748]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.806    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[748]_i_2_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.923 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[752]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.923    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[752]_i_2_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.040 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[756]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.040    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[756]_i_2_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.157 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[760]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.157    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[760]_i_2_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.274 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[764]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.274    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[764]_i_2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.597 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[768]_i_2/O[1]
                         net (fo=2, routed)           0.566     9.163    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[768]_i_2_n_6
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.001 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.001    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.223 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.634    10.858    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X30Y72         LUT4 (Prop_lut4_I2_O)        0.299    11.157 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.327    12.484    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5_n_0
    SLICE_X33Y63         LUT5 (Prop_lut5_I3_O)        0.124    12.608 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[837]_i_1/O
                         net (fo=1, routed)           0.000    12.608    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[837]
    SLICE_X33Y63         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.485    12.677    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X33Y63         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X33Y63         FDRE (Setup_fdre_C_D)        0.032    12.671    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[966]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.611ns  (logic 6.490ns (67.525%)  route 3.121ns (32.475%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.673     2.981    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X34Y41         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/Q
                         net (fo=6, routed)           0.620     4.119    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[257]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.243 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6/O
                         net (fo=1, routed)           0.000     4.243    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.793 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.793    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.127 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2/O[1]
                         net (fo=2, routed)           0.572     5.699    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2_n_6
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.515 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.515    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.632    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.749    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.866    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.984    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.218    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.335 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.335    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.569 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.569    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.686 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.686    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.803    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.920    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.037    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.154 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.154    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.271 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.271    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.388 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.388    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.505 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.505    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.739 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.739    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.856 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.856    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.973    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.090    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.324 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.324    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.441 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.441    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.558 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.558    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.675    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.792    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.918    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.035    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.827    11.081    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_3_in
    SLICE_X26Y75         LUT6 (Prop_lut6_I4_O)        0.295    11.376 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.093    12.468    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X25Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.592 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[966]_i_1/O
                         net (fo=1, routed)           0.000    12.592    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[966]
    SLICE_X25Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[966]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.471    12.663    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X25Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[966]/C
                         clock pessimism              0.116    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X25Y72         FDRE (Setup_fdre_C_D)        0.032    12.657    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[966]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[922]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 6.490ns (67.514%)  route 3.123ns (32.486%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.673     2.981    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X34Y41         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/Q
                         net (fo=6, routed)           0.620     4.119    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[257]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.243 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6/O
                         net (fo=1, routed)           0.000     4.243    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.793 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.793    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.127 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2/O[1]
                         net (fo=2, routed)           0.572     5.699    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2_n_6
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.515 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.515    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.632    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.749    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.866    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.984    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.218    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.335 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.335    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.569 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.569    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.686 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.686    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.803    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.920    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.037    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.154 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.154    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.271 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.271    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.388 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.388    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.505 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.505    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.739 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.739    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.856 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.856    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.973    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.090    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.324 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.324    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.441 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.441    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.558 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.558    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.675    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.792    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.918    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.035    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.827    11.081    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_3_in
    SLICE_X26Y75         LUT6 (Prop_lut6_I4_O)        0.295    11.376 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.094    12.470    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X25Y71         LUT5 (Prop_lut5_I3_O)        0.124    12.594 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[922]_i_1/O
                         net (fo=1, routed)           0.000    12.594    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[922]
    SLICE_X25Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[922]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.473    12.665    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X25Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[922]/C
                         clock pessimism              0.116    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X25Y71         FDRE (Setup_fdre_C_D)        0.032    12.659    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[922]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[944]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 6.490ns (67.279%)  route 3.156ns (32.721%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.673     2.981    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X34Y41         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/Q
                         net (fo=6, routed)           0.620     4.119    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[257]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.243 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6/O
                         net (fo=1, routed)           0.000     4.243    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.793 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.793    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.127 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2/O[1]
                         net (fo=2, routed)           0.572     5.699    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2_n_6
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.515 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.515    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.632    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.749    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.866    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.984    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.218    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.335 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.335    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.569 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.569    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.686 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.686    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.803    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.920    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.037    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.154 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.154    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.271 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.271    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.388 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.388    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.505 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.505    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.739 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.739    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.856 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.856    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.973    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.090    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.324 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.324    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.441 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.441    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.558 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.558    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.675    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.792    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.918    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.035    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.827    11.081    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_3_in
    SLICE_X26Y75         LUT6 (Prop_lut6_I4_O)        0.295    11.376 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.128    12.503    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X24Y73         LUT5 (Prop_lut5_I3_O)        0.124    12.627 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[944]_i_1/O
                         net (fo=1, routed)           0.000    12.627    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[944]
    SLICE_X24Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[944]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.470    12.662    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X24Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[944]/C
                         clock pessimism              0.116    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X24Y73         FDRE (Setup_fdre_C_D)        0.081    12.705    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[944]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[938]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.632ns  (logic 6.490ns (67.380%)  route 3.142ns (32.620%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.673     2.981    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X34Y41         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[257]/Q
                         net (fo=6, routed)           0.620     4.119    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[257]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.243 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6/O
                         net (fo=1, routed)           0.000     4.243    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_6_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.793 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.793    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.127 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2/O[1]
                         net (fo=2, routed)           0.572     5.699    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2_n_6
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.515 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.515    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[778]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.632    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[782]_i_3_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.749    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[786]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.866    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.984    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[794]_i_3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.101    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[798]_i_3_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.218    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[802]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.335 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.335    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[806]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[810]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.569 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.569    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[814]_i_3_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.686 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.686    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[818]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.803    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[822]_i_3_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.920    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]_i_3_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.037    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[830]_i_3_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.154 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.154    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[834]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.271 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.271    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[838]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.388 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.388    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[842]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.505 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.505    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[846]_i_3_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.622    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[850]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.739 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.739    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[854]_i_3_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.856 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.856    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[858]_i_3_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.973 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.973    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[862]_i_3_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.090 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.090    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[866]_i_2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.207 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.207    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[870]_i_2_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.324 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.324    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[874]_i_2_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.441 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.441    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[878]_i_3_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.558 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.558    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[882]_i_2_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.675    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[886]_i_3_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.792    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[890]_i_3_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.918    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[894]_i_3_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.035    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.254 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.827    11.081    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_3_in
    SLICE_X26Y75         LUT6 (Prop_lut6_I4_O)        0.295    11.376 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.113    12.489    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X24Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.613 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[938]_i_1/O
                         net (fo=1, routed)           0.000    12.613    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[938]
    SLICE_X24Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[938]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.473    12.665    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X24Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[938]/C
                         clock pessimism              0.116    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X24Y71         FDRE (Setup_fdre_C_D)        0.079    12.706    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[938]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 6.471ns (67.463%)  route 3.121ns (32.537%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.672     2.980    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X30Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/Q
                         net (fo=6, routed)           0.628     4.126    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[127]
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.250 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7/O
                         net (fo=1, routed)           0.000     4.250    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.763 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.763    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.880 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.880    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.997 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.997    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.114 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.114    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.231    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.348    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.465    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.582 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.582    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.699 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.699    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.816 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.817    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.934 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.934    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.051 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.051    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.168 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.168    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.285 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.285    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.402 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.402    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.519 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.636 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.636    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.753 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.870 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.870    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.987    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.104    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.221    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[732]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.338    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[732]_i_2_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[736]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.455    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[736]_i_2_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.572 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[740]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.572    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[740]_i_2_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.689 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[744]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.689    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[744]_i_2_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.806 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[748]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.806    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[748]_i_2_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.923 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[752]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.923    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[752]_i_2_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.040 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[756]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.040    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[756]_i_2_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.157 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[760]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.157    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[760]_i_2_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.274 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[764]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.274    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[764]_i_2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.597 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[768]_i_2/O[1]
                         net (fo=2, routed)           0.566     9.163    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[768]_i_2_n_6
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.001 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.001    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.223 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.634    10.858    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X30Y72         LUT4 (Prop_lut4_I2_O)        0.299    11.157 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.291    12.448    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5_n_0
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.124    12.572 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[826]_i_1/O
                         net (fo=1, routed)           0.000    12.572    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[826]
    SLICE_X33Y63         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.485    12.677    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X33Y63         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X33Y63         FDRE (Setup_fdre_C_D)        0.029    12.668    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[826]
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[828]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 6.471ns (67.484%)  route 3.118ns (32.516%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.672     2.980    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X30Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[127]/Q
                         net (fo=6, routed)           0.628     4.126    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[127]
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.250 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7/O
                         net (fo=1, routed)           0.000     4.250    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_7_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.763 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.763    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.880 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.880    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.997 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.997    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.114 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.114    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.231 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.231    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[660]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.348 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.348    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[664]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.465 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.465    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[668]_i_2_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.582 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.582    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[672]_i_2_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.699 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.699    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[676]_i_2_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.816 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.817    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[680]_i_2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.934 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.934    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[684]_i_2_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.051 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.051    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[688]_i_2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.168 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.168    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[692]_i_2_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.285 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.285    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[696]_i_2_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.402 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.402    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[700]_i_2_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.519 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[704]_i_2_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.636 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.636    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[708]_i_2_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.753 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[712]_i_2_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.870 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.870    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[716]_i_2_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.987    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[720]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.104    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[724]_i_2_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.221    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[728]_i_2_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[732]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.338    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[732]_i_2_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[736]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.455    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[736]_i_2_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.572 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[740]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.572    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[740]_i_2_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.689 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[744]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.689    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[744]_i_2_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.806 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[748]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.806    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[748]_i_2_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.923 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[752]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.923    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[752]_i_2_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.040 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[756]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.040    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[756]_i_2_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.157 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[760]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.157    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[760]_i_2_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.274 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[764]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.274    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[764]_i_2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.597 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[768]_i_2/O[1]
                         net (fo=2, routed)           0.566     9.163    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[768]_i_2_n_6
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.001 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.001    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.223 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.634    10.858    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X30Y72         LUT4 (Prop_lut4_I2_O)        0.299    11.157 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.288    12.445    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5_n_0
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.124    12.569 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[828]_i_1/O
                         net (fo=1, routed)           0.000    12.569    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[828]
    SLICE_X33Y63         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[828]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.485    12.677    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X33Y63         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[828]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X33Y63         FDRE (Setup_fdre_C_D)        0.031    12.670    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[828]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                  0.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/e_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/e_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.537%)  route 0.197ns (48.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.565     0.906    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X6Y50          FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/e_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  rsa_project_i/rsa_wrapper_0/inst/e_reg[65]/Q
                         net (fo=1, routed)           0.197     1.266    rsa_project_i/rsa_wrapper_0/inst/exp/e_reg[1023]_0[65]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.311 r  rsa_project_i/rsa_wrapper_0/inst/exp/e[65]_i_1/O
                         net (fo=1, routed)           0.000     1.311    rsa_project_i/rsa_wrapper_0/inst/exp/e_input[65]
    SLICE_X6Y49          FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/e_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.835     1.205    rsa_project_i/rsa_wrapper_0/inst/exp/clk
    SLICE_X6Y49          FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/e_reg[65]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121     1.297    rsa_project_i/rsa_wrapper_0/inst/exp/e_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/out_data_reg[383]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[383]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.562%)  route 0.207ns (59.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.555     0.896    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X23Y87         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/out_data_reg[383]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  rsa_project_i/rsa_wrapper_0/inst/out_data_reg[383]/Q
                         net (fo=1, routed)           0.207     1.243    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[383]
    SLICE_X20Y89         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[383]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.827     1.197    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X20Y89         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[383]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X20Y89         FDRE (Hold_fdre_C_D)         0.060     1.223    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[383]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/b3_reg[941]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/x_reg[941]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.395%)  route 0.167ns (56.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.560     0.901    rsa_project_i/rsa_wrapper_0/inst/exp/mont/clk
    SLICE_X23Y45         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/b3_reg[941]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/b3_reg[941]/Q
                         net (fo=3, routed)           0.167     1.195    rsa_project_i/rsa_wrapper_0/inst/exp/mont_result[941]
    SLICE_X20Y44         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/x_reg[941]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.830     1.200    rsa_project_i/rsa_wrapper_0/inst/exp/clk
    SLICE_X20Y44         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/x_reg[941]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.007     1.173    rsa_project_i/rsa_wrapper_0/inst/exp/x_reg[941]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/b3_reg[577]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/x_reg[577]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.326%)  route 0.227ns (61.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.565     0.906    rsa_project_i/rsa_wrapper_0/inst/exp/mont/clk
    SLICE_X9Y50          FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/b3_reg[577]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/b3_reg[577]/Q
                         net (fo=3, routed)           0.227     1.273    rsa_project_i/rsa_wrapper_0/inst/exp/mont_result[577]
    SLICE_X13Y48         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/x_reg[577]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.835     1.205    rsa_project_i/rsa_wrapper_0/inst/exp/clk
    SLICE_X13Y48         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/x_reg[577]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.070     1.246    rsa_project_i/rsa_wrapper_0/inst/exp/x_reg[577]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/x_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.226ns (54.155%)  route 0.191ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.561     0.902    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X25Y48         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/x_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  rsa_project_i/rsa_wrapper_0/inst/x_reg[53]/Q
                         net (fo=1, routed)           0.191     1.221    rsa_project_i/rsa_wrapper_0/inst/exp/mont/Q[53]
    SLICE_X20Y47         LUT5 (Prop_lut5_I0_O)        0.098     1.319 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a[53]_i_1__1/O
                         net (fo=1, routed)           0.000     1.319    rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_mux__0[53]
    SLICE_X20Y47         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.831     1.201    rsa_project_i/rsa_wrapper_0/inst/exp/mont/clk
    SLICE_X20Y47         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[53]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.121     1.288    rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/out_data_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.081%)  route 0.229ns (61.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.560     0.901    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X25Y43         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/out_data_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  rsa_project_i/rsa_wrapper_0/inst/out_data_reg[49]/Q
                         net (fo=1, routed)           0.229     1.271    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[49]
    SLICE_X17Y43         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.831     1.201    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X17Y43         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[49]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.066     1.233    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.221%)  route 0.235ns (55.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.563     0.904    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X19Y6          FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][21]/Q
                         net (fo=2, routed)           0.235     1.279    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg_n_0_[0][21]
    SLICE_X24Y4          LUT6 (Prop_lut6_I5_O)        0.045     1.324 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_len_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.324    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_11
    SLICE_X24Y4          FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.828     1.198    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X24Y4          FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[1]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y4          FDRE (Hold_fdre_C_D)         0.121     1.285    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/out_data_reg[713]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[713]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.081%)  route 0.229ns (61.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.552     0.893    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X25Y67         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/out_data_reg[713]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y67         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_project_i/rsa_wrapper_0/inst/out_data_reg[713]/Q
                         net (fo=1, routed)           0.229     1.263    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[713]
    SLICE_X16Y67         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[713]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.822     1.192    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X16Y67         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[713]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X16Y67         FDRE (Hold_fdre_C_D)         0.063     1.221    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[713]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[531]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/result_reg[531]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.254%)  route 0.237ns (62.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.551     0.892    rsa_project_i/rsa_wrapper_0/inst/exp/clk
    SLICE_X23Y20         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[531]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[531]/Q
                         net (fo=3, routed)           0.237     1.270    rsa_project_i/rsa_wrapper_0/inst/exp_result[531]
    SLICE_X18Y19         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[531]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.821     1.191    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X18Y19         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[531]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X18Y19         FDRE (Hold_fdre_C_D)         0.071     1.228    rsa_project_i/rsa_wrapper_0/inst/result_reg[531]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/x_reg[251]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.799%)  route 0.211ns (53.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.558     0.899    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X21Y94         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/x_reg[251]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y94         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  rsa_project_i/rsa_wrapper_0/inst/x_reg[251]/Q
                         net (fo=1, routed)           0.211     1.251    rsa_project_i/rsa_wrapper_0/inst/exp/mont/Q[251]
    SLICE_X25Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.296 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a[251]_i_1__1/O
                         net (fo=1, routed)           0.000     1.296    rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_mux__0[251]
    SLICE_X25Y92         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.826     1.196    rsa_project_i/rsa_wrapper_0/inst/exp/mont/clk
    SLICE_X25Y92         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[251]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X25Y92         FDRE (Hold_fdre_C_D)         0.092     1.254    rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[251]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y8    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X18Y12   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y11   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y11   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y8    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[32]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y11   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y11   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[34]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y11   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[35]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y8    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y5     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y5     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y5     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y5     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y7     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y7     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y7     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y7     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y7     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y7     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y5     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y5     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.670ns (14.145%)  route 4.067ns (85.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.676     2.984    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X12Y35         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.859     5.361    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y21          LUT1 (Prop_lut1_I0_O)        0.152     5.513 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         2.208     7.721    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y2           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y2           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y2           FDPE (Recov_fdpe_C_PRE)     -0.585    12.232    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.670ns (14.145%)  route 4.067ns (85.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.676     2.984    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X12Y35         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.859     5.361    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y21          LUT1 (Prop_lut1_I0_O)        0.152     5.513 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         2.208     7.721    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y2           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y2           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y2           FDPE (Recov_fdpe_C_PRE)     -0.585    12.232    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.670ns (14.145%)  route 4.067ns (85.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.676     2.984    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X12Y35         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.859     5.361    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y21          LUT1 (Prop_lut1_I0_O)        0.152     5.513 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         2.208     7.721    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y2           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y2           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y2           FDPE (Recov_fdpe_C_PRE)     -0.585    12.232    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.670ns (14.145%)  route 4.067ns (85.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.676     2.984    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X12Y35         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.859     5.361    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y21          LUT1 (Prop_lut1_I0_O)        0.152     5.513 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         2.208     7.721    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y2           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y2           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y2           FDPE (Recov_fdpe_C_PRE)     -0.585    12.232    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.670ns (14.145%)  route 4.067ns (85.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.676     2.984    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X12Y35         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.859     5.361    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y21          LUT1 (Prop_lut1_I0_O)        0.152     5.513 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         2.208     7.721    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y2           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y2           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y2           FDPE (Recov_fdpe_C_PRE)     -0.543    12.274    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.670ns (14.145%)  route 4.067ns (85.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.676     2.984    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X12Y35         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.859     5.361    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y21          LUT1 (Prop_lut1_I0_O)        0.152     5.513 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         2.208     7.721    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y2           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y2           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y2           FDPE (Recov_fdpe_C_PRE)     -0.543    12.274    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.670ns (14.145%)  route 4.067ns (85.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.676     2.984    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X12Y35         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.859     5.361    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y21          LUT1 (Prop_lut1_I0_O)        0.152     5.513 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         2.208     7.721    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y2           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y2           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y2           FDPE (Recov_fdpe_C_PRE)     -0.543    12.274    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.670ns (14.145%)  route 4.067ns (85.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.676     2.984    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X12Y35         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.859     5.361    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y21          LUT1 (Prop_lut1_I0_O)        0.152     5.513 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         2.208     7.721    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y2           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y2           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y2           FDPE (Recov_fdpe_C_PRE)     -0.543    12.274    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.670ns (15.156%)  route 3.751ns (84.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.676     2.984    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X12Y35         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.859     5.361    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y21          LUT1 (Prop_lut1_I0_O)        0.152     5.513 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.892     7.405    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y9           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.545    12.737    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y9           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X0Y9           FDPE (Recov_fdpe_C_PRE)     -0.585    12.229    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.670ns (15.156%)  route 3.751ns (84.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.676     2.984    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X12Y35         FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           1.859     5.361    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y21          LUT1 (Prop_lut1_I0_O)        0.152     5.513 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.892     7.405    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y9           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       1.545    12.737    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y9           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X0Y9           FDPE (Recov_fdpe_C_PRE)     -0.585    12.229    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  4.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y2           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.148     1.072 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.191    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X0Y3           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y3           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.281     0.940    
    SLICE_X0Y3           FDPE (Remov_fdpe_C_PRE)     -0.124     0.816    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.507%)  route 0.176ns (55.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y9           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.176     1.241    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X5Y7           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.852     1.222    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y7           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     0.941    
    SLICE_X5Y7           FDCE (Remov_fdce_C_CLR)     -0.092     0.849    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.507%)  route 0.176ns (55.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y9           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.176     1.241    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X5Y7           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.852     1.222    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y7           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.281     0.941    
    SLICE_X5Y7           FDPE (Remov_fdpe_C_PRE)     -0.095     0.846    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.582     0.923    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y9           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.206     1.270    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X1Y8           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y8           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.939    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.092     0.847    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.582     0.923    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y9           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.206     1.270    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X1Y8           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y8           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.939    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.092     0.847    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.201%)  route 0.210ns (59.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.210     1.275    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X2Y10          FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y10          FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.281     0.940    
    SLICE_X2Y10          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.201%)  route 0.210ns (59.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.210     1.275    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X2Y10          FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y10          FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.281     0.940    
    SLICE_X2Y10          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.201%)  route 0.210ns (59.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.210     1.275    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X2Y10          FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y10          FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.281     0.940    
    SLICE_X2Y10          FDPE (Remov_fdpe_C_PRE)     -0.095     0.845    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.201%)  route 0.210ns (59.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.210     1.275    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X2Y10          FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y10          FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.281     0.940    
    SLICE_X2Y10          FDPE (Remov_fdpe_C_PRE)     -0.095     0.845    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.201%)  route 0.210ns (59.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.210     1.275    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X2Y10          FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21118, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y10          FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.281     0.940    
    SLICE_X2Y10          FDPE (Remov_fdpe_C_PRE)     -0.095     0.845    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.431    





