Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jul 30 16:09:46 2024
| Host         : nothon-Swift-SF314-57 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
LUTAR-1    Warning           LUT drives async reset alert                    7           
TIMING-16  Warning           Large setup violation                           116         
TIMING-18  Warning           Missing input or output delay                   19          
TIMING-20  Warning           Non-clocked latch                               1           
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (59)
5. checking no_input_delay (5)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (59)
-------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 58 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.970    -1048.946                    748                20906        0.036        0.000                      0                20906        0.569        0.000                       0                  7547  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 2.500}        5.000           200.000         
clk_fpga_1                          {0.000 7.000}        14.000          71.429          
lvds_clk_0                          {0.000 1.389}        3.472           288.018         
lvds_clk_1_p[0]                     {0.000 1.736}        3.472           288.018         
  clk_out1_main_design_clk_wiz_0_1  {0.000 1.736}        3.472           288.018         
  clkfbout_main_design_clk_wiz_0_1  {0.000 1.736}        3.472           288.018         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               -0.713     -118.867                    402                19967        0.036        0.000                      0                19967        1.370        0.000                       0                  7317  
clk_fpga_1                                                                                                                                                                           12.408        0.000                       0                     1  
lvds_clk_0                               -0.157       -0.783                     12                  166        0.107        0.000                      0                  166        0.889        0.000                       0                   113  
lvds_clk_1_p[0]                                                                                                                                                                       0.569        0.000                       0                     1  
  clk_out1_main_design_clk_wiz_0_1       -1.638      -53.088                     72                  164        0.082        0.000                      0                  164        1.236        0.000                       0                   112  
  clkfbout_main_design_clk_wiz_0_1                                                                                                                                                    1.880        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                        lvds_clk_0                             -2.212      -95.778                     46                   46        0.165        0.000                      0                   46  
clk_fpga_0                        clk_out1_main_design_clk_wiz_0_1       -5.970     -270.974                     46                   46        2.100        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_fpga_0                        clk_fpga_0                             -0.330       -6.969                     40                  387        0.438        0.000                      0                  387  
**async_default**                 clk_fpga_0                        clk_out1_main_design_clk_wiz_0_1       -5.897     -372.400                     64                   64        2.193        0.000                      0                   64  
**async_default**                 clk_fpga_0                        lvds_clk_0                             -2.187     -130.087                     66                   66        0.160        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                                                                
(none)                            clk_fpga_0                                                          
(none)                            clk_fpga_1                                                          
(none)                            clkfbout_main_design_clk_wiz_0_1                                    
(none)                                                              clk_fpga_0                        
(none)                                                              clk_out1_main_design_clk_wiz_0_1  
(none)                                                              lvds_clk_0                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          402  Failing Endpoints,  Worst Slack       -0.713ns,  Total Violation     -118.867ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.713ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.716ns (34.350%)  route 3.280ns (65.650%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 7.305 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 f  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.073     4.668    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.105     4.773 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.138     4.910    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I1_O)        0.105     5.015 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.205     5.220    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.105     5.325 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.248     5.573    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.105     5.678 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.405     6.083    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y41         LUT3 (Prop_lut3_I2_O)        0.105     6.188 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.253     6.441    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.546 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=60, routed)          0.493     7.039    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.105     7.144 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1/O
                         net (fo=7, routed)           0.465     7.609    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0
    SLICE_X16Y35         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.323     7.305    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X16Y35         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[2]/C
                         clock pessimism              0.097     7.402    
                         clock uncertainty           -0.083     7.319    
    SLICE_X16Y35         FDRE (Setup_fdre_C_R)       -0.423     6.896    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                 -0.713    

Slack (VIOLATED) :        -0.703ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.716ns (34.425%)  route 3.269ns (65.575%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 7.304 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 f  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.073     4.668    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.105     4.773 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.138     4.910    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I1_O)        0.105     5.015 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.205     5.220    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.105     5.325 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.248     5.573    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.105     5.678 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.405     6.083    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y41         LUT3 (Prop_lut3_I2_O)        0.105     6.188 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.253     6.441    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.546 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=60, routed)          0.493     7.039    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.105     7.144 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1/O
                         net (fo=7, routed)           0.454     7.598    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0
    SLICE_X16Y34         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.322     7.304    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X16Y34         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[3]/C
                         clock pessimism              0.097     7.401    
                         clock uncertainty           -0.083     7.318    
    SLICE_X16Y34         FDRE (Setup_fdre_C_R)       -0.423     6.895    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.895    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                 -0.703    

Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.716ns (32.612%)  route 3.546ns (67.388%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 7.307 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.073     4.668    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.105     4.773 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.138     4.910    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I1_O)        0.105     5.015 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.205     5.220    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.105     5.325 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.248     5.573    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.105     5.678 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.405     6.083    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y41         LUT3 (Prop_lut3_I2_O)        0.105     6.188 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.373     6.561    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.105     6.666 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.429     7.095    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.105     7.200 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.675     7.875    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X10Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.325     7.307    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X10Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/C
                         clock pessimism              0.097     7.404    
                         clock uncertainty           -0.083     7.321    
    SLICE_X10Y36         FDRE (Setup_fdre_C_CE)      -0.136     7.185    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 -0.690    

Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.716ns (32.612%)  route 3.546ns (67.388%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 7.307 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.073     4.668    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.105     4.773 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.138     4.910    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I1_O)        0.105     5.015 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.205     5.220    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.105     5.325 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.248     5.573    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.105     5.678 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.405     6.083    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y41         LUT3 (Prop_lut3_I2_O)        0.105     6.188 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.373     6.561    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.105     6.666 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.429     7.095    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.105     7.200 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.675     7.875    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X10Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.325     7.307    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X10Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[49]/C
                         clock pessimism              0.097     7.404    
                         clock uncertainty           -0.083     7.321    
    SLICE_X10Y36         FDRE (Setup_fdre_C_CE)      -0.136     7.185    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[49]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 -0.690    

Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.716ns (32.612%)  route 3.546ns (67.388%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 7.307 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.073     4.668    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.105     4.773 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.138     4.910    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I1_O)        0.105     5.015 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.205     5.220    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.105     5.325 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.248     5.573    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.105     5.678 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.405     6.083    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y41         LUT3 (Prop_lut3_I2_O)        0.105     6.188 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.373     6.561    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.105     6.666 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.429     7.095    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.105     7.200 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.675     7.875    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X10Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.325     7.307    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X10Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/C
                         clock pessimism              0.097     7.404    
                         clock uncertainty           -0.083     7.321    
    SLICE_X10Y36         FDRE (Setup_fdre_C_CE)      -0.136     7.185    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 -0.690    

Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.716ns (32.612%)  route 3.546ns (67.388%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 7.307 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.073     4.668    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.105     4.773 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.138     4.910    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I1_O)        0.105     5.015 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.205     5.220    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.105     5.325 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.248     5.573    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.105     5.678 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.405     6.083    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y41         LUT3 (Prop_lut3_I2_O)        0.105     6.188 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.373     6.561    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.105     6.666 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.429     7.095    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.105     7.200 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.675     7.875    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X10Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.325     7.307    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X10Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[51]/C
                         clock pessimism              0.097     7.404    
                         clock uncertainty           -0.083     7.321    
    SLICE_X10Y36         FDRE (Setup_fdre_C_CE)      -0.136     7.185    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[51]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 -0.690    

Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.716ns (32.612%)  route 3.546ns (67.388%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 7.307 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.073     4.668    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.105     4.773 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.138     4.910    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I1_O)        0.105     5.015 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.205     5.220    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.105     5.325 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.248     5.573    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.105     5.678 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.405     6.083    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y41         LUT3 (Prop_lut3_I2_O)        0.105     6.188 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.373     6.561    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.105     6.666 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.429     7.095    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.105     7.200 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.675     7.875    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X10Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.325     7.307    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X10Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/C
                         clock pessimism              0.097     7.404    
                         clock uncertainty           -0.083     7.321    
    SLICE_X10Y36         FDRE (Setup_fdre_C_CE)      -0.136     7.185    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 -0.690    

Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.716ns (32.612%)  route 3.546ns (67.388%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 7.307 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.073     4.668    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.105     4.773 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.138     4.910    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I1_O)        0.105     5.015 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.205     5.220    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.105     5.325 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.248     5.573    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.105     5.678 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.405     6.083    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y41         LUT3 (Prop_lut3_I2_O)        0.105     6.188 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.373     6.561    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.105     6.666 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.429     7.095    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.105     7.200 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.675     7.875    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X10Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.325     7.307    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X10Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[53]/C
                         clock pessimism              0.097     7.404    
                         clock uncertainty           -0.083     7.321    
    SLICE_X10Y36         FDRE (Setup_fdre_C_CE)      -0.136     7.185    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[53]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 -0.690    

Slack (VIOLATED) :        -0.660ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.716ns (33.006%)  route 3.483ns (66.994%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 7.307 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.073     4.668    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.105     4.773 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.138     4.910    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I1_O)        0.105     5.015 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.205     5.220    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.105     5.325 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.248     5.573    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.105     5.678 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.405     6.083    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y41         LUT3 (Prop_lut3_I2_O)        0.105     6.188 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.253     6.441    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.546 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=60, routed)          0.578     7.124    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.105     7.229 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.583     7.812    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.325     7.307    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X9Y37          FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/C
                         clock pessimism              0.097     7.404    
                         clock uncertainty           -0.083     7.321    
    SLICE_X9Y37          FDRE (Setup_fdre_C_CE)      -0.168     7.153    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                 -0.660    

Slack (VIOLATED) :        -0.660ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.716ns (33.006%)  route 3.483ns (66.994%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 7.307 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.073     4.668    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.105     4.773 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.138     4.910    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I1_O)        0.105     5.015 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.205     5.220    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.105     5.325 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.248     5.573    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.105     5.678 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.405     6.083    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y41         LUT3 (Prop_lut3_I2_O)        0.105     6.188 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.253     6.441    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I4_O)        0.105     6.546 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=60, routed)          0.578     7.124    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.105     7.229 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.583     7.812    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.325     7.307    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X9Y37          FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/C
                         clock pessimism              0.097     7.404    
                         clock uncertainty           -0.083     7.321    
    SLICE_X9Y37          FDRE (Setup_fdre_C_CE)      -0.168     7.153    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                 -0.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.592     0.928    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/out
    SLICE_X11Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.055     1.124    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/DIA0
    SLICE_X10Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.860     1.226    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/WCLK
    SLICE_X10Y36         RAMD32                                       r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X10Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.575     0.911    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.100     1.152    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y90         SRLC32E                                      r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.843     1.209    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.251ns (62.273%)  route 0.152ns (37.727%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.591     0.927    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X29Y49         FDRE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[21]/Q
                         net (fo=2, routed)           0.152     1.220    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[21]
    SLICE_X28Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.265 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[23]_i_4__0/O
                         net (fo=1, routed)           0.000     1.265    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[23]_i_4__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.330 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.330    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[23]_i_1__0_n_6
    SLICE_X28Y50         FDRE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.845     1.211    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X28Y50         FDRE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[21]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.286    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.418%)  route 0.252ns (60.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.583     0.919    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y25          FDRE                                         r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.082 r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/Q
                         net (fo=2, routed)           0.252     1.335    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[31]
    RAMB36_X0Y6          RAMB36E1                                     r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.895     1.261    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.977    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.296     1.273    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.195%)  route 0.201ns (58.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.623     0.959    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y39          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     1.100 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.201     1.301    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X4Y39          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.892     1.258    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X4Y39          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.263     0.995    
    SLICE_X4Y39          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.235    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.195%)  route 0.201ns (58.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.623     0.959    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y39          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     1.100 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.201     1.301    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X4Y39          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.892     1.258    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X4Y39          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.263     0.995    
    SLICE_X4Y39          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.235    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.118%)  route 0.140ns (49.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y17         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=43, routed)          0.140     1.173    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/ADDRD4
    SLICE_X38Y16         RAMD64E                                      r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     1.188    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.281     0.907    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.107    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.118%)  route 0.140ns (49.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y17         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=43, routed)          0.140     1.173    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/ADDRD4
    SLICE_X38Y16         RAMD64E                                      r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     1.188    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/CLK
                         clock pessimism             -0.281     0.907    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.107    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.118%)  route 0.140ns (49.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y17         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=43, routed)          0.140     1.173    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/ADDRD4
    SLICE_X38Y16         RAMD64E                                      r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     1.188    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.281     0.907    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.107    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.118%)  route 0.140ns (49.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y17         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=43, routed)          0.140     1.173    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/ADDRD4
    SLICE_X38Y16         RAMD64E                                      r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     1.188    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD/CLK
                         clock pessimism             -0.281     0.907    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.107    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y2  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y2  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y5  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y5  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB18_X1Y8  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB18_X1Y8  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB18_X1Y9  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB18_X1Y9  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y6  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y6  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X6Y20  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         14.000      12.408     BUFGCTRL_X0Y17  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_0
  To Clock:  lvds_clk_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.157ns,  Total Violation       -0.783ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]_replica/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (lvds_clk_0 rise@3.472ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 1.350ns (38.466%)  route 2.160ns (61.534%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 7.669 - 3.472 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.390     4.601    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y96         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDCE (Prop_fdce_C_Q)         0.348     4.949 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/Q
                         net (fo=10, routed)          0.664     5.613    main_design_i/noip_lvds_stream_0/U0/bitslip__0[1]
    SLICE_X44Y90         LUT2 (Prop_lut2_I1_O)        0.242     5.855 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.855    main_design_i/noip_lvds_stream_0/U0/i__carry_i_4_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     6.235 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=4, routed)           0.692     6.927    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word32_in
    SLICE_X45Y89         LUT6 (Prop_lut6_I5_O)        0.275     7.202 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_3/O
                         net (fo=8, routed)           0.549     7.751    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_3_n_0
    SLICE_X46Y94         LUT5 (Prop_lut5_I3_O)        0.105     7.856 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1/O
                         net (fo=2, routed)           0.254     8.110    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1_n_0
    SLICE_X45Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      3.472     3.472 r  
    L16                                               0.000     3.472 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     4.396 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     6.357    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.435 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234     7.669    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]_replica/C
                         clock pessimism              0.344     8.013    
                         clock uncertainty           -0.035     7.977    
    SLICE_X45Y93         FDCE (Setup_fdce_C_D)       -0.024     7.953    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (lvds_clk_0 rise@3.472ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.517ns (43.265%)  route 1.989ns (56.735%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 7.669 - 3.472 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.390     4.601    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y97         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.348     4.949 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           1.063     6.011    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[4].gms.ms_0[1]
    SLICE_X42Y101        LUT4 (Prop_lut4_I3_O)        0.242     6.253 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1__2/O
                         net (fo=1, routed)           0.000     6.253    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1_reg_0[0]
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.676 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.676    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.carrynet_3
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     6.883 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.350     7.233    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/comp1
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.297     7.530 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.577     8.107    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X46Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      3.472     3.472 r  
    L16                                               0.000     3.472 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     4.396 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     6.357    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.435 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234     7.669    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X46Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.376     8.045    
                         clock uncertainty           -0.035     8.009    
    SLICE_X46Y96         FDRE (Setup_fdre_C_D)       -0.027     7.982    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.982    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (lvds_clk_0 rise@3.472ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.517ns (43.265%)  route 1.989ns (56.735%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 7.669 - 3.472 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.390     4.601    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y97         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.348     4.949 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           1.063     6.011    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[4].gms.ms_0[1]
    SLICE_X42Y101        LUT4 (Prop_lut4_I3_O)        0.242     6.253 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1__2/O
                         net (fo=1, routed)           0.000     6.253    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1_reg_0[0]
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.676 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.676    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.carrynet_3
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     6.883 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.350     7.233    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/comp1
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.297     7.530 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.577     8.107    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X46Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      3.472     3.472 r  
    L16                                               0.000     3.472 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     4.396 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     6.357    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.435 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234     7.669    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X46Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.376     8.045    
                         clock uncertainty           -0.035     8.009    
    SLICE_X46Y96         FDRE (Setup_fdre_C_D)       -0.015     7.994    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.994    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (lvds_clk_0 rise@3.472ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.799ns (24.281%)  route 2.492ns (75.719%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 7.670 - 3.472 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.388     4.599    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.379     4.978 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/Q
                         net (fo=12, routed)          0.859     5.837    main_design_i/noip_lvds_stream_0/U0/p_0_in[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.105     5.942 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10/O
                         net (fo=2, routed)           0.475     6.417    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.105     6.522 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9/O
                         net (fo=1, routed)           0.317     6.839    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.105     6.944 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.444     7.388    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.105     7.493 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.396     7.889    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      3.472     3.472 r  
    L16                                               0.000     3.472 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     4.396 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     6.357    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.435 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.235     7.670    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.344     8.014    
                         clock uncertainty           -0.035     7.978    
    SLICE_X42Y93         FDCE (Setup_fdce_C_CE)      -0.136     7.842    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (lvds_clk_0 rise@3.472ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.799ns (24.281%)  route 2.492ns (75.719%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 7.670 - 3.472 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.388     4.599    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.379     4.978 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/Q
                         net (fo=12, routed)          0.859     5.837    main_design_i/noip_lvds_stream_0/U0/p_0_in[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.105     5.942 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10/O
                         net (fo=2, routed)           0.475     6.417    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.105     6.522 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9/O
                         net (fo=1, routed)           0.317     6.839    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.105     6.944 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.444     7.388    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.105     7.493 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.396     7.889    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      3.472     3.472 r  
    L16                                               0.000     3.472 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     4.396 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     6.357    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.435 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.235     7.670    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.344     8.014    
                         clock uncertainty           -0.035     7.978    
    SLICE_X42Y93         FDCE (Setup_fdce_C_CE)      -0.136     7.842    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (lvds_clk_0 rise@3.472ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.799ns (24.281%)  route 2.492ns (75.719%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 7.670 - 3.472 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.388     4.599    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.379     4.978 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/Q
                         net (fo=12, routed)          0.859     5.837    main_design_i/noip_lvds_stream_0/U0/p_0_in[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.105     5.942 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10/O
                         net (fo=2, routed)           0.475     6.417    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.105     6.522 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9/O
                         net (fo=1, routed)           0.317     6.839    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.105     6.944 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.444     7.388    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.105     7.493 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.396     7.889    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      3.472     3.472 r  
    L16                                               0.000     3.472 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     4.396 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     6.357    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.435 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.235     7.670    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.344     8.014    
                         clock uncertainty           -0.035     7.978    
    SLICE_X42Y93         FDCE (Setup_fdce_C_CE)      -0.136     7.842    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (lvds_clk_0 rise@3.472ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.799ns (24.281%)  route 2.492ns (75.719%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 7.670 - 3.472 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.388     4.599    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.379     4.978 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/Q
                         net (fo=12, routed)          0.859     5.837    main_design_i/noip_lvds_stream_0/U0/p_0_in[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.105     5.942 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10/O
                         net (fo=2, routed)           0.475     6.417    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.105     6.522 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9/O
                         net (fo=1, routed)           0.317     6.839    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.105     6.944 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.444     7.388    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.105     7.493 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.396     7.889    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      3.472     3.472 r  
    L16                                               0.000     3.472 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     4.396 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     6.357    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.435 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.235     7.670    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.344     8.014    
                         clock uncertainty           -0.035     7.978    
    SLICE_X42Y93         FDCE (Setup_fdce_C_CE)      -0.136     7.842    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (lvds_clk_0 rise@3.472ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.799ns (24.281%)  route 2.492ns (75.719%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 7.670 - 3.472 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.388     4.599    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.379     4.978 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/Q
                         net (fo=12, routed)          0.859     5.837    main_design_i/noip_lvds_stream_0/U0/p_0_in[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.105     5.942 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10/O
                         net (fo=2, routed)           0.475     6.417    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.105     6.522 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9/O
                         net (fo=1, routed)           0.317     6.839    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.105     6.944 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.444     7.388    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.105     7.493 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.396     7.889    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      3.472     3.472 r  
    L16                                               0.000     3.472 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     4.396 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     6.357    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.435 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.235     7.670    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.344     8.014    
                         clock uncertainty           -0.035     7.978    
    SLICE_X42Y93         FDCE (Setup_fdce_C_CE)      -0.136     7.842    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (lvds_clk_0 rise@3.472ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.799ns (24.281%)  route 2.492ns (75.719%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 7.670 - 3.472 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.388     4.599    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.379     4.978 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/Q
                         net (fo=12, routed)          0.859     5.837    main_design_i/noip_lvds_stream_0/U0/p_0_in[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.105     5.942 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10/O
                         net (fo=2, routed)           0.475     6.417    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.105     6.522 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9/O
                         net (fo=1, routed)           0.317     6.839    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.105     6.944 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.444     7.388    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.105     7.493 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.396     7.889    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      3.472     3.472 r  
    L16                                               0.000     3.472 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     4.396 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     6.357    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.435 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.235     7.670    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.344     8.014    
                         clock uncertainty           -0.035     7.978    
    SLICE_X42Y93         FDCE (Setup_fdce_C_CE)      -0.136     7.842    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (lvds_clk_0 rise@3.472ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.799ns (24.281%)  route 2.492ns (75.719%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 7.670 - 3.472 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.125    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.086     3.211 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.388     4.599    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.379     4.978 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/Q
                         net (fo=12, routed)          0.859     5.837    main_design_i/noip_lvds_stream_0/U0/p_0_in[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.105     5.942 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10/O
                         net (fo=2, routed)           0.475     6.417    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_10_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.105     6.522 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9/O
                         net (fo=1, routed)           0.317     6.839    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_9_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.105     6.944 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.444     7.388    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.105     7.493 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.396     7.889    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      3.472     3.472 r  
    L16                                               0.000     3.472 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     4.396 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     6.357    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.435 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.235     7.670    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.344     8.014    
                         clock uncertainty           -0.035     7.978    
    SLICE_X42Y93         FDCE (Setup_fdce_C_CE)      -0.136     7.842    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                 -0.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.231ns (40.048%)  route 0.346ns (59.952%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.557     1.885    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y97         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     2.026 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.198     2.224    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.045     2.269 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_i_2/O
                         net (fo=4, routed)           0.148     2.417    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_i_2_n_0
    SLICE_X46Y101        LUT2 (Prop_lut2_I0_O)        0.045     2.462 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.462    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[6]
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.911     2.343    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                         clock pessimism             -0.109     2.234    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.121     2.355    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.274%)  route 0.396ns (73.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.557     1.885    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y99         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     2.026 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/Q
                         net (fo=5, routed)           0.396     2.422    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[8]
    SLICE_X45Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.911     2.343    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X45Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.109     2.234    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.057     2.291    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.141ns (25.333%)  route 0.416ns (74.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.556     1.884    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141     2.025 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/Q
                         net (fo=3, routed)           0.416     2.441    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X45Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.911     2.343    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X45Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
                         clock pessimism             -0.109     2.234    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.059     2.293    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.231ns (37.412%)  route 0.386ns (62.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.557     1.885    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y97         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.128     2.013 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.386     2.399    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.103     2.502 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.502    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X45Y102        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.911     2.343    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y102        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.109     2.234    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.107     2.341    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.087%)  route 0.444ns (75.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.557     1.885    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y97         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     2.026 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.444     2.470    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X44Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.911     2.343    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.109     2.234    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.060     2.294    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.819%)  route 0.148ns (51.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.639     1.967    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X45Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     2.108 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=6, routed)           0.148     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X49Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.911     2.343    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.342     2.001    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.072     2.073    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.497%)  route 0.459ns (76.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.557     1.885    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y97         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     2.026 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=5, routed)           0.459     2.485    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7]
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.911     2.343    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.109     2.234    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.063     2.297    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.203%)  route 0.420ns (66.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.556     1.884    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X46Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164     2.048 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.420     2.468    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/out
    SLICE_X43Y102        LUT5 (Prop_lut5_I2_O)        0.045     2.513 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.000     2.513    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i0__3
    SLICE_X43Y102        FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.911     2.343    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X43Y102        FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.109     2.234    
    SLICE_X43Y102        FDSE (Hold_fdse_C_D)         0.091     2.325    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.981%)  route 0.124ns (43.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.556     1.884    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDCE (Prop_fdce_C_Q)         0.164     2.048 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/Q
                         net (fo=2, routed)           0.124     2.172    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[3]
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism             -0.372     1.884    
    SLICE_X42Y93         FDCE (Hold_fdce_C_D)         0.076     1.960    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.889%)  route 0.173ns (55.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.301    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.328 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.556     1.884    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     2.025 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.173     2.198    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[4]
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.356     1.900    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.075     1.975    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_0
Waveform(ns):       { 0.000 1.389 }
Period(ns):         3.472
Sources:            { lvds_clk_0_p[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         3.472       1.880      BUFGCTRL_X0Y19  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         3.472       2.472      SLICE_X43Y102   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         3.472       2.472      SLICE_X43Y102   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         3.472       2.472      SLICE_X40Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.472       2.472      SLICE_X45Y101   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.472       2.472      SLICE_X47Y95    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.472       2.472      SLICE_X41Y100   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.472       2.472      SLICE_X47Y95    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.472       2.472      SLICE_X40Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.472       2.472      SLICE_X40Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.083       1.583      SLICE_X43Y102   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.083       1.583      SLICE_X43Y102   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.083       1.583      SLICE_X43Y102   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.083       1.583      SLICE_X43Y102   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.083       1.583      SLICE_X40Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.083       1.583      SLICE_X40Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.083       1.583      SLICE_X45Y101   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.083       1.583      SLICE_X45Y101   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.083       1.583      SLICE_X47Y95    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.083       1.583      SLICE_X47Y95    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X43Y102   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X43Y102   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X43Y102   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X43Y102   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X40Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X40Y94    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X45Y101   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X45Y101   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X47Y95    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X47Y95    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_1_p[0]
  To Clock:  lvds_clk_1_p[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_1_p[0]
Waveform(ns):       { 0.000 1.736 }
Period(ns):         3.472
Sources:            { lvds_clk_1_p[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         3.472       2.223      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       3.472       96.528     MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         1.736       0.569      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         1.736       0.569      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         1.736       0.569      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         1.736       0.569      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_0_1
  To Clock:  clk_out1_main_design_clk_wiz_0_1

Setup :           72  Failing Endpoints,  Worst Slack       -1.638ns,  Total Violation      -53.088ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.638ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (clk_out1_main_design_clk_wiz_0_1 rise@3.472ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.799ns (17.013%)  route 3.897ns (82.987%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 1.811 - 3.472 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560    -1.052    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.673 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/Q
                         net (fo=13, routed)          1.109     0.436    main_design_i/noip_lvds_stream_1/U0/p_0_in[1]
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.105     0.541 f  main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3/O
                         net (fo=3, routed)           0.548     1.089    main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.194 r  main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_2/O
                         net (fo=7, routed)           0.813     2.007    main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_2_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.105     2.112 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_3/O
                         net (fo=8, routed)           0.882     2.994    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_3_n_0
    SLICE_X46Y92         LUT3 (Prop_lut3_I1_O)        0.105     3.099 r  main_design_i/noip_lvds_stream_1/U0/i[0]_i_1/O
                         net (fo=1, routed)           0.546     3.645    main_design_i/noip_lvds_stream_1/U0/i[0]
    SLICE_X41Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      3.472     3.472 r  
    J18                                               0.000     3.472 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     4.309 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.312    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.215 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.499    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.576 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235     1.811    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/C
                         clock pessimism              0.296     2.108    
                         clock uncertainty           -0.056     2.051    
    SLICE_X41Y97         FDCE (Setup_fdce_C_D)       -0.044     2.007    main_design_i/noip_lvds_stream_1/U0/i_reg[0]
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                 -1.638    

Slack (VIOLATED) :        -1.488ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (clk_out1_main_design_clk_wiz_0_1 rise@3.472ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.799ns (17.448%)  route 3.780ns (82.552%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 1.811 - 3.472 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560    -1.052    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.673 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/Q
                         net (fo=13, routed)          1.109     0.436    main_design_i/noip_lvds_stream_1/U0/p_0_in[1]
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.105     0.541 f  main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3/O
                         net (fo=3, routed)           0.548     1.089    main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.194 r  main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_2/O
                         net (fo=7, routed)           0.632     1.826    main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_2_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.105     1.931 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=3, routed)           1.063     2.995    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.105     3.100 r  main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_1/O
                         net (fo=1, routed)           0.428     3.528    main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_1_n_0
    SLICE_X42Y94         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      3.472     3.472 r  
    J18                                               0.000     3.472 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     4.309 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.312    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.215 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.499    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.576 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235     1.811    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y94         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/C
                         clock pessimism              0.296     2.108    
                         clock uncertainty           -0.056     2.051    
    SLICE_X42Y94         FDCE (Setup_fdce_C_D)       -0.012     2.039    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 -1.488    

Slack (VIOLATED) :        -1.197ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (clk_out1_main_design_clk_wiz_0_1 rise@3.472ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.799ns (18.217%)  route 3.587ns (81.783%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 1.966 - 3.472 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560    -1.052    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.673 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/Q
                         net (fo=13, routed)          1.109     0.436    main_design_i/noip_lvds_stream_1/U0/p_0_in[1]
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.105     0.541 r  main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3/O
                         net (fo=3, routed)           0.548     1.089    main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.194 f  main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_2/O
                         net (fo=7, routed)           0.746     1.940    main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_2_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I0_O)        0.105     2.045 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=2, routed)           0.621     2.666    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I3_O)        0.105     2.771 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.564     3.334    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X43Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      3.472     3.472 r  
    J18                                               0.000     3.472 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     4.309 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.312    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.215 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.499    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.576 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390     1.966    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.395     2.361    
                         clock uncertainty           -0.056     2.305    
    SLICE_X43Y100        FDCE (Setup_fdce_C_CE)      -0.168     2.137    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                          2.137    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                 -1.197    

Slack (VIOLATED) :        -1.162ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (clk_out1_main_design_clk_wiz_0_1 rise@3.472ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.799ns (19.502%)  route 3.298ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 1.811 - 3.472 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560    -1.052    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.673 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/Q
                         net (fo=13, routed)          1.109     0.436    main_design_i/noip_lvds_stream_1/U0/p_0_in[1]
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.105     0.541 r  main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3/O
                         net (fo=3, routed)           0.548     1.089    main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.194 f  main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_2/O
                         net (fo=7, routed)           0.746     1.940    main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_2_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I0_O)        0.105     2.045 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=2, routed)           0.621     2.666    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I3_O)        0.105     2.771 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.275     3.045    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X40Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      3.472     3.472 r  
    J18                                               0.000     3.472 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     4.309 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.312    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.215 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.499    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.576 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235     1.811    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.296     2.108    
                         clock uncertainty           -0.056     2.051    
    SLICE_X40Y97         FDCE (Setup_fdce_C_CE)      -0.168     1.883    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                          1.883    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                 -1.162    

Slack (VIOLATED) :        -1.162ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (clk_out1_main_design_clk_wiz_0_1 rise@3.472ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.799ns (19.502%)  route 3.298ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 1.811 - 3.472 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560    -1.052    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.673 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/Q
                         net (fo=13, routed)          1.109     0.436    main_design_i/noip_lvds_stream_1/U0/p_0_in[1]
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.105     0.541 r  main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3/O
                         net (fo=3, routed)           0.548     1.089    main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.194 f  main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_2/O
                         net (fo=7, routed)           0.746     1.940    main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_2_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I0_O)        0.105     2.045 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=2, routed)           0.621     2.666    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I3_O)        0.105     2.771 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.275     3.045    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X40Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      3.472     3.472 r  
    J18                                               0.000     3.472 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     4.309 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.312    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.215 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.499    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.576 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235     1.811    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.296     2.108    
                         clock uncertainty           -0.056     2.051    
    SLICE_X40Y97         FDCE (Setup_fdce_C_CE)      -0.168     1.883    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                          1.883    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                 -1.162    

Slack (VIOLATED) :        -1.162ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (clk_out1_main_design_clk_wiz_0_1 rise@3.472ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.799ns (19.502%)  route 3.298ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 1.811 - 3.472 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560    -1.052    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.673 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/Q
                         net (fo=13, routed)          1.109     0.436    main_design_i/noip_lvds_stream_1/U0/p_0_in[1]
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.105     0.541 r  main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3/O
                         net (fo=3, routed)           0.548     1.089    main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.194 f  main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_2/O
                         net (fo=7, routed)           0.746     1.940    main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_2_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I0_O)        0.105     2.045 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5/O
                         net (fo=2, routed)           0.621     2.666    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_5_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I3_O)        0.105     2.771 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.275     3.045    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X40Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      3.472     3.472 r  
    J18                                               0.000     3.472 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     4.309 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.312    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.215 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.499    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.576 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235     1.811    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.296     2.108    
                         clock uncertainty           -0.056     2.051    
    SLICE_X40Y97         FDCE (Setup_fdce_C_CE)      -0.168     1.883    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                          1.883    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                 -1.162    

Slack (VIOLATED) :        -1.154ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (clk_out1_main_design_clk_wiz_0_1 rise@3.472ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.799ns (18.627%)  route 3.490ns (81.373%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 1.811 - 3.472 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560    -1.052    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.673 r  main_design_i/noip_lvds_stream_1/U0/i_reg[21]/Q
                         net (fo=2, routed)           0.746     0.074    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[21]
    SLICE_X42Y97         LUT4 (Prop_lut4_I3_O)        0.105     0.179 r  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_8/O
                         net (fo=1, routed)           0.790     0.969    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_8_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.105     1.074 r  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_4/O
                         net (fo=9, routed)           0.519     1.593    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_4_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.698 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_1/O
                         net (fo=34, routed)          1.435     3.133    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.105     3.238 r  main_design_i/noip_lvds_stream_1/U0/i[25]_i_1/O
                         net (fo=1, routed)           0.000     3.238    main_design_i/noip_lvds_stream_1/U0/i[25]
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      3.472     3.472 r  
    J18                                               0.000     3.472 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     4.309 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.312    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.215 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.499    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.576 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235     1.811    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[25]/C
                         clock pessimism              0.296     2.108    
                         clock uncertainty           -0.056     2.051    
    SLICE_X43Y98         FDCE (Setup_fdce_C_D)        0.033     2.084    main_design_i/noip_lvds_stream_1/U0/i_reg[25]
  -------------------------------------------------------------------
                         required time                          2.084    
                         arrival time                          -3.238    
  -------------------------------------------------------------------
                         slack                                 -1.154    

Slack (VIOLATED) :        -1.151ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (clk_out1_main_design_clk_wiz_0_1 rise@3.472ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.799ns (18.645%)  route 3.486ns (81.355%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 1.811 - 3.472 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560    -1.052    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.673 r  main_design_i/noip_lvds_stream_1/U0/i_reg[21]/Q
                         net (fo=2, routed)           0.746     0.074    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[21]
    SLICE_X42Y97         LUT4 (Prop_lut4_I3_O)        0.105     0.179 r  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_8/O
                         net (fo=1, routed)           0.790     0.969    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_8_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.105     1.074 r  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_4/O
                         net (fo=9, routed)           0.519     1.593    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_4_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.698 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_1/O
                         net (fo=34, routed)          1.431     3.129    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.105     3.234 r  main_design_i/noip_lvds_stream_1/U0/i[27]_i_1/O
                         net (fo=1, routed)           0.000     3.234    main_design_i/noip_lvds_stream_1/U0/i[27]
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      3.472     3.472 r  
    J18                                               0.000     3.472 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     4.309 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.312    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.215 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.499    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.576 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235     1.811    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
                         clock pessimism              0.296     2.108    
                         clock uncertainty           -0.056     2.051    
    SLICE_X43Y98         FDCE (Setup_fdce_C_D)        0.032     2.083    main_design_i/noip_lvds_stream_1/U0/i_reg[27]
  -------------------------------------------------------------------
                         required time                          2.083    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                 -1.151    

Slack (VIOLATED) :        -1.137ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (clk_out1_main_design_clk_wiz_0_1 rise@3.472ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.818ns (18.986%)  route 3.490ns (81.014%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 1.811 - 3.472 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560    -1.052    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.673 r  main_design_i/noip_lvds_stream_1/U0/i_reg[21]/Q
                         net (fo=2, routed)           0.746     0.074    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[21]
    SLICE_X42Y97         LUT4 (Prop_lut4_I3_O)        0.105     0.179 r  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_8/O
                         net (fo=1, routed)           0.790     0.969    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_8_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.105     1.074 r  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_4/O
                         net (fo=9, routed)           0.519     1.593    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_4_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.698 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_1/O
                         net (fo=34, routed)          1.435     3.133    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.124     3.257 r  main_design_i/noip_lvds_stream_1/U0/i[26]_i_1/O
                         net (fo=1, routed)           0.000     3.257    main_design_i/noip_lvds_stream_1/U0/i[26]
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      3.472     3.472 r  
    J18                                               0.000     3.472 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     4.309 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.312    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.215 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.499    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.576 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235     1.811    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[26]/C
                         clock pessimism              0.296     2.108    
                         clock uncertainty           -0.056     2.051    
    SLICE_X43Y98         FDCE (Setup_fdce_C_D)        0.069     2.120    main_design_i/noip_lvds_stream_1/U0/i_reg[26]
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                 -1.137    

Slack (VIOLATED) :        -1.137ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.472ns  (clk_out1_main_design_clk_wiz_0_1 rise@3.472ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.822ns (19.079%)  route 3.486ns (80.921%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 1.811 - 3.472 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.986    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.581 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.697    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.612 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.560    -1.052    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.673 r  main_design_i/noip_lvds_stream_1/U0/i_reg[21]/Q
                         net (fo=2, routed)           0.746     0.074    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[21]
    SLICE_X42Y97         LUT4 (Prop_lut4_I3_O)        0.105     0.179 r  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_8/O
                         net (fo=1, routed)           0.790     0.969    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_8_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.105     1.074 r  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_4/O
                         net (fo=9, routed)           0.519     1.593    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_4_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.105     1.698 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_1/O
                         net (fo=34, routed)          1.431     3.129    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.128     3.257 r  main_design_i/noip_lvds_stream_1/U0/i[28]_i_1/O
                         net (fo=1, routed)           0.000     3.257    main_design_i/noip_lvds_stream_1/U0/i[28]
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      3.472     3.472 r  
    J18                                               0.000     3.472 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     3.472    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     4.309 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.312    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -1.215 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.499    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.576 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235     1.811    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[28]/C
                         clock pessimism              0.296     2.108    
                         clock uncertainty           -0.056     2.051    
    SLICE_X43Y98         FDCE (Setup_fdce_C_D)        0.069     2.120    main_design_i/noip_lvds_stream_1/U0/i_reg[28]
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                 -1.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.921%)  route 0.171ns (51.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.639    -0.439    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.275 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/Q
                         net (fo=3, routed)           0.171    -0.103    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[1]
    SLICE_X40Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.825    -0.914    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.656    -0.258    
    SLICE_X40Y97         FDCE (Hold_fdce_C_D)         0.072    -0.186    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.268%)  route 0.215ns (56.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.639    -0.439    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.275 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/Q
                         net (fo=2, routed)           0.215    -0.059    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[3]
    SLICE_X40Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.825    -0.914    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.656    -0.258    
    SLICE_X40Y97         FDCE (Hold_fdce_C_D)         0.066    -0.192    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.246ns (59.573%)  route 0.167ns (40.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.639    -0.439    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.291 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/Q
                         net (fo=4, routed)           0.167    -0.124    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[7]
    SLICE_X41Y97         LUT5 (Prop_lut5_I3_O)        0.098    -0.026 r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]_i_1_n_0
    SLICE_X41Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.825    -0.914    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.656    -0.258    
    SLICE_X41Y97         FDCE (Hold_fdce_C_D)         0.092    -0.166    main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.206%)  route 0.430ns (69.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.557    -0.521    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/Q
                         net (fo=2, routed)           0.430     0.050    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[8]
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.045     0.095 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.095    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[1]_i_1_n_0
    SLICE_X42Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.656    -0.172    
    SLICE_X42Y100        FDCE (Hold_fdce_C_D)         0.121    -0.051    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.451%)  route 0.232ns (55.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.639    -0.439    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.298 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/Q
                         net (fo=5, routed)           0.232    -0.065    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[6]
    SLICE_X43Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.020 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_i_1/O
                         net (fo=1, routed)           0.000    -0.020    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_i_1_n_0
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.825    -0.914    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                         clock pessimism              0.656    -0.258    
    SLICE_X43Y98         FDCE (Hold_fdce_C_D)         0.091    -0.167    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.404%)  route 0.414ns (74.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.556    -0.522    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y94         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.414     0.033    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X40Y100        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y100        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.656    -0.172    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.046    -0.126    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.885%)  route 0.426ns (75.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.557    -0.521    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/Q
                         net (fo=2, routed)           0.426     0.046    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[2]
    SLICE_X42Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.656    -0.172    
    SLICE_X42Y100        FDCE (Hold_fdce_C_D)         0.052    -0.120    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.271ns (42.126%)  route 0.372ns (57.874%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.556    -0.522    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y96         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.394 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/Q
                         net (fo=14, routed)          0.174    -0.220    main_design_i/noip_lvds_stream_1/U0/p_0_in[0]
    SLICE_X45Y96         LUT6 (Prop_lut6_I4_O)        0.098    -0.122 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_4/O
                         net (fo=1, routed)           0.198     0.076    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_4_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I1_O)        0.045     0.121 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_2/O
                         net (fo=1, routed)           0.000     0.121    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_2_n_0
    SLICE_X46Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/C
                         clock pessimism              0.656    -0.172    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.120    -0.052    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.468%)  route 0.263ns (58.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.639    -0.439    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.298 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.263    -0.035    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.010 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.010    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X43Y97         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.825    -0.914    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y97         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.656    -0.258    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.092    -0.166    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.128ns (22.253%)  route 0.447ns (77.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.812    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.800 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.104    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.078 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.556    -0.522    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y94         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.447     0.053    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X48Y100        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y100        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.656    -0.172    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.023    -0.149    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_main_design_clk_wiz_0_1
Waveform(ns):       { 0.000 1.736 }
Period(ns):         3.472
Sources:            { main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         3.472       1.880      BUFGCTRL_X0Y18   main_design_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.472       2.223      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         3.472       2.472      SLICE_X40Y95     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         3.472       2.472      SLICE_X40Y95     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.472       2.472      SLICE_X43Y97     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.472       2.472      SLICE_X48Y101    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.472       2.472      SLICE_X48Y101    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.472       2.472      SLICE_X43Y97     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.472       2.472      SLICE_X48Y101    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.472       2.472      SLICE_X43Y97     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.472       209.888    MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         1.736       1.236      SLICE_X40Y95     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         1.736       1.236      SLICE_X40Y95     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         1.736       1.236      SLICE_X40Y95     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         1.736       1.236      SLICE_X40Y95     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.736       1.236      SLICE_X43Y97     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.736       1.236      SLICE_X43Y97     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.736       1.236      SLICE_X48Y101    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.736       1.236      SLICE_X48Y101    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.736       1.236      SLICE_X48Y101    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.736       1.236      SLICE_X48Y101    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.736       1.236      SLICE_X40Y95     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.736       1.236      SLICE_X40Y95     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.736       1.236      SLICE_X40Y95     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.736       1.236      SLICE_X40Y95     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.736       1.236      SLICE_X43Y97     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.736       1.236      SLICE_X43Y97     main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.736       1.236      SLICE_X48Y101    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.736       1.236      SLICE_X48Y101    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.736       1.236      SLICE_X48Y101    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.736       1.236      SLICE_X48Y101    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_design_clk_wiz_0_1
  To Clock:  clkfbout_main_design_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.880ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_design_clk_wiz_0_1
Waveform(ns):       { 0.000 1.736 }
Period(ns):         3.472
Sources:            { main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         3.472       1.880      BUFGCTRL_X0Y20   main_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         3.472       2.223      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         3.472       2.223      MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       3.472       96.528     MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       3.472       209.888    MMCME2_ADV_X1Y2  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_0

Setup :           46  Failing Endpoints,  Worst Slack       -2.212ns,  Total Violation      -95.778ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.513ns  (logic 0.538ns (15.317%)  route 2.975ns (84.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 2049.205 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.670  2050.981    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X47Y99         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234  2049.205    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y99         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.000  2049.205    
                         clock uncertainty           -0.083  2049.122    
    SLICE_X47Y99         FDRE (Setup_fdre_C_R)       -0.352  2048.770    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                       2048.770    
                         arrival time                       -2050.981    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.211ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/S
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.668ns  (logic 0.538ns (14.667%)  route 3.130ns (85.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 2049.361 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.826  2051.137    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X43Y102        FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.390  2049.361    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X43Y102        FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.000  2049.361    
                         clock uncertainty           -0.083  2049.278    
    SLICE_X43Y102        FDSE (Setup_fdse_C_S)       -0.352  2048.926    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                       2048.926    
                         arrival time                       -2051.137    
  -------------------------------------------------------------------
                         slack                                 -2.211    

Slack (VIOLATED) :        -2.211ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/S
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.668ns  (logic 0.538ns (14.667%)  route 3.130ns (85.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 2049.361 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.826  2051.137    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X43Y102        FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.390  2049.361    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X43Y102        FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.000  2049.361    
                         clock uncertainty           -0.083  2049.278    
    SLICE_X43Y102        FDSE (Setup_fdse_C_S)       -0.352  2048.926    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                       2048.926    
                         arrival time                       -2051.137    
  -------------------------------------------------------------------
                         slack                                 -2.211    

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.417ns  (logic 0.538ns (15.746%)  route 2.879ns (84.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 2049.205 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.574  2050.886    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/srst
    SLICE_X46Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234  2049.205    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X46Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000  2049.205    
                         clock uncertainty           -0.083  2049.122    
    SLICE_X46Y96         FDRE (Setup_fdre_C_R)       -0.423  2048.699    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                       2048.699    
                         arrival time                       -2050.886    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.417ns  (logic 0.538ns (15.746%)  route 2.879ns (84.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 2049.205 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.574  2050.886    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/srst
    SLICE_X46Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234  2049.205    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X46Y96         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.000  2049.205    
                         clock uncertainty           -0.083  2049.122    
    SLICE_X46Y96         FDRE (Setup_fdre_C_R)       -0.423  2048.699    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                       2048.699    
                         arrival time                       -2050.886    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.177ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.562ns  (logic 0.538ns (15.105%)  route 3.024ns (84.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 2049.360 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.719  2051.031    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.389  2049.360    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.000  2049.360    
                         clock uncertainty           -0.083  2049.277    
    SLICE_X46Y101        FDRE (Setup_fdre_C_R)       -0.423  2048.854    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                       2048.854    
                         arrival time                       -2051.031    
  -------------------------------------------------------------------
                         slack                                 -2.177    

Slack (VIOLATED) :        -2.177ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.562ns  (logic 0.538ns (15.105%)  route 3.024ns (84.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 2049.360 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.719  2051.031    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.389  2049.360    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.000  2049.360    
                         clock uncertainty           -0.083  2049.277    
    SLICE_X46Y101        FDRE (Setup_fdre_C_R)       -0.423  2048.854    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                       2048.854    
                         arrival time                       -2051.031    
  -------------------------------------------------------------------
                         slack                                 -2.177    

Slack (VIOLATED) :        -2.177ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.562ns  (logic 0.538ns (15.105%)  route 3.024ns (84.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 2049.360 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.719  2051.031    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.389  2049.360    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.000  2049.360    
                         clock uncertainty           -0.083  2049.277    
    SLICE_X46Y101        FDRE (Setup_fdre_C_R)       -0.423  2048.854    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                       2048.854    
                         arrival time                       -2051.031    
  -------------------------------------------------------------------
                         slack                                 -2.177    

Slack (VIOLATED) :        -2.177ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.562ns  (logic 0.538ns (15.105%)  route 3.024ns (84.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 2049.360 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.719  2051.031    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.389  2049.360    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.000  2049.360    
                         clock uncertainty           -0.083  2049.277    
    SLICE_X46Y101        FDRE (Setup_fdre_C_R)       -0.423  2048.854    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                       2048.854    
                         arrival time                       -2051.031    
  -------------------------------------------------------------------
                         slack                                 -2.177    

Slack (VIOLATED) :        -2.177ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.562ns  (logic 0.538ns (15.105%)  route 3.024ns (84.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 2049.360 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.719  2051.031    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.389  2049.360    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y101        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                         clock pessimism              0.000  2049.360    
                         clock uncertainty           -0.083  2049.277    
    SLICE_X46Y101        FDRE (Setup_fdre_C_R)       -0.423  2048.854    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                       2048.854    
                         arrival time                       -2051.031    
  -------------------------------------------------------------------
                         slack                                 -2.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.209ns (13.106%)  route 1.386ns (86.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.714     2.486    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X40Y94         FDRE (Hold_fdre_C_R)        -0.018     2.321    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.209ns (13.106%)  route 1.386ns (86.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.714     2.486    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X40Y94         FDRE (Hold_fdre_C_R)        -0.018     2.321    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.209ns (13.106%)  route 1.386ns (86.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.714     2.486    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X40Y94         FDRE (Hold_fdre_C_R)        -0.018     2.321    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.209ns (13.106%)  route 1.386ns (86.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.714     2.486    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X40Y94         FDRE (Hold_fdre_C_R)        -0.018     2.321    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.209ns (13.106%)  route 1.386ns (86.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.714     2.486    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y94         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y94         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X40Y94         FDSE (Hold_fdse_C_S)        -0.018     2.321    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.209ns (13.106%)  route 1.386ns (86.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.714     2.486    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X40Y94         FDRE (Hold_fdre_C_R)        -0.018     2.321    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.209ns (13.106%)  route 1.386ns (86.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.714     2.486    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X40Y94         FDRE (Hold_fdre_C_R)        -0.018     2.321    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.209ns (13.106%)  route 1.386ns (86.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.714     2.486    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y94         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X40Y94         FDRE (Hold_fdre_C_R)        -0.018     2.321    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.209ns (13.065%)  route 1.391ns (86.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.719     2.491    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X43Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y93         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X43Y93         FDRE (Hold_fdre_C_R)        -0.018     2.321    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.209ns (13.000%)  route 1.399ns (87.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.727     2.499    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X45Y97         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.825     2.257    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y97         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.000     2.257    
                         clock uncertainty            0.083     2.340    
    SLICE_X45Y97         FDSE (Hold_fdse_C_S)        -0.018     2.322    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_main_design_clk_wiz_0_1

Setup :           46  Failing Endpoints,  Worst Slack       -5.970ns,  Total Violation     -270.974ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.970ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.453ns  (logic 0.538ns (37.025%)  route 0.915ns (62.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 2043.502 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.762  2048.922    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X40Y100        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390  2043.502    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y100        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.000  2043.502    
                         clock uncertainty           -0.198  2043.304    
    SLICE_X40Y100        FDRE (Setup_fdre_C_R)       -0.352  2042.952    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                       2042.952    
                         arrival time                       -2048.922    
  -------------------------------------------------------------------
                         slack                                 -5.970    

Slack (VIOLATED) :        -5.970ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.453ns  (logic 0.538ns (37.025%)  route 0.915ns (62.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 2043.502 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.762  2048.922    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X40Y100        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390  2043.502    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y100        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.000  2043.502    
                         clock uncertainty           -0.198  2043.304    
    SLICE_X40Y100        FDRE (Setup_fdre_C_R)       -0.352  2042.952    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                       2042.952    
                         arrival time                       -2048.922    
  -------------------------------------------------------------------
                         slack                                 -5.970    

Slack (VIOLATED) :        -5.970ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.453ns  (logic 0.538ns (37.025%)  route 0.915ns (62.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 2043.502 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.762  2048.922    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X40Y100        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390  2043.502    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y100        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.000  2043.502    
                         clock uncertainty           -0.198  2043.304    
    SLICE_X40Y100        FDRE (Setup_fdre_C_R)       -0.352  2042.952    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                       2042.952    
                         arrival time                       -2048.922    
  -------------------------------------------------------------------
                         slack                                 -5.970    

Slack (VIOLATED) :        -5.970ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.453ns  (logic 0.538ns (37.025%)  route 0.915ns (62.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 2043.502 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.762  2048.922    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X40Y100        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390  2043.502    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y100        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.000  2043.502    
                         clock uncertainty           -0.198  2043.304    
    SLICE_X40Y100        FDRE (Setup_fdre_C_R)       -0.352  2042.952    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                       2042.952    
                         arrival time                       -2048.922    
  -------------------------------------------------------------------
                         slack                                 -5.970    

Slack (VIOLATED) :        -5.969ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.227ns  (logic 0.538ns (43.860%)  route 0.689ns (56.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 2043.347 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.536  2048.696    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X42Y98         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235  2043.347    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y98         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.000  2043.347    
                         clock uncertainty           -0.198  2043.149    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.423  2042.726    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                       2042.726    
                         arrival time                       -2048.696    
  -------------------------------------------------------------------
                         slack                                 -5.969    

Slack (VIOLATED) :        -5.969ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.227ns  (logic 0.538ns (43.860%)  route 0.689ns (56.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 2043.347 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.536  2048.696    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X42Y98         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235  2043.347    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y98         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.000  2043.347    
                         clock uncertainty           -0.198  2043.149    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.423  2042.726    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                       2042.726    
                         arrival time                       -2048.696    
  -------------------------------------------------------------------
                         slack                                 -5.969    

Slack (VIOLATED) :        -5.969ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.227ns  (logic 0.538ns (43.860%)  route 0.689ns (56.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 2043.347 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.536  2048.696    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X42Y98         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235  2043.347    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y98         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.000  2043.347    
                         clock uncertainty           -0.198  2043.149    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.423  2042.726    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                       2042.726    
                         arrival time                       -2048.696    
  -------------------------------------------------------------------
                         slack                                 -5.969    

Slack (VIOLATED) :        -5.969ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.227ns  (logic 0.538ns (43.860%)  route 0.689ns (56.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 2043.347 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.536  2048.696    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X42Y98         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235  2043.347    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y98         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.000  2043.347    
                         clock uncertainty           -0.198  2043.149    
    SLICE_X42Y98         FDSE (Setup_fdse_C_S)       -0.423  2042.726    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                       2042.726    
                         arrival time                       -2048.696    
  -------------------------------------------------------------------
                         slack                                 -5.969    

Slack (VIOLATED) :        -5.965ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.448ns  (logic 0.538ns (37.155%)  route 0.910ns (62.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 2043.502 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.757  2048.917    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390  2043.502    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.000  2043.502    
                         clock uncertainty           -0.198  2043.304    
    SLICE_X41Y101        FDRE (Setup_fdre_C_R)       -0.352  2042.952    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                       2042.952    
                         arrival time                       -2048.917    
  -------------------------------------------------------------------
                         slack                                 -5.965    

Slack (VIOLATED) :        -5.965ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.448ns  (logic 0.538ns (37.155%)  route 0.910ns (62.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 2043.502 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.757  2048.917    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390  2043.502    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.000  2043.502    
                         clock uncertainty           -0.198  2043.304    
    SLICE_X41Y101        FDRE (Setup_fdre_C_R)       -0.352  2042.952    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                       2042.952    
                         arrival time                       -2048.917    
  -------------------------------------------------------------------
                         slack                                 -5.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.100ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.578%)  route 0.378ns (64.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.290     1.479    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X42Y102        FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y102        FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X42Y102        FDSE (Hold_fdse_C_S)         0.009    -0.621    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.189ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.175%)  route 0.441ns (67.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.352     1.541    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X48Y101        FDRE (Hold_fdre_C_R)        -0.018    -0.648    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.175%)  route 0.441ns (67.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.352     1.541    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X48Y101        FDRE (Hold_fdre_C_R)        -0.018    -0.648    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.175%)  route 0.441ns (67.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.352     1.541    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X48Y101        FDRE (Hold_fdre_C_R)        -0.018    -0.648    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.175%)  route 0.441ns (67.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.352     1.541    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X48Y101        FDRE (Hold_fdre_C_R)        -0.018    -0.648    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.175%)  route 0.441ns (67.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.352     1.541    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X48Y101        FDRE (Hold_fdre_C_R)        -0.018    -0.648    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.175%)  route 0.441ns (67.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.352     1.541    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X48Y101        FDRE (Hold_fdre_C_R)        -0.018    -0.648    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.175%)  route 0.441ns (67.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.352     1.541    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X48Y101        FDRE (Hold_fdre_C_R)        -0.018    -0.648    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.175%)  route 0.441ns (67.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.352     1.541    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y101        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X48Y101        FDRE (Hold_fdre_C_R)        -0.018    -0.648    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.197ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             clk_out1_main_design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.552%)  route 0.363ns (63.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.274     1.463    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X43Y97         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.825    -0.914    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y97         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.000    -0.914    
                         clock uncertainty            0.198    -0.716    
    SLICE_X43Y97         FDRE (Hold_fdre_C_R)        -0.018    -0.734    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  2.197    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           40  Failing Endpoints,  Worst Slack       -0.330ns,  Total Violation       -6.969ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.330ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.538ns (22.867%)  route 1.815ns (77.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 4.710 - 2.500 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.737     3.639    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.744 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.078     4.822    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X35Y69         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.227     4.710    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y69         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.192     4.902    
                         clock uncertainty           -0.083     4.819    
    SLICE_X35Y69         FDCE (Recov_fdce_C_CLR)     -0.327     4.492    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]
  -------------------------------------------------------------------
                         required time                          4.492    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                 -0.330    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.538ns (23.816%)  route 1.721ns (76.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 4.709 - 2.500 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.737     3.639    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.744 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.984     4.728    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X39Y70         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.226     4.709    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X39Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.192     4.901    
                         clock uncertainty           -0.083     4.818    
    SLICE_X39Y70         FDCE (Recov_fdce_C_CLR)     -0.327     4.491    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]
  -------------------------------------------------------------------
                         required time                          4.491    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.538ns (23.816%)  route 1.721ns (76.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 4.709 - 2.500 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.737     3.639    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.744 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.984     4.728    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X39Y70         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.226     4.709    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X39Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.192     4.901    
                         clock uncertainty           -0.083     4.818    
    SLICE_X39Y70         FDCE (Recov_fdce_C_CLR)     -0.327     4.491    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]
  -------------------------------------------------------------------
                         required time                          4.491    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.538ns (23.867%)  route 1.716ns (76.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 4.708 - 2.500 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.737     3.639    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.744 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.979     4.723    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X40Y70         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.225     4.708    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X40Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.192     4.900    
                         clock uncertainty           -0.083     4.817    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.327     4.490    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                          4.490    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.538ns (23.867%)  route 1.716ns (76.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 4.708 - 2.500 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.737     3.639    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.744 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.979     4.723    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X40Y70         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.225     4.708    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X40Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.192     4.900    
                         clock uncertainty           -0.083     4.817    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.327     4.490    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                          4.490    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.538ns (23.867%)  route 1.716ns (76.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 4.708 - 2.500 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.737     3.639    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.744 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.979     4.723    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X40Y70         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.225     4.708    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X40Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.192     4.900    
                         clock uncertainty           -0.083     4.817    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.327     4.490    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                          4.490    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.538ns (23.867%)  route 1.716ns (76.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 4.708 - 2.500 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.737     3.639    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.744 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.979     4.723    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X40Y70         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.225     4.708    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X40Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.192     4.900    
                         clock uncertainty           -0.083     4.817    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.327     4.490    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                          4.490    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.538ns (24.026%)  route 1.701ns (75.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 4.706 - 2.500 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.737     3.639    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.744 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.964     4.708    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X40Y72         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.223     4.706    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X40Y72         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.192     4.898    
                         clock uncertainty           -0.083     4.815    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.327     4.488    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[12]
  -------------------------------------------------------------------
                         required time                          4.488    
                         arrival time                          -4.708    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.538ns (24.026%)  route 1.701ns (75.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 4.706 - 2.500 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.737     3.639    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.744 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.964     4.708    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X40Y72         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.223     4.706    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X40Y72         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.192     4.898    
                         clock uncertainty           -0.083     4.815    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.327     4.488    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[13]
  -------------------------------------------------------------------
                         required time                          4.488    
                         arrival time                          -4.708    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.538ns (24.026%)  route 1.701ns (75.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 4.706 - 2.500 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.737     3.639    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X46Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.744 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.964     4.708    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X40Y72         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.223     4.706    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X40Y72         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.192     4.898    
                         clock uncertainty           -0.083     4.815    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.327     4.488    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[14]
  -------------------------------------------------------------------
                         required time                          4.488    
                         arrival time                          -4.708    
  -------------------------------------------------------------------
                         slack                                 -0.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.958%)  route 0.201ns (61.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.624     0.960    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y41          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.201     1.288    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X0Y40          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.894     1.260    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X0Y40          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.284     0.976    
    SLICE_X0Y40          FDPE (Remov_fdpe_C_PRE)     -0.125     0.851    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.661%)  route 0.187ns (59.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.555     0.891    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X47Y31         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.019 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.187     1.205    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X47Y30         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.819     1.185    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X47Y30         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.904    
    SLICE_X47Y30         FDPE (Remov_fdpe_C_PRE)     -0.149     0.755    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.661%)  route 0.187ns (59.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.555     0.891    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X47Y31         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.019 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.187     1.205    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X47Y30         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.819     1.185    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X47Y30         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.904    
    SLICE_X47Y30         FDPE (Remov_fdpe_C_PRE)     -0.149     0.755    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.530%)  route 0.204ns (61.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y33         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDPE (Prop_fdpe_C_Q)         0.128     1.021 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.204     1.225    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X47Y31         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.820     1.186    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X47Y31         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.905    
    SLICE_X47Y31         FDPE (Remov_fdpe_C_PRE)     -0.149     0.756    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.530%)  route 0.204ns (61.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y33         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDPE (Prop_fdpe_C_Q)         0.128     1.021 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.204     1.225    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X47Y31         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.820     1.186    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X47Y31         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.905    
    SLICE_X47Y31         FDPE (Remov_fdpe_C_PRE)     -0.149     0.756    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.530%)  route 0.204ns (61.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y33         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDPE (Prop_fdpe_C_Q)         0.128     1.021 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.204     1.225    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X47Y31         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.820     1.186    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X47Y31         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.281     0.905    
    SLICE_X47Y31         FDPE (Remov_fdpe_C_PRE)     -0.149     0.756    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.229%)  route 0.225ns (63.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X43Y22         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDPE (Prop_fdpe_C_Q)         0.128     1.016 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.225     1.241    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X41Y24         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.813     1.179    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X41Y24         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.898    
    SLICE_X41Y24         FDPE (Remov_fdpe_C_PRE)     -0.149     0.749    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.229%)  route 0.225ns (63.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X43Y22         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDPE (Prop_fdpe_C_Q)         0.128     1.016 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.225     1.241    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X41Y24         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.813     1.179    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X41Y24         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.898    
    SLICE_X41Y24         FDPE (Remov_fdpe_C_PRE)     -0.149     0.749    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.441%)  route 0.244ns (65.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.624     0.960    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y41          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.244     1.331    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X3Y40          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.894     1.260    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X3Y40          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.284     0.976    
    SLICE_X3Y40          FDPE (Remov_fdpe_C_PRE)     -0.149     0.827    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.806%)  route 0.243ns (62.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y21         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDPE (Prop_fdpe_C_Q)         0.148     1.036 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.243     1.279    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X43Y22         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.816     1.182    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X43Y22         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.263     0.919    
    SLICE_X43Y22         FDPE (Remov_fdpe_C_PRE)     -0.148     0.771    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.508    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_main_design_clk_wiz_0_1

Setup :           64  Failing Endpoints,  Worst Slack       -5.897ns,  Total Violation     -372.400ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.897ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.400ns  (logic 0.538ns (38.428%)  route 0.862ns (61.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 2043.501 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.709  2048.869    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X45Y100        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.389  2043.501    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/C
                         clock pessimism              0.000  2043.501    
                         clock uncertainty           -0.198  2043.303    
    SLICE_X45Y100        FDCE (Recov_fdce_C_CLR)     -0.331  2042.972    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]
  -------------------------------------------------------------------
                         required time                       2042.972    
                         arrival time                       -2048.869    
  -------------------------------------------------------------------
                         slack                                 -5.897    

Slack (VIOLATED) :        -5.889ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.238ns  (logic 0.538ns (43.463%)  route 0.700ns (56.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 2043.347 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.547  2048.707    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X41Y96         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235  2043.347    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y96         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/C
                         clock pessimism              0.000  2043.347    
                         clock uncertainty           -0.198  2043.149    
    SLICE_X41Y96         FDCE (Recov_fdce_C_CLR)     -0.331  2042.818    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]
  -------------------------------------------------------------------
                         required time                       2042.818    
                         arrival time                       -2048.707    
  -------------------------------------------------------------------
                         slack                                 -5.889    

Slack (VIOLATED) :        -5.886ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.390ns  (logic 0.538ns (38.713%)  route 0.852ns (61.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 2043.502 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.699  2048.859    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y100        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390  2043.502    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.000  2043.502    
                         clock uncertainty           -0.198  2043.304    
    SLICE_X43Y100        FDCE (Recov_fdce_C_CLR)     -0.331  2042.973    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                       2042.973    
                         arrival time                       -2048.859    
  -------------------------------------------------------------------
                         slack                                 -5.886    

Slack (VIOLATED) :        -5.877ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.227ns  (logic 0.538ns (43.860%)  route 0.689ns (56.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 2043.347 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.536  2048.696    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y98         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235  2043.347    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                         clock pessimism              0.000  2043.347    
                         clock uncertainty           -0.198  2043.149    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.331  2042.818    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                       2042.818    
                         arrival time                       -2048.696    
  -------------------------------------------------------------------
                         slack                                 -5.877    

Slack (VIOLATED) :        -5.877ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.227ns  (logic 0.538ns (43.860%)  route 0.689ns (56.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 2043.347 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.536  2048.696    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y98         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235  2043.347    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[25]/C
                         clock pessimism              0.000  2043.347    
                         clock uncertainty           -0.198  2043.149    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.331  2042.818    main_design_i/noip_lvds_stream_1/U0/i_reg[25]
  -------------------------------------------------------------------
                         required time                       2042.818    
                         arrival time                       -2048.696    
  -------------------------------------------------------------------
                         slack                                 -5.877    

Slack (VIOLATED) :        -5.877ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.227ns  (logic 0.538ns (43.860%)  route 0.689ns (56.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 2043.347 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.536  2048.696    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y98         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235  2043.347    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[26]/C
                         clock pessimism              0.000  2043.347    
                         clock uncertainty           -0.198  2043.149    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.331  2042.818    main_design_i/noip_lvds_stream_1/U0/i_reg[26]
  -------------------------------------------------------------------
                         required time                       2042.818    
                         arrival time                       -2048.696    
  -------------------------------------------------------------------
                         slack                                 -5.877    

Slack (VIOLATED) :        -5.877ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.227ns  (logic 0.538ns (43.860%)  route 0.689ns (56.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 2043.347 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.536  2048.696    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y98         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235  2043.347    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
                         clock pessimism              0.000  2043.347    
                         clock uncertainty           -0.198  2043.149    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.331  2042.818    main_design_i/noip_lvds_stream_1/U0/i_reg[27]
  -------------------------------------------------------------------
                         required time                       2042.818    
                         arrival time                       -2048.696    
  -------------------------------------------------------------------
                         slack                                 -5.877    

Slack (VIOLATED) :        -5.877ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.227ns  (logic 0.538ns (43.860%)  route 0.689ns (56.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 2043.347 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.536  2048.696    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y98         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235  2043.347    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[28]/C
                         clock pessimism              0.000  2043.347    
                         clock uncertainty           -0.198  2043.149    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.331  2042.818    main_design_i/noip_lvds_stream_1/U0/i_reg[28]
  -------------------------------------------------------------------
                         required time                       2042.818    
                         arrival time                       -2048.696    
  -------------------------------------------------------------------
                         slack                                 -5.877    

Slack (VIOLATED) :        -5.877ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.227ns  (logic 0.538ns (43.860%)  route 0.689ns (56.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 2043.347 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.536  2048.696    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y98         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235  2043.347    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[29]/C
                         clock pessimism              0.000  2043.347    
                         clock uncertainty           -0.198  2043.149    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.331  2042.818    main_design_i/noip_lvds_stream_1/U0/i_reg[29]
  -------------------------------------------------------------------
                         required time                       2042.818    
                         arrival time                       -2048.696    
  -------------------------------------------------------------------
                         slack                                 -5.877    

Slack (VIOLATED) :        -5.877ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_main_design_clk_wiz_0_1 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        1.227ns  (logic 0.538ns (43.860%)  route 0.689ns (56.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 2043.347 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.153  2048.055    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.105  2048.160 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.536  2048.696    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y98         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                   2045.008  2045.008 r  
    J18                                               0.000  2045.008 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  2045.844 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004  2046.848    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527  2040.321 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714  2042.035    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077  2042.112 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235  2043.347    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y98         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
                         clock pessimism              0.000  2043.347    
                         clock uncertainty           -0.198  2043.149    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.331  2042.818    main_design_i/noip_lvds_stream_1/U0/i_reg[30]
  -------------------------------------------------------------------
                         required time                       2042.818    
                         arrival time                       -2048.696    
  -------------------------------------------------------------------
                         slack                                 -5.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.193ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.595%)  route 0.395ns (65.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.306     1.496    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X46Y100        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X46Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.697    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.196ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.209ns (35.883%)  route 0.373ns (64.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.285     1.474    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X39Y100        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X39Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.722    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.218ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.595%)  route 0.395ns (65.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.306     1.496    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y100        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[19]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.722    main_design_i/noip_lvds_stream_1/U0/i_reg[19]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.218ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.595%)  route 0.395ns (65.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.306     1.496    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y100        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[20]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.722    main_design_i/noip_lvds_stream_1/U0/i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.218ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.595%)  route 0.395ns (65.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.306     1.496    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y100        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[21]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.722    main_design_i/noip_lvds_stream_1/U0/i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.218ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.595%)  route 0.395ns (65.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.306     1.496    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y100        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[22]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.722    main_design_i/noip_lvds_stream_1/U0/i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.218ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.595%)  route 0.395ns (65.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.306     1.496    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y100        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.722    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.218ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.595%)  route 0.395ns (65.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.306     1.496    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y100        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.722    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.236ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.209ns (32.289%)  route 0.438ns (67.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.349     1.539    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X42Y101        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y101        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.198    -0.630    
    SLICE_X42Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.697    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.246ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.552%)  route 0.363ns (63.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.089     1.144    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.189 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.274     1.463    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X42Y97         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.825    -0.914    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/C
                         clock pessimism              0.000    -0.914    
                         clock uncertainty            0.198    -0.716    
    SLICE_X42Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.783    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  2.246    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_0

Setup :           66  Failing Endpoints,  Worst Slack       -2.187ns,  Total Violation     -130.087ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.548ns  (logic 0.538ns (15.162%)  route 3.010ns (84.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 2049.205 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.706  2051.017    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y90         FDPE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234  2049.205    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y90         FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.000  2049.205    
                         clock uncertainty           -0.083  2049.122    
    SLICE_X41Y90         FDPE (Recov_fdpe_C_PRE)     -0.292  2048.830    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                       2048.830    
                         arrival time                       -2051.017    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.152ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[8]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.513ns  (logic 0.538ns (15.317%)  route 2.975ns (84.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 2049.205 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.670  2050.981    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y99         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234  2049.205    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y99         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[8]/C
                         clock pessimism              0.000  2049.205    
                         clock uncertainty           -0.083  2049.122    
    SLICE_X46Y99         FDCE (Recov_fdce_C_CLR)     -0.292  2048.830    main_design_i/noip_lvds_stream_0/U0/i_reg[8]
  -------------------------------------------------------------------
                         required time                       2048.830    
                         arrival time                       -2050.981    
  -------------------------------------------------------------------
                         slack                                 -2.152    

Slack (VIOLATED) :        -2.152ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[9]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.513ns  (logic 0.538ns (15.317%)  route 2.975ns (84.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 2049.205 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.670  2050.981    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y99         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234  2049.205    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y99         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[9]/C
                         clock pessimism              0.000  2049.205    
                         clock uncertainty           -0.083  2049.122    
    SLICE_X46Y99         FDCE (Recov_fdce_C_CLR)     -0.292  2048.830    main_design_i/noip_lvds_stream_0/U0/i_reg[9]
  -------------------------------------------------------------------
                         required time                       2048.830    
                         arrival time                       -2050.981    
  -------------------------------------------------------------------
                         slack                                 -2.152    

Slack (VIOLATED) :        -2.130ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.452ns  (logic 0.538ns (15.587%)  route 2.914ns (84.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 2049.205 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.609  2050.920    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X47Y93         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234  2049.205    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/C
                         clock pessimism              0.000  2049.205    
                         clock uncertainty           -0.083  2049.122    
    SLICE_X47Y93         FDCE (Recov_fdce_C_CLR)     -0.331  2048.791    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]
  -------------------------------------------------------------------
                         required time                       2048.791    
                         arrival time                       -2050.921    
  -------------------------------------------------------------------
                         slack                                 -2.130    

Slack (VIOLATED) :        -2.118ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[10]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.513ns  (logic 0.538ns (15.317%)  route 2.975ns (84.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 2049.205 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.670  2050.981    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y99         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234  2049.205    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y99         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[10]/C
                         clock pessimism              0.000  2049.205    
                         clock uncertainty           -0.083  2049.122    
    SLICE_X46Y99         FDCE (Recov_fdce_C_CLR)     -0.258  2048.864    main_design_i/noip_lvds_stream_0/U0/i_reg[10]
  -------------------------------------------------------------------
                         required time                       2048.864    
                         arrival time                       -2050.981    
  -------------------------------------------------------------------
                         slack                                 -2.118    

Slack (VIOLATED) :        -2.118ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[7]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.513ns  (logic 0.538ns (15.317%)  route 2.975ns (84.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 2049.205 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.670  2050.981    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y99         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234  2049.205    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y99         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[7]/C
                         clock pessimism              0.000  2049.205    
                         clock uncertainty           -0.083  2049.122    
    SLICE_X46Y99         FDCE (Recov_fdce_C_CLR)     -0.258  2048.864    main_design_i/noip_lvds_stream_0/U0/i_reg[7]
  -------------------------------------------------------------------
                         required time                       2048.864    
                         arrival time                       -2050.981    
  -------------------------------------------------------------------
                         slack                                 -2.118    

Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[12]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.452ns  (logic 0.538ns (15.587%)  route 2.914ns (84.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 2049.205 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.609  2050.920    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y93         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234  2049.205    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[12]/C
                         clock pessimism              0.000  2049.205    
                         clock uncertainty           -0.083  2049.122    
    SLICE_X46Y93         FDCE (Recov_fdce_C_CLR)     -0.292  2048.830    main_design_i/noip_lvds_stream_0/U0/i_reg[12]
  -------------------------------------------------------------------
                         required time                       2048.830    
                         arrival time                       -2050.921    
  -------------------------------------------------------------------
                         slack                                 -2.091    

Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[28]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.452ns  (logic 0.538ns (15.587%)  route 2.914ns (84.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 2049.205 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.609  2050.920    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y93         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234  2049.205    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[28]/C
                         clock pessimism              0.000  2049.205    
                         clock uncertainty           -0.083  2049.122    
    SLICE_X46Y93         FDCE (Recov_fdce_C_CLR)     -0.292  2048.830    main_design_i/noip_lvds_stream_0/U0/i_reg[28]
  -------------------------------------------------------------------
                         required time                       2048.830    
                         arrival time                       -2050.921    
  -------------------------------------------------------------------
                         slack                                 -2.091    

Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[30]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.452ns  (logic 0.538ns (15.587%)  route 2.914ns (84.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 2049.205 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.609  2050.920    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y93         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234  2049.205    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
                         clock pessimism              0.000  2049.205    
                         clock uncertainty           -0.083  2049.122    
    SLICE_X46Y93         FDCE (Recov_fdce_C_CLR)     -0.292  2048.830    main_design_i/noip_lvds_stream_0/U0/i_reg[30]
  -------------------------------------------------------------------
                         required time                       2048.830    
                         arrival time                       -2050.921    
  -------------------------------------------------------------------
                         slack                                 -2.091    

Slack (VIOLATED) :        -2.080ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.008ns  (lvds_clk_0 rise@2045.008ns - clk_fpga_0 rise@2045.000ns)
  Data Path Delay:        3.403ns  (logic 0.538ns (15.809%)  route 2.865ns (84.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 2049.206 - 2045.008 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 2047.469 - 2045.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   2045.000  2045.000 r  
    PS7_X0Y0             PS7                          0.000  2045.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  2045.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  2046.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390  2047.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433  2047.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.304  2049.206    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.105  2049.311 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         1.561  2050.872    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X43Y96         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                   2045.008  2045.008 r  
    L16                                               0.000  2045.008 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  2045.008    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924  2045.932 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961  2047.893    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078  2047.971 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.235  2049.206    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y96         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                         clock pessimism              0.000  2049.206    
                         clock uncertainty           -0.083  2049.123    
    SLICE_X43Y96         FDCE (Recov_fdce_C_CLR)     -0.331  2048.792    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                       2048.792    
                         arrival time                       -2050.872    
  -------------------------------------------------------------------
                         slack                                 -2.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[6]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.209ns (13.802%)  route 1.305ns (86.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.634     2.406    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X49Y90         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.823     2.255    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y90         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[6]/C
                         clock pessimism              0.000     2.255    
                         clock uncertainty            0.083     2.338    
    SLICE_X49Y90         FDCE (Remov_fdce_C_CLR)     -0.092     2.246    main_design_i/noip_lvds_stream_0/U0/i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[0]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.209ns (13.517%)  route 1.337ns (86.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.666     2.438    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y88         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.822     2.254    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y88         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.083     2.337    
    SLICE_X46Y88         FDCE (Remov_fdce_C_CLR)     -0.067     2.270    main_design_i/noip_lvds_stream_0/U0/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[6]_replica/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.209ns (13.477%)  route 1.342ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.670     2.442    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y91         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[6]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.823     2.255    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[6]_replica/C
                         clock pessimism              0.000     2.255    
                         clock uncertainty            0.083     2.338    
    SLICE_X46Y91         FDCE (Remov_fdce_C_CLR)     -0.067     2.271    main_design_i/noip_lvds_stream_0/U0/i_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.209ns (13.436%)  route 1.347ns (86.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.675     2.447    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y93         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X42Y93         FDCE (Remov_fdce_C_CLR)     -0.067     2.272    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.209ns (13.436%)  route 1.347ns (86.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.675     2.447    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y93         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X42Y93         FDCE (Remov_fdce_C_CLR)     -0.067     2.272    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.209ns (13.436%)  route 1.347ns (86.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.675     2.447    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y93         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X42Y93         FDCE (Remov_fdce_C_CLR)     -0.067     2.272    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.209ns (13.436%)  route 1.347ns (86.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.675     2.447    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y93         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X42Y93         FDCE (Remov_fdce_C_CLR)     -0.067     2.272    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.209ns (13.436%)  route 1.347ns (86.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.675     2.447    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y93         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X42Y93         FDCE (Remov_fdce_C_CLR)     -0.067     2.272    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.209ns (13.436%)  route 1.347ns (86.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.675     2.447    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y93         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X42Y93         FDCE (Remov_fdce_C_CLR)     -0.067     2.272    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.209ns (13.436%)  route 1.347ns (86.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.671     1.727    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X43Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=112, routed)         0.675     2.447    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y93         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.083     2.339    
    SLICE_X42Y93         FDCE (Remov_fdce_C_CLR)     -0.067     2.272    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.175    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.638ns  (logic 0.105ns (6.409%)  route 1.533ns (93.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.533     1.533    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.105     1.638 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.638    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y100        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.391     2.373    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y100        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.045ns (5.595%)  route 0.759ns (94.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.759     0.759    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.804 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.804    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y100        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.911     1.277    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y100        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.692ns  (logic 0.538ns (11.467%)  route 4.154ns (88.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.652     6.554    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.105     6.659 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.501     7.161    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y44          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y44          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.692ns  (logic 0.538ns (11.467%)  route 4.154ns (88.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.652     6.554    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.105     6.659 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.501     7.161    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y44          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y44          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.073ns  (logic 0.538ns (13.209%)  route 3.535ns (86.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.134     6.036    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X27Y36         LUT1 (Prop_lut1_I0_O)        0.105     6.141 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.401     6.542    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X25Y36         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.317     2.299    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y36         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.073ns  (logic 0.538ns (13.209%)  route 3.535ns (86.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.134     6.036    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X27Y36         LUT1 (Prop_lut1_I0_O)        0.105     6.141 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.401     6.542    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X25Y36         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.317     2.299    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y36         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.071ns  (logic 0.538ns (13.215%)  route 3.533ns (86.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          2.207     5.109    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.105     5.214 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         1.326     6.540    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y36          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.393     2.375    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y36          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.071ns  (logic 0.538ns (13.215%)  route 3.533ns (86.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          2.207     5.109    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.105     5.214 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         1.326     6.540    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y36          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.393     2.375    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y36          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.550ns  (logic 0.538ns (15.154%)  route 3.012ns (84.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          2.207     5.109    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.105     5.214 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.805     6.019    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y44          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y44          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.550ns  (logic 0.538ns (15.154%)  route 3.012ns (84.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.390     2.469    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          2.207     5.109    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.105     5.214 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.805     6.019    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y44          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y44          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.344ns  (logic 1.127ns (33.706%)  route 2.217ns (66.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.463     2.542    main_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.127     3.669 r  main_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=4, routed)           2.217     5.886    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[3]
    SLICE_X30Y59         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.275     2.258    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X30Y59         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.342ns  (logic 1.127ns (33.723%)  route 2.215ns (66.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.463     2.542    main_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.127     3.669 r  main_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=4, routed)           2.215     5.884    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[28]
    SLICE_X36Y58         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.235     2.218    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X36Y58         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.600%)  route 0.083ns (39.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.560     0.896    main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X43Y39         FDRE                                         r  main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/Q
                         net (fo=1, routed)           0.083     1.107    main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/prmry_in
    SLICE_X43Y39         FDRE                                         r  main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.827     1.193    main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/m_axi_sg_aclk
    SLICE_X43Y39         FDRE                                         r  main_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X37Y64         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/Q
                         net (fo=1, routed)           0.107     1.122    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[27]
    SLICE_X37Y65         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.818     1.184    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X37Y65         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.572     0.908    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X31Y65         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/Q
                         net (fo=1, routed)           0.107     1.142    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[11]
    SLICE_X31Y66         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.837     1.203    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X31Y66         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.572     0.908    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X31Y63         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/Q
                         net (fo=1, routed)           0.107     1.142    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[23]
    SLICE_X31Y64         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.839     1.205    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X31Y64         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.574     0.910    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X31Y61         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/Q
                         net (fo=1, routed)           0.107     1.144    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[20]
    SLICE_X31Y62         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.840     1.206    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X31Y62         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.575     0.911    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X31Y59         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]/Q
                         net (fo=1, routed)           0.107     1.145    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[9]
    SLICE_X31Y60         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.842     1.208    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X31Y60         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.273%)  route 0.110ns (42.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.553     0.889    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X36Y62         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/Q
                         net (fo=1, routed)           0.110     1.147    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[26]
    SLICE_X36Y63         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.819     1.185    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X36Y63         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.273%)  route 0.110ns (42.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.554     0.890    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X34Y64         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/Q
                         net (fo=1, routed)           0.110     1.148    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[18]
    SLICE_X34Y65         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.819     1.185    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X34Y65         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.273%)  route 0.110ns (42.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.554     0.890    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X36Y60         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/Q
                         net (fo=1, routed)           0.110     1.148    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[28]
    SLICE_X36Y61         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     1.188    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X36Y61         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.273%)  route 0.110ns (42.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.554     0.890    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X32Y65         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/Q
                         net (fo=1, routed)           0.110     1.148    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[2]
    SLICE_X32Y66         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.818     1.184    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X32Y66         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.332ns  (logic 3.800ns (45.604%)  route 4.532ns (54.396%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.532     5.001    hdmi_data_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         3.331     8.332 r  hdmi_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.332    hdmi_data[0]
    T16                                                               r  hdmi_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.239ns  (logic 3.817ns (46.336%)  route 4.421ns (53.664%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.421     4.890    hdmi_data_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.348     8.239 r  hdmi_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.239    hdmi_data[1]
    U17                                                               r  hdmi_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.149ns  (logic 3.847ns (47.215%)  route 4.301ns (52.785%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.301     4.770    hdmi_data_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         3.378     8.149 r  hdmi_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.149    hdmi_data[2]
    V15                                                               r  hdmi_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.030ns  (logic 3.848ns (47.925%)  route 4.181ns (52.075%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.181     4.650    hdmi_data_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         3.379     8.030 r  hdmi_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.030    hdmi_data[3]
    W15                                                               r  hdmi_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.709ns  (logic 3.768ns (48.873%)  route 3.942ns (51.127%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.942     4.411    hdmi_data_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         3.299     7.709 r  hdmi_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.709    hdmi_data[4]
    U18                                                               r  hdmi_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.594ns  (logic 3.773ns (49.677%)  route 3.822ns (50.323%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.822     4.291    hdmi_data_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         3.304     7.594 r  hdmi_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.594    hdmi_data[5]
    U19                                                               r  hdmi_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.407ns  (logic 3.731ns (50.369%)  route 3.676ns (49.631%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.676     4.145    hdmi_data_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         3.262     7.407 r  hdmi_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.407    hdmi_data[6]
    N18                                                               r  hdmi_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.302ns  (logic 3.746ns (51.297%)  route 3.556ns (48.703%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.556     4.025    hdmi_data_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.277     7.302 r  hdmi_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.302    hdmi_data[7]
    P19                                                               r  hdmi_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.160ns  (logic 3.724ns (52.009%)  route 3.436ns (47.991%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.436     3.905    hdmi_data_OBUF[8]
    N20                  OBUF (Prop_obuf_I_O)         3.255     7.160 r  hdmi_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.160    hdmi_data[8]
    N20                                                               r  hdmi_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.049ns  (logic 3.732ns (52.948%)  route 3.316ns (47.052%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.316     3.785    hdmi_data_OBUF[9]
    P20                  OBUF (Prop_obuf_I_O)         3.263     7.049 r  hdmi_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.049    hdmi_data[9]
    P20                                                               r  hdmi_data[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.447ns (53.985%)  route 1.233ns (46.015%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.233     1.396    hdmi_data_OBUF[13]
    W20                  OBUF (Prop_obuf_I_O)         1.284     2.680 r  hdmi_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.680    hdmi_data[13]
    W20                                                               r  hdmi_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.441ns (52.645%)  route 1.296ns (47.355%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.296     1.459    hdmi_data_OBUF[12]
    V20                  OBUF (Prop_obuf_I_O)         1.278     2.737 r  hdmi_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.737    hdmi_data[12]
    V20                                                               r  hdmi_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.443ns (52.721%)  route 1.294ns (47.279%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.294     1.457    hdmi_data_OBUF[14]
    Y18                  OBUF (Prop_obuf_I_O)         1.280     2.737 r  hdmi_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.737    hdmi_data[14]
    Y18                                                               r  hdmi_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.404ns (50.816%)  route 1.359ns (49.184%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.359     1.522    hdmi_data_OBUF[11]
    U20                  OBUF (Prop_obuf_I_O)         1.241     2.763 r  hdmi_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.763    hdmi_data[11]
    U20                                                               r  hdmi_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.437ns (51.633%)  route 1.346ns (48.368%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.346     1.509    hdmi_data_OBUF[15]
    Y19                  OBUF (Prop_obuf_I_O)         1.274     2.783 r  hdmi_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.783    hdmi_data[15]
    Y19                                                               r  hdmi_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.825ns  (logic 1.403ns (49.674%)  route 1.422ns (50.326%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.422     1.585    hdmi_data_OBUF[10]
    T20                  OBUF (Prop_obuf_I_O)         1.240     2.825 r  hdmi_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.825    hdmi_data[10]
    T20                                                               r  hdmi_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.866ns  (logic 1.382ns (48.204%)  route 1.484ns (51.796%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.484     1.647    hdmi_data_OBUF[9]
    P20                  OBUF (Prop_obuf_I_O)         1.219     2.866 r  hdmi_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.866    hdmi_data[9]
    P20                                                               r  hdmi_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.921ns  (logic 1.373ns (47.025%)  route 1.547ns (52.975%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.547     1.710    hdmi_data_OBUF[8]
    N20                  OBUF (Prop_obuf_I_O)         1.210     2.921 r  hdmi_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.921    hdmi_data[8]
    N20                                                               r  hdmi_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.005ns  (logic 1.395ns (46.419%)  route 1.610ns (53.581%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.610     1.773    hdmi_data_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.232     3.005 r  hdmi_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.005    hdmi_data[7]
    P19                                                               r  hdmi_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.053ns  (logic 1.380ns (45.203%)  route 1.673ns (54.797%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X51Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.673     1.836    hdmi_data_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         1.217     3.053 r  hdmi_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.053    hdmi_data[6]
    N18                                                               r  hdmi_data[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.621ns  (logic 3.561ns (37.008%)  route 6.060ns (62.992%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     3.494    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.579 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.726     5.305    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.105     5.410 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           3.340     8.750    noip_sck_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.371    12.121 f  noip_sck_OBUF_inst/O
                         net (fo=0)                   0.000    12.121    noip_sck
    V13                                                               f  noip_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.457ns  (logic 3.557ns (37.615%)  route 5.900ns (62.385%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     3.494    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.579 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.726     5.305    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.105     5.410 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           3.180     8.590    noip_sck1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.367    11.957 f  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000    11.957    noip_sck1
    Y17                                                               f  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.381ns  (logic 3.797ns (45.307%)  route 4.584ns (54.693%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.377     2.456    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X40Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDCE (Prop_fdce_C_Q)         0.379     2.835 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/Q
                         net (fo=2, routed)           0.553     3.388    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[0]
    SLICE_X40Y79         LUT2 (Prop_lut2_I0_O)        0.105     3.493 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           4.031     7.524    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    10.837 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.837    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vdd18_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.936ns  (logic 3.746ns (47.208%)  route 4.190ns (52.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.377     2.456    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X40Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDCE (Prop_fdce_C_Q)         0.379     2.835 r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/Q
                         net (fo=2, routed)           4.190     7.025    vdd18_toggle_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.367    10.392 r  vdd18_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.392    vdd18_toggle[0]
    V8                                                                r  vdd18_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vddpix_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 3.747ns (47.823%)  route 4.088ns (52.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.377     2.456    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X43Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDCE (Prop_fdce_C_Q)         0.379     2.835 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/Q
                         net (fo=2, routed)           4.088     6.923    vddpix_toggle_OBUF[0]
    W8                   OBUF (Prop_obuf_I_O)         3.368    10.290 r  vddpix_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.290    vddpix_toggle[0]
    W8                                                                r  vddpix_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 4.148ns (53.041%)  route 3.672ns (46.959%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.377     2.456    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X40Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDCE (Prop_fdce_C_Q)         0.348     2.804 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/Q
                         net (fo=2, routed)           0.574     3.378    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[1]
    SLICE_X40Y79         LUT2 (Prop_lut2_I0_O)        0.253     3.631 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           3.099     6.729    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.547    10.277 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.277    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.765ns  (logic 3.779ns (48.665%)  route 3.986ns (51.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.371     2.450    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDCE (Prop_fdce_C_Q)         0.433     2.883 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           3.986     6.869    noip_mosi_OBUF
    Y9                   OBUF (Prop_obuf_I_O)         3.346    10.215 r  noip_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    10.215    noip_mosi
    Y9                                                                r  noip_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sw_enable_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 3.678ns (48.595%)  route 3.891ns (51.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.376     2.455    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X39Y78         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDPE (Prop_fdpe_C_Q)         0.379     2.834 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/Q
                         net (fo=2, routed)           3.891     6.725    sw_enable_n_OBUF[0]
    Y6                   OBUF (Prop_obuf_I_O)         3.299    10.024 r  sw_enable_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.024    sw_enable_n[0]
    Y6                                                                r  sw_enable_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_rst_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.566ns  (logic 3.684ns (48.690%)  route 3.882ns (51.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.377     2.456    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X43Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDCE (Prop_fdce_C_Q)         0.379     2.835 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/Q
                         net (fo=2, routed)           3.882     6.717    noip_rst_n_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         3.305    10.022 r  noip_rst_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.022    noip_rst_n[0]
    T9                                                                r  noip_rst_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 3.777ns (50.895%)  route 3.644ns (49.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.375     2.454    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y78         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDPE (Prop_fdpe_C_Q)         0.433     2.887 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/Q
                         net (fo=2, routed)           3.644     6.531    noip_ss_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.344     9.874 r  noip_ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.874    noip_ss[0]
    T10                                                               r  noip_ss[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.164ns (20.437%)  route 0.638ns (79.563%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.892    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          0.638     1.694    main_design_i/hdmi_ctrl_0/U0/s00_axis_aresetn
    SLICE_X51Y67         LDCE                                         r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.255ns (53.364%)  route 1.097ns (46.636%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.787     1.123    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     2.352 r  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.352    hdmi_pclk
    R17                                                               r  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vdd33_toggle[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.482ns (55.775%)  route 1.175ns (44.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.547     0.883    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X43Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDCE (Prop_fdce_C_Q)         0.128     1.011 r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[1]/Q
                         net (fo=2, routed)           1.175     2.186    vdd33_toggle_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.354     3.540 r  vdd33_toggle_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.540    vdd33_toggle[1]
    V12                                                               r  vdd33_toggle[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_mosi1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.443ns (53.004%)  route 1.279ns (46.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.543     0.879    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDCE (Prop_fdce_C_Q)         0.164     1.043 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           1.279     2.322    noip_mosi1_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.279     3.600 r  noip_mosi1_OBUF_inst/O
                         net (fo=0)                   0.000     3.600    noip_mosi1
    T15                                                               r  noip_mosi1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.777ns  (logic 1.393ns (36.872%)  route 2.384ns (63.128%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.693     1.029    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.074 r  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           1.382     2.455    noip_sck1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.322     3.777 r  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000     3.777    noip_sck1
    Y17                                                               r  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sw_enable_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.904ns  (logic 1.399ns (48.172%)  route 1.505ns (51.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X39Y78         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.023 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/Q
                         net (fo=2, routed)           1.505     2.528    sw_enable_n_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.786 r  sw_enable_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.786    sw_enable_n[1]
    P14                                                               r  sw_enable_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_rst_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.915ns  (logic 1.525ns (52.320%)  route 1.390ns (47.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.547     0.883    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X43Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDCE (Prop_fdce_C_Q)         0.128     1.011 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/Q
                         net (fo=2, routed)           1.390     2.401    noip_rst_n_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.397     3.798 r  noip_rst_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.798    noip_rst_n[1]
    Y14                                                               r  noip_rst_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_ss[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.926ns  (logic 1.488ns (50.858%)  route 1.438ns (49.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y78         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.046 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/Q
                         net (fo=2, routed)           1.438     2.483    noip_ss_OBUF[1]
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.807 r  noip_ss_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.807    noip_ss[1]
    Y16                                                               r  noip_ss[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vddpix_toggle[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.929ns  (logic 1.468ns (50.105%)  route 1.461ns (49.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.547     0.883    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X43Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDCE (Prop_fdce_C_Q)         0.128     1.011 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/Q
                         net (fo=2, routed)           1.461     2.472    vddpix_toggle_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         1.340     3.812 r  vddpix_toggle_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.812    vddpix_toggle[1]
    W13                                                               r  vddpix_toggle[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vdd33_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.949ns  (logic 1.460ns (49.510%)  route 1.489ns (50.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.547     0.883    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X43Y79         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/Q
                         net (fo=2, routed)           1.489     2.513    vdd33_toggle_OBUF[0]
    T12                  OBUF (Prop_obuf_I_O)         1.319     3.832 r  vdd33_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.832    vdd33_toggle[0]
    T12                                                               r  vdd33_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.730ns  (logic 3.418ns (39.157%)  route 5.312ns (60.843%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           1.280     8.280    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.105     8.385 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           4.031    12.417    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    15.730 f  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.730    noip_clk_pll[0]
    Y7                                                                f  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 3.655ns (45.495%)  route 4.379ns (54.505%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           1.280     8.280    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.108     8.388 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           3.099    11.487    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.547    15.034 f  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.034    noip_clk_pll[1]
    U15                                                               f  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 3.413ns (47.266%)  route 3.808ns (52.734%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.994     7.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           2.814    10.893    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.328    14.222 f  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000    14.222    clk_test_port
    M15                                                               f  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.309ns (52.567%)  route 1.181ns (47.433%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.871     1.207    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.490 r  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000     2.490    clk_test_port
    M15                                                               r  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.436ns  (logic 1.449ns (42.178%)  route 1.987ns (57.822%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.637     0.637    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.048     0.685 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           1.350     2.035    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         1.401     3.436 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.436    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.768ns  (logic 1.313ns (34.855%)  route 2.455ns (65.145%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.637     0.637    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.682 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           1.817     2.500    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         1.268     3.768 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.768    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_main_design_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_design_clk_wiz_0_1'  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 0.029ns (1.680%)  route 1.697ns (98.320%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_design_clk_wiz_0_1 fall edge)
                                                      1.736     1.736 f  
    J18                                               0.000     1.736 f  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     1.736    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     2.143 f  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.623    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.407    -0.784 f  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.752    -0.032    main_design_i/clk_wiz_0/inst/clkfbout_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -0.003 f  main_design_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.945     0.942    main_design_i/clk_wiz_0/inst/clkfbout_buf_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_design_clk_wiz_0_1'  {rise@0.000ns fall@1.736ns period=3.472ns})
  Destination:            main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.313ns  (logic 0.077ns (2.324%)  route 3.236ns (97.676%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clkfbout_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.522    -1.374    main_design_i/clk_wiz_0/inst/clkfbout_buf_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.785ns  (logic 1.565ns (27.047%)  route 4.220ns (72.953%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 4.707 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          4.220     5.680    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X37Y72         LUT6 (Prop_lut6_I0_O)        0.105     5.785 r  main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     5.785    main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1_n_0
    SLICE_X37Y72         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.224     4.707    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X37Y72         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.785ns  (logic 1.565ns (27.047%)  route 4.220ns (72.953%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 4.707 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          4.220     5.680    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X37Y72         LUT6 (Prop_lut6_I0_O)        0.105     5.785 r  main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1/O
                         net (fo=1, routed)           0.000     5.785    main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1_n_0
    SLICE_X37Y72         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.224     4.707    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X37Y72         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.755ns  (logic 1.565ns (27.187%)  route 4.190ns (72.813%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 4.709 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          4.190     5.650    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.755 r  main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     5.755    main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1_n_0
    SLICE_X38Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.226     4.709    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X38Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.751ns  (logic 1.565ns (27.206%)  route 4.186ns (72.794%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 4.709 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          4.186     5.646    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.751 r  main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.751    main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1_n_0
    SLICE_X39Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.226     4.709    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X39Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.565ns (29.355%)  route 3.765ns (70.645%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 4.709 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.765     5.225    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.330 r  main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1/O
                         net (fo=1, routed)           0.000     5.330    main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1_n_0
    SLICE_X38Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.226     4.709    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X38Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.326ns  (logic 1.565ns (29.378%)  route 3.761ns (70.622%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 4.710 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.761     5.221    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.105     5.326 r  main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000     5.326    main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1_n_0
    SLICE_X36Y69         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.227     4.710    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X36Y69         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.317ns  (logic 1.565ns (29.427%)  route 3.752ns (70.573%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 4.710 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.752     5.212    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.105     5.317 r  main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1/O
                         net (fo=1, routed)           0.000     5.317    main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1_n_0
    SLICE_X36Y69         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.227     4.710    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X36Y69         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.184ns  (logic 1.565ns (30.181%)  route 3.619ns (69.819%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 4.709 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.619     5.079    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X36Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.184 r  main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     5.184    main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1_n_0
    SLICE_X36Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.226     4.709    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X36Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.151ns  (logic 1.565ns (30.374%)  route 3.586ns (69.626%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 4.709 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.586     5.046    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.151 r  main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1/O
                         net (fo=1, routed)           0.000     5.151    main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1_n_0
    SLICE_X39Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.226     4.709    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X39Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.129ns  (logic 1.565ns (30.503%)  route 3.565ns (69.497%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 4.710 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.565     5.024    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105     5.129 r  main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1/O
                         net (fo=1, routed)           0.000     5.129    main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1_n_0
    SLICE_X35Y69         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.227     4.710    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y69         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.058ns  (logic 0.341ns (16.569%)  route 1.717ns (83.431%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns = ( 3.677 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.717     2.013    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X37Y72         LUT6 (Prop_lut6_I0_O)        0.045     2.058 r  main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.058    main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1_n_0
    SLICE_X37Y72         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.811     3.677    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X37Y72         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.092ns  (logic 0.341ns (16.301%)  route 1.751ns (83.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 3.678 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.751     2.047    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X37Y71         LUT6 (Prop_lut6_I0_O)        0.045     2.092 r  main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.092    main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1_n_0
    SLICE_X37Y71         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.812     3.678    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X37Y71         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.147ns  (logic 0.341ns (15.883%)  route 1.806ns (84.117%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 3.678 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.806     2.102    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X37Y71         LUT6 (Prop_lut6_I0_O)        0.045     2.147 r  main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.147    main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1_n_0
    SLICE_X37Y71         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.812     3.678    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X37Y71         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.230ns  (logic 0.341ns (15.292%)  route 1.889ns (84.708%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 3.678 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.889     2.185    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X37Y71         LUT6 (Prop_lut6_I0_O)        0.045     2.230 r  main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1/O
                         net (fo=1, routed)           0.000     2.230    main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1_n_0
    SLICE_X37Y71         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.812     3.678    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X37Y71         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.341ns (15.285%)  route 1.890ns (84.715%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 3.678 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.890     2.186    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X37Y71         LUT6 (Prop_lut6_I0_O)        0.045     2.231 r  main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1/O
                         net (fo=1, routed)           0.000     2.231    main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1_n_0
    SLICE_X37Y71         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.812     3.678    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X37Y71         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.341ns (15.227%)  route 1.898ns (84.773%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns = ( 3.680 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.898     2.194    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.239 r  main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.239    main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1_n_0
    SLICE_X36Y69         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.814     3.680    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X36Y69         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.302ns  (logic 0.341ns (14.808%)  route 1.961ns (85.192%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 3.679 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.961     2.257    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X36Y70         LUT6 (Prop_lut6_I0_O)        0.045     2.302 r  main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.302    main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1_n_0
    SLICE_X36Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.813     3.679    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X36Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.330ns  (logic 0.341ns (14.631%)  route 1.989ns (85.369%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 3.679 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.989     2.285    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.045     2.330 r  main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.330    main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1_n_0
    SLICE_X39Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.813     3.679    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X39Y70         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.341ns  (logic 0.341ns (14.567%)  route 2.000ns (85.433%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 3.681 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.000     2.296    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.341 r  main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1/O
                         net (fo=1, routed)           0.000     2.341    main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1_n_0
    SLICE_X35Y69         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.815     3.681    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y69         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.383ns  (logic 0.341ns (14.307%)  route 2.042ns (85.693%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns = ( 3.680 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.042     2.338    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.383 r  main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1/O
                         net (fo=1, routed)           0.000     2.383    main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1_n_0
    SLICE_X36Y69         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.814     3.680    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X36Y69         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_main_design_clk_wiz_0_1

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.050ns (23.465%)  route 3.423ns (76.535%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.235     3.178    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.106     3.284 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           1.189     4.473    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X42Y99         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235    -1.661    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y99         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 1.050ns (23.708%)  route 3.377ns (76.292%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.235     3.178    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.106     3.284 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           1.143     4.427    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X43Y95         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235    -1.661    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y95         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.330ns  (logic 1.050ns (24.238%)  route 3.281ns (75.762%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.235     3.178    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.106     3.284 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           1.046     4.330    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X43Y99         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235    -1.661    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y99         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][2]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.321ns  (logic 1.050ns (24.291%)  route 3.271ns (75.709%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.235     3.178    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.106     3.284 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           1.037     4.321    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X38Y96         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.236    -1.660    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y96         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.050ns (25.019%)  route 3.145ns (74.981%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.235     3.178    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.106     3.284 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.911     4.195    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X41Y96         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235    -1.661    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y96         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 0.982ns (23.410%)  route 3.212ns (76.590%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.684     3.560    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.106     3.666 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.528     4.194    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_1_n_0
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.389    -1.507    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.088ns  (logic 1.050ns (25.670%)  route 3.039ns (74.330%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.235     3.178    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.106     3.284 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.804     4.088    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X45Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.389    -1.507    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 1.050ns (25.797%)  route 3.019ns (74.203%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.235     3.178    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.106     3.284 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.784     4.068    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X42Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235    -1.661    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.038ns  (logic 0.982ns (24.311%)  route 3.056ns (75.689%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.056     3.932    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.106     4.038 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     4.038    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1_n_0
    SLICE_X43Y101        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.390    -1.506    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y101        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.982ns (25.141%)  route 2.923ns (74.859%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.923     3.799    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.106     3.905 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     3.905    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1_n_0
    SLICE_X41Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.840    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    -4.687 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.973    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.896 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.235    -1.661    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.416ns (23.785%)  route 1.332ns (76.215%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.332     1.702    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.046     1.748 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     1.748    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_1_n_0
    SLICE_X43Y101        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y101        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.416ns (22.926%)  route 1.397ns (77.074%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.397     1.767    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X47Y100        LUT6 (Prop_lut6_I0_O)        0.046     1.813 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     1.813    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_1_n_0
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.416ns (22.033%)  route 1.471ns (77.967%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.471     1.841    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.046     1.887 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     1.887    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_1_n_0
    SLICE_X43Y101        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y101        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.902ns  (logic 0.416ns (21.854%)  route 1.486ns (78.146%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.486     1.856    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.046     1.902 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     1.902    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[5]_i_1_n_0
    SLICE_X39Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.414ns (21.444%)  route 1.515ns (78.556%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        -0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.515     1.885    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X47Y96         LUT4 (Prop_lut4_I0_O)        0.044     1.929 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_1/O
                         net (fo=1, routed)           0.000     1.929    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_1_n_0
    SLICE_X47Y96         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.915    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y96         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.935ns  (logic 0.416ns (21.483%)  route 1.519ns (78.517%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        -0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.519     1.889    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.046     1.935 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     1.935    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1_n_0
    SLICE_X41Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.825    -0.914    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y97         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.955ns  (logic 0.483ns (24.694%)  route 1.472ns (75.306%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.227     1.663    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.046     1.709 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.246     1.955    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X42Y101        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y101        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.012ns  (logic 0.416ns (20.658%)  route 1.596ns (79.342%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.596     1.966    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.046     2.012 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     2.012    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1_n_0
    SLICE_X43Y101        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y101        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.059ns  (logic 0.416ns (20.190%)  route 1.643ns (79.810%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.421     1.791    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.046     1.837 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.222     2.059    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_1_n_0
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_main_design_clk_wiz_0_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.068ns  (logic 0.483ns (23.348%)  route 1.585ns (76.652%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.227     1.663    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.046     1.709 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.358     2.068    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X45Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_0/inst/clk_in1_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.887    main_design_i/clk_wiz_0/inst/clk_in1_main_design_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.520 r  main_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.768    main_design_i/clk_wiz_0/inst/clk_out1_main_design_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.739 r  main_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.911    -0.828    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y100        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.306ns  (logic 1.019ns (19.208%)  route 4.287ns (80.792%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.131     4.044    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.106     4.150 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           1.156     5.306    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X46Y98         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234     4.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y98         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][1]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 0.998ns (19.121%)  route 4.221ns (80.879%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           4.221     5.098    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X45Y94         LUT4 (Prop_lut4_I0_O)        0.120     5.218 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_1/O
                         net (fo=1, routed)           0.000     5.218    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_1_n_0
    SLICE_X45Y94         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234     4.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y94         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.121ns  (logic 1.019ns (19.902%)  route 4.102ns (80.098%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.131     4.044    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.106     4.150 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.971     5.121    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X44Y97         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234     4.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y97         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.009ns  (logic 1.019ns (20.346%)  route 3.990ns (79.654%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.131     4.044    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.106     4.150 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.859     5.009    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X44Y95         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234     4.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y95         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.956ns  (logic 1.019ns (20.564%)  route 3.937ns (79.436%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.131     4.044    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.106     4.150 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.806     4.956    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X47Y94         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234     4.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y94         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][2]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.019ns (21.157%)  route 3.798ns (78.843%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.131     4.044    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.106     4.150 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.667     4.817    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X45Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.233     4.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.795ns  (logic 1.019ns (21.256%)  route 3.776ns (78.744%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.131     4.044    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.106     4.150 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.645     4.795    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X49Y97         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234     4.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y97         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 1.019ns (21.285%)  route 3.769ns (78.715%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.131     4.044    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.106     4.150 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.638     4.788    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X47Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234     4.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.785ns  (logic 0.984ns (20.559%)  route 3.801ns (79.441%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.801     4.679    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X45Y94         LUT6 (Prop_lut6_I0_O)        0.106     4.785 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     4.785    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_1_n_0
    SLICE_X45Y94         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.234     4.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y94         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.699ns  (logic 0.984ns (20.936%)  route 3.715ns (79.064%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        4.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.715     4.593    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.106     4.699 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     4.699    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_1_n_0
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.885    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     2.963 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         1.233     4.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.226ns  (logic 0.418ns (18.763%)  route 1.808ns (81.237%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        2.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.808     2.180    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.046     2.226 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     2.226    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_1_n_0
    SLICE_X46Y94         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y94         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.286ns  (logic 0.418ns (18.271%)  route 1.868ns (81.729%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        2.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.868     2.240    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X46Y94         LUT5 (Prop_lut5_I0_O)        0.046     2.286 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1/O
                         net (fo=2, routed)           0.000     2.286    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1_n_0
    SLICE_X46Y94         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y94         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]_replica/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.384ns  (logic 0.418ns (17.519%)  route 1.967ns (82.481%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        2.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.868     2.240    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X46Y94         LUT5 (Prop_lut5_I0_O)        0.046     2.286 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1/O
                         net (fo=2, routed)           0.098     2.384    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1_n_0
    SLICE_X45Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]_replica/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.394ns  (logic 0.418ns (17.447%)  route 1.976ns (82.553%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        2.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.976     2.348    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.046     2.394 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     2.394    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_1_n_0
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.823     2.255    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.415ns  (logic 0.417ns (17.254%)  route 1.998ns (82.746%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Clock Path Skew:        2.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.998     2.370    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X44Y91         LUT4 (Prop_lut4_I0_O)        0.045     2.415 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     2.415    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[0]_i_1_n_0
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.823     2.255    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.420ns  (logic 0.418ns (17.260%)  route 2.002ns (82.740%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        2.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.002     2.374    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X44Y91         LUT6 (Prop_lut6_I0_O)        0.046     2.420 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     2.420    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_1_n_0
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.823     2.255    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.424ns  (logic 0.418ns (17.232%)  route 2.006ns (82.768%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        2.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.006     2.378    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.046     2.424 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     2.424    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_1_n_0
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.823     2.255    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y91         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.447ns  (logic 0.453ns (18.497%)  route 1.995ns (81.503%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        2.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.737     2.144    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.046     2.190 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.258     2.447    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X46Y95         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y95         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.477ns  (logic 0.418ns (16.863%)  route 2.059ns (83.137%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        2.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.059     2.431    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X45Y94         LUT6 (Prop_lut6_I0_O)        0.046     2.477 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     2.477    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_1_n_0
    SLICE_X45Y94         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y94         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.478ns  (logic 0.453ns (18.264%)  route 2.026ns (81.736%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        2.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.737     2.144    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.046     2.190 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.289     2.478    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X47Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.402    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.432 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=112, routed)         0.824     2.256    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y93         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/C





