// Seed: 3671947723
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1
);
  reg id_3;
  always @(posedge id_3) id_3 <= id_1;
  logic id_4;
  parameter id_5 = 1 - -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  always_latch @(negedge 1'b0) begin : LABEL_0
    id_3 = {(id_0), id_1, -1, id_5, ""};
    id_4 = id_0 ? 1 : !1;
  end
endmodule
