Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Dec 29 17:38:24 2018
| Host         : niklas-desktop running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file DFTStageWrapper_timing_summary_routed.rpt -pb DFTStageWrapper_timing_summary_routed.pb -rpx DFTStageWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : DFTStageWrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.289        0.000                      0                 1140        0.035        0.000                      0                 1140        2.000        0.000                       0                   532  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
i_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               1.289        0.000                      0                 1140        0.035        0.000                      0                 1140        2.000        0.000                       0                   532  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 inst_DFTStage/r_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_DFTStage/r_bram_wdata_reg[14]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_clk rise@5.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.072ns (31.384%)  route 2.344ns (68.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 9.557 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.790     5.070    inst_DFTStage/CLK
    SLICE_X91Y34         FDCE                                         r  inst_DFTStage/r_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  inst_DFTStage/r_f_reg[6]/Q
                         net (fo=8, routed)           0.904     6.393    inst_DFTStage/r_f_reg__0[6]
    SLICE_X90Y34         LUT4 (Prop_lut4_I0_O)        0.325     6.718 r  inst_DFTStage/r_a_imag[24]_i_2/O
                         net (fo=2, routed)           0.470     7.188    inst_DFTStage/r_a_imag[24]_i_2_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.328     7.516 r  inst_DFTStage/r_bram_we_i_1/O
                         net (fo=118, routed)         0.970     8.485    inst_DFTStage/r_bram_we_i_1_n_0
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[14]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.620     9.557    inst_DFTStage/CLK
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[14]_lopt_replica/C
                         clock pessimism              0.458    10.015    
                         clock uncertainty           -0.035     9.979    
    SLICE_X95Y42         FDCE (Setup_fdce_C_CE)      -0.205     9.774    inst_DFTStage/r_bram_wdata_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 inst_DFTStage/r_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_DFTStage/r_bram_wdata_reg[18]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_clk rise@5.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.072ns (31.384%)  route 2.344ns (68.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 9.557 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.790     5.070    inst_DFTStage/CLK
    SLICE_X91Y34         FDCE                                         r  inst_DFTStage/r_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  inst_DFTStage/r_f_reg[6]/Q
                         net (fo=8, routed)           0.904     6.393    inst_DFTStage/r_f_reg__0[6]
    SLICE_X90Y34         LUT4 (Prop_lut4_I0_O)        0.325     6.718 r  inst_DFTStage/r_a_imag[24]_i_2/O
                         net (fo=2, routed)           0.470     7.188    inst_DFTStage/r_a_imag[24]_i_2_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.328     7.516 r  inst_DFTStage/r_bram_we_i_1/O
                         net (fo=118, routed)         0.970     8.485    inst_DFTStage/r_bram_we_i_1_n_0
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[18]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.620     9.557    inst_DFTStage/CLK
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[18]_lopt_replica/C
                         clock pessimism              0.458    10.015    
                         clock uncertainty           -0.035     9.979    
    SLICE_X95Y42         FDCE (Setup_fdce_C_CE)      -0.205     9.774    inst_DFTStage/r_bram_wdata_reg[18]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 inst_DFTStage/r_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_DFTStage/r_bram_wdata_reg[25]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_clk rise@5.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.072ns (31.384%)  route 2.344ns (68.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 9.557 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.790     5.070    inst_DFTStage/CLK
    SLICE_X91Y34         FDCE                                         r  inst_DFTStage/r_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  inst_DFTStage/r_f_reg[6]/Q
                         net (fo=8, routed)           0.904     6.393    inst_DFTStage/r_f_reg__0[6]
    SLICE_X90Y34         LUT4 (Prop_lut4_I0_O)        0.325     6.718 r  inst_DFTStage/r_a_imag[24]_i_2/O
                         net (fo=2, routed)           0.470     7.188    inst_DFTStage/r_a_imag[24]_i_2_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.328     7.516 r  inst_DFTStage/r_bram_we_i_1/O
                         net (fo=118, routed)         0.970     8.485    inst_DFTStage/r_bram_we_i_1_n_0
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[25]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.620     9.557    inst_DFTStage/CLK
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[25]_lopt_replica/C
                         clock pessimism              0.458    10.015    
                         clock uncertainty           -0.035     9.979    
    SLICE_X95Y42         FDCE (Setup_fdce_C_CE)      -0.205     9.774    inst_DFTStage/r_bram_wdata_reg[25]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 inst_DFTStage/r_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_DFTStage/r_bram_wdata_reg[29]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_clk rise@5.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.072ns (31.384%)  route 2.344ns (68.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 9.557 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.790     5.070    inst_DFTStage/CLK
    SLICE_X91Y34         FDCE                                         r  inst_DFTStage/r_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  inst_DFTStage/r_f_reg[6]/Q
                         net (fo=8, routed)           0.904     6.393    inst_DFTStage/r_f_reg__0[6]
    SLICE_X90Y34         LUT4 (Prop_lut4_I0_O)        0.325     6.718 r  inst_DFTStage/r_a_imag[24]_i_2/O
                         net (fo=2, routed)           0.470     7.188    inst_DFTStage/r_a_imag[24]_i_2_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.328     7.516 r  inst_DFTStage/r_bram_we_i_1/O
                         net (fo=118, routed)         0.970     8.485    inst_DFTStage/r_bram_we_i_1_n_0
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[29]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.620     9.557    inst_DFTStage/CLK
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[29]_lopt_replica/C
                         clock pessimism              0.458    10.015    
                         clock uncertainty           -0.035     9.979    
    SLICE_X95Y42         FDCE (Setup_fdce_C_CE)      -0.205     9.774    inst_DFTStage/r_bram_wdata_reg[29]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 inst_DFTStage/r_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_DFTStage/r_bram_wdata_reg[31]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_clk rise@5.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.072ns (31.384%)  route 2.344ns (68.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 9.557 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.790     5.070    inst_DFTStage/CLK
    SLICE_X91Y34         FDCE                                         r  inst_DFTStage/r_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  inst_DFTStage/r_f_reg[6]/Q
                         net (fo=8, routed)           0.904     6.393    inst_DFTStage/r_f_reg__0[6]
    SLICE_X90Y34         LUT4 (Prop_lut4_I0_O)        0.325     6.718 r  inst_DFTStage/r_a_imag[24]_i_2/O
                         net (fo=2, routed)           0.470     7.188    inst_DFTStage/r_a_imag[24]_i_2_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.328     7.516 r  inst_DFTStage/r_bram_we_i_1/O
                         net (fo=118, routed)         0.970     8.485    inst_DFTStage/r_bram_we_i_1_n_0
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[31]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.620     9.557    inst_DFTStage/CLK
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[31]_lopt_replica/C
                         clock pessimism              0.458    10.015    
                         clock uncertainty           -0.035     9.979    
    SLICE_X95Y42         FDCE (Setup_fdce_C_CE)      -0.205     9.774    inst_DFTStage/r_bram_wdata_reg[31]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 inst_DFTStage/r_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_DFTStage/r_bram_wdata_reg[42]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_clk rise@5.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.072ns (31.384%)  route 2.344ns (68.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 9.557 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.790     5.070    inst_DFTStage/CLK
    SLICE_X91Y34         FDCE                                         r  inst_DFTStage/r_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  inst_DFTStage/r_f_reg[6]/Q
                         net (fo=8, routed)           0.904     6.393    inst_DFTStage/r_f_reg__0[6]
    SLICE_X90Y34         LUT4 (Prop_lut4_I0_O)        0.325     6.718 r  inst_DFTStage/r_a_imag[24]_i_2/O
                         net (fo=2, routed)           0.470     7.188    inst_DFTStage/r_a_imag[24]_i_2_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.328     7.516 r  inst_DFTStage/r_bram_we_i_1/O
                         net (fo=118, routed)         0.970     8.485    inst_DFTStage/r_bram_we_i_1_n_0
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[42]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.620     9.557    inst_DFTStage/CLK
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[42]_lopt_replica/C
                         clock pessimism              0.458    10.015    
                         clock uncertainty           -0.035     9.979    
    SLICE_X95Y42         FDCE (Setup_fdce_C_CE)      -0.205     9.774    inst_DFTStage/r_bram_wdata_reg[42]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 inst_DFTStage/r_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_DFTStage/r_bram_wdata_reg[44]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_clk rise@5.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.072ns (31.384%)  route 2.344ns (68.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 9.557 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.790     5.070    inst_DFTStage/CLK
    SLICE_X91Y34         FDCE                                         r  inst_DFTStage/r_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  inst_DFTStage/r_f_reg[6]/Q
                         net (fo=8, routed)           0.904     6.393    inst_DFTStage/r_f_reg__0[6]
    SLICE_X90Y34         LUT4 (Prop_lut4_I0_O)        0.325     6.718 r  inst_DFTStage/r_a_imag[24]_i_2/O
                         net (fo=2, routed)           0.470     7.188    inst_DFTStage/r_a_imag[24]_i_2_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.328     7.516 r  inst_DFTStage/r_bram_we_i_1/O
                         net (fo=118, routed)         0.970     8.485    inst_DFTStage/r_bram_we_i_1_n_0
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[44]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.620     9.557    inst_DFTStage/CLK
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[44]_lopt_replica/C
                         clock pessimism              0.458    10.015    
                         clock uncertainty           -0.035     9.979    
    SLICE_X95Y42         FDCE (Setup_fdce_C_CE)      -0.205     9.774    inst_DFTStage/r_bram_wdata_reg[44]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 inst_DFTStage/r_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_DFTStage/r_bram_wdata_reg[48]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_clk rise@5.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.072ns (31.384%)  route 2.344ns (68.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 9.557 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.790     5.070    inst_DFTStage/CLK
    SLICE_X91Y34         FDCE                                         r  inst_DFTStage/r_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  inst_DFTStage/r_f_reg[6]/Q
                         net (fo=8, routed)           0.904     6.393    inst_DFTStage/r_f_reg__0[6]
    SLICE_X90Y34         LUT4 (Prop_lut4_I0_O)        0.325     6.718 r  inst_DFTStage/r_a_imag[24]_i_2/O
                         net (fo=2, routed)           0.470     7.188    inst_DFTStage/r_a_imag[24]_i_2_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.328     7.516 r  inst_DFTStage/r_bram_we_i_1/O
                         net (fo=118, routed)         0.970     8.485    inst_DFTStage/r_bram_we_i_1_n_0
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[48]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.620     9.557    inst_DFTStage/CLK
    SLICE_X95Y42         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[48]_lopt_replica/C
                         clock pessimism              0.458    10.015    
                         clock uncertainty           -0.035     9.979    
    SLICE_X95Y42         FDCE (Setup_fdce_C_CE)      -0.205     9.774    inst_DFTStage/r_bram_wdata_reg[48]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 inst_DFTStage/r_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_DFTStage/r_bram_wdata_reg[26]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_clk rise@5.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.072ns (31.614%)  route 2.319ns (68.386%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 9.557 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.790     5.070    inst_DFTStage/CLK
    SLICE_X91Y34         FDCE                                         r  inst_DFTStage/r_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  inst_DFTStage/r_f_reg[6]/Q
                         net (fo=8, routed)           0.904     6.393    inst_DFTStage/r_f_reg__0[6]
    SLICE_X90Y34         LUT4 (Prop_lut4_I0_O)        0.325     6.718 r  inst_DFTStage/r_a_imag[24]_i_2/O
                         net (fo=2, routed)           0.470     7.188    inst_DFTStage/r_a_imag[24]_i_2_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.328     7.516 r  inst_DFTStage/r_bram_we_i_1/O
                         net (fo=118, routed)         0.945     8.460    inst_DFTStage/r_bram_we_i_1_n_0
    SLICE_X95Y41         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[26]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.620     9.557    inst_DFTStage/CLK
    SLICE_X95Y41         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[26]_lopt_replica/C
                         clock pessimism              0.458    10.015    
                         clock uncertainty           -0.035     9.979    
    SLICE_X95Y41         FDCE (Setup_fdce_C_CE)      -0.205     9.774    inst_DFTStage/r_bram_wdata_reg[26]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 inst_DFTStage/r_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_DFTStage/r_bram_wdata_reg[33]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (i_clk rise@5.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.072ns (31.614%)  route 2.319ns (68.386%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 9.557 - 5.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.790     5.070    inst_DFTStage/CLK
    SLICE_X91Y34         FDCE                                         r  inst_DFTStage/r_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  inst_DFTStage/r_f_reg[6]/Q
                         net (fo=8, routed)           0.904     6.393    inst_DFTStage/r_f_reg__0[6]
    SLICE_X90Y34         LUT4 (Prop_lut4_I0_O)        0.325     6.718 r  inst_DFTStage/r_a_imag[24]_i_2/O
                         net (fo=2, routed)           0.470     7.188    inst_DFTStage/r_a_imag[24]_i_2_n_0
    SLICE_X91Y34         LUT6 (Prop_lut6_I5_O)        0.328     7.516 r  inst_DFTStage/r_bram_we_i_1/O
                         net (fo=118, routed)         0.945     8.460    inst_DFTStage/r_bram_we_i_1_n_0
    SLICE_X95Y41         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[33]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      5.000     5.000 r  
    AA9                                               0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         1.620     9.557    inst_DFTStage/CLK
    SLICE_X95Y41         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[33]_lopt_replica/C
                         clock pessimism              0.458    10.015    
                         clock uncertainty           -0.035     9.979    
    SLICE_X95Y41         FDCE (Setup_fdce_C_CE)      -0.205     9.774    inst_DFTStage/r_bram_wdata_reg[33]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  1.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 inst_DFTStage/r_bram_wdata_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.606     1.531    inst_DFTStage/CLK
    SLICE_X91Y36         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y36         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  inst_DFTStage/r_bram_wdata_reg[32]/Q
                         net (fo=1, routed)           0.107     1.779    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[32]
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.916     2.090    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.588    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.743    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inst_DFTStage/r_bram_wdata_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.606     1.531    inst_DFTStage/CLK
    SLICE_X91Y36         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y36         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  inst_DFTStage/r_bram_wdata_reg[36]/Q
                         net (fo=1, routed)           0.108     1.780    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[36]
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.916     2.090    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.588    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     1.743    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 inst_DFTStage/r_bram_wdata_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.608     1.533    inst_DFTStage/CLK
    SLICE_X91Y39         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y39         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  inst_DFTStage/r_bram_wdata_reg[35]/Q
                         net (fo=1, routed)           0.107     1.781    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[35]
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.916     2.090    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.588    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.743    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 inst_DFTStage/r_bram_wdata_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.608     1.533    inst_DFTStage/CLK
    SLICE_X91Y39         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y39         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  inst_DFTStage/r_bram_wdata_reg[37]/Q
                         net (fo=1, routed)           0.107     1.781    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[37]
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.916     2.090    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.588    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     1.743    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 inst_DFTStage/r_bram_wdata_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.608     1.533    inst_DFTStage/CLK
    SLICE_X91Y39         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y39         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  inst_DFTStage/r_bram_wdata_reg[33]/Q
                         net (fo=1, routed)           0.107     1.781    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[33]
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.916     2.090    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.588    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.743    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 inst_DFTStage/r_bram_wdata_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.609     1.534    inst_DFTStage/CLK
    SLICE_X91Y40         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y40         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  inst_DFTStage/r_bram_wdata_reg[20]/Q
                         net (fo=1, routed)           0.106     1.781    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[20]
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.916     2.090    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.588    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.155     1.743    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 inst_DFTStage/r_bram_wdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.608     1.533    inst_DFTStage/CLK
    SLICE_X92Y38         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y38         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  inst_DFTStage/r_bram_wdata_reg[16]/Q
                         net (fo=1, routed)           0.125     1.822    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[16]
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.916     2.090    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.608    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.155     1.763    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 inst_DFTStage/r_bram_wdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.608     1.533    inst_DFTStage/CLK
    SLICE_X92Y38         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y38         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  inst_DFTStage/r_bram_wdata_reg[18]/Q
                         net (fo=1, routed)           0.125     1.822    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[18]
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.916     2.090    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.608    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.155     1.763    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst_DFTStage/r_bram_wdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.734%)  route 0.167ns (54.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.606     1.531    inst_DFTStage/CLK
    SLICE_X93Y35         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y35         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  inst_DFTStage/r_bram_wdata_reg[13]/Q
                         net (fo=1, routed)           0.167     1.839    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.916     2.090    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.608    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.155     1.763    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst_DFTStage/r_bram_wdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.734%)  route 0.167ns (54.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.606     1.531    inst_DFTStage/CLK
    SLICE_X93Y35         FDCE                                         r  inst_DFTStage/r_bram_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y35         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  inst_DFTStage/r_bram_wdata_reg[17]/Q
                         net (fo=1, routed)           0.167     1.839    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[17]
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=531, routed)         0.916     2.090    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.608    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.155     1.763    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X4Y7    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X4Y7    inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X4Y12   inst_DFTStage/inst_eFunctionRom/inst_rom_e_imag/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X4Y12   inst_DFTStage/inst_eFunctionRom/inst_rom_e_imag/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X4Y13   inst_DFTStage/inst_eFunctionRom/inst_rom_e_real/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X4Y13   inst_DFTStage/inst_eFunctionRom/inst_rom_e_real/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X3Y13    inst_DFTStage/inst_ComplexMultiply/inst_imaginary_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X3Y14    inst_DFTStage/inst_ComplexMultiply/inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X3Y15    inst_DFTStage/inst_ComplexMultiply/inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X105Y32  inst_DFTStage/r_data_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X105Y32  inst_DFTStage/r_data_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X105Y32  inst_DFTStage/r_data_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X105Y32  inst_DFTStage/r_data_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X95Y34   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X94Y38   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X94Y40   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X95Y34   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X95Y34   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X95Y33   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X94Y31   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X95Y37   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X95Y37   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X95Y37   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X95Y37   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X95Y35   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X96Y35   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X94Y37   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X94Y37   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X94Y31   inst_DFTStage/inst_ComplexMultiply/o_q_imaginary_reg[4]/C



