--
-- Generated by VASY
--
ENTITY and21nor_x0 IS
PORT(
  nq	: OUT BIT;
  i0	: IN BIT;
  i1	: IN BIT;
  i2	: IN BIT
);
END and21nor_x0;

ARCHITECTURE VBE OF and21nor_x0 IS

BEGIN

  nq <= ((NOT(i2) AND NOT(i1)) OR (NOT(i2) AND NOT(i0)));
END VBE;
