#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Sep  4 00:18:16 2023
# Process ID: 3296
# Current directory: C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.runs/synth_1
# Command line: vivado.exe -log UART_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_controller.tcl
# Log file: C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.runs/synth_1/UART_controller.vds
# Journal file: C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.runs/synth_1\vivado.jou
# Running On: DESKTOP-AJV8A0J, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16855 MB
#-----------------------------------------------------------
source UART_controller.tcl -notrace
Command: synth_design -top UART_controller -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16168
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_controller' [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:23]
INFO: [Synth 8-3491] module 'button_debounce' declared at 'C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/button_debounce.vhd:8' bound to instance 'tx_button_controller' of component 'button_debounce' [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:55]
INFO: [Synth 8-638] synthesizing module 'button_debounce' [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/button_debounce.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'button_debounce' (1#1) [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/button_debounce.vhd:20]
INFO: [Synth 8-3491] module 'UART' declared at 'C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART.vhd:9' bound to instance 'UART_transceiver' of component 'UART' [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:63]
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART.vhd:25]
INFO: [Synth 8-3491] module 'UART_tx' declared at 'C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_tx.vhd:8' bound to instance 'transmitter' of component 'UART_tx' [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART.vhd:49]
INFO: [Synth 8-638] synthesizing module 'UART_tx' [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_tx.vhd:23]
INFO: [Synth 8-226] default block is never used [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_tx.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'UART_tx' (2#1) [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_tx.vhd:23]
INFO: [Synth 8-3491] module 'UART_rx' declared at 'C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_rx.vhd:8' bound to instance 'receiver' of component 'UART_rx' [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART.vhd:59]
INFO: [Synth 8-638] synthesizing module 'UART_rx' [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_rx.vhd:22]
INFO: [Synth 8-226] default block is never used [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_rx.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'UART_rx' (3#1) [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_rx.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'UART' (4#1) [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'UART_controller' (5#1) [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.613 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1567.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/constrs_1/new/UART_const.xdc]
Finished Parsing XDC File [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/constrs_1/new/UART_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.srcs/constrs_1/new/UART_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1635.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1635.863 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'UART_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'UART_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                   start |                             0010 |                               01
                    data |                             0100 |                               10
                    stop |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'UART_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'UART_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]) is unused and will be removed from module UART_controller.
WARNING: [Synth 8-3332] Sequential element (UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]) is unused and will be removed from module UART_controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     3|
|4     |LUT2   |    10|
|5     |LUT3   |     2|
|6     |LUT4   |     4|
|7     |LUT5   |     5|
|8     |LUT6   |    12|
|9     |FDRE   |    31|
|10    |FDSE   |    10|
|11    |IBUF   |     3|
|12    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.863 ; gain = 68.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1635.863 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1635.863 ; gain = 68.250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1635.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1635.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7dffca6
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1635.863 ; gain = 68.250
INFO: [Common 17-1381] The checkpoint 'C:/Users/luisr/Desktop/FPGA/Hardware/Pynq Z1/VHDL/uart/uart.runs/synth_1/UART_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_controller_utilization_synth.rpt -pb UART_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  4 00:18:51 2023...
