0.6
2019.2
Dec  5 2019
05:06:03
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sim_1/new/AnimationMainSim.sv,1589901626,systemVerilog,,,,AnimationMainSim,,,,,,,,
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sim_1/new/BinaryCounterSim.sv,1589382792,systemVerilog,,,,BinaryCounterSim,,,,,,,,
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sim_1/new/InverterMainSim.v,1589924130,systemVerilog,,,,InverterMainSim,,,,,,,,
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sim_1/new/MemoryModulatorSim.sv,1589922015,systemVerilog,,,,MemoryModulatorSim,,,,,,,,
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sources_1/new/AnimationMain.sv,1589922677,systemVerilog,,C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sources_1/new/BinaryCounter.sv,,AnimationMain,,,,,,,,
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sources_1/new/BinaryCounter.sv,1589847704,systemVerilog,,C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sources_1/new/InverterMain.v,,BinaryCounter,,,,,,,,
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sources_1/new/ClockDivider.v,1589573058,systemVerilog,,C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sources_1/new/Counter.sv,,ClockDivider,,,../../../../SCRATCH.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sources_1/new/Counter.sv,1589581767,systemVerilog,,C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sources_1/new/Inverter.v,,Counter,,,../../../../SCRATCH.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sources_1/new/Inverter.v,1589408875,systemVerilog,,C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sources_1/new/InverterMain.v,,Inverter,,,../../../../SCRATCH.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sources_1/new/InverterMain.v,1589938079,systemVerilog,,C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sources_1/new/MemoryModulator.sv,,InverterMain,,,,,,,,
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sources_1/new/MemoryModulator.sv,1589901320,systemVerilog,,C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sim_1/new/InverterMainSim.v,,MemoryModulator,,,,,,,,
