#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LCD_tx */
LCD_tx__0__DR EQU CYREG_GPIO_PRT0_DR
LCD_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_tx__0__HSIOM_MASK EQU 0x000000F0
LCD_tx__0__HSIOM_SHIFT EQU 4
LCD_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_tx__0__MASK EQU 0x02
LCD_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_tx__0__PC EQU CYREG_GPIO_PRT0_PC
LCD_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_tx__0__PORT EQU 0
LCD_tx__0__PS EQU CYREG_GPIO_PRT0_PS
LCD_tx__0__SHIFT EQU 1
LCD_tx__DR EQU CYREG_GPIO_PRT0_DR
LCD_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_tx__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_tx__MASK EQU 0x02
LCD_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_tx__PC EQU CYREG_GPIO_PRT0_PC
LCD_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_tx__PORT EQU 0
LCD_tx__PS EQU CYREG_GPIO_PRT0_PS
LCD_tx__SHIFT EQU 1

/* sw0 */
sw0__0__DR EQU CYREG_GPIO_PRT2_DR
sw0__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
sw0__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
sw0__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
sw0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
sw0__0__HSIOM_MASK EQU 0x0000000F
sw0__0__HSIOM_SHIFT EQU 0
sw0__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
sw0__0__INTR EQU CYREG_GPIO_PRT2_INTR
sw0__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
sw0__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
sw0__0__MASK EQU 0x01
sw0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
sw0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
sw0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
sw0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
sw0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
sw0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
sw0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
sw0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
sw0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
sw0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
sw0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
sw0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
sw0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
sw0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
sw0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
sw0__0__PC EQU CYREG_GPIO_PRT2_PC
sw0__0__PC2 EQU CYREG_GPIO_PRT2_PC2
sw0__0__PORT EQU 2
sw0__0__PS EQU CYREG_GPIO_PRT2_PS
sw0__0__SHIFT EQU 0
sw0__DR EQU CYREG_GPIO_PRT2_DR
sw0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
sw0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
sw0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
sw0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
sw0__INTR EQU CYREG_GPIO_PRT2_INTR
sw0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
sw0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
sw0__MASK EQU 0x01
sw0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
sw0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
sw0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
sw0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
sw0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
sw0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
sw0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
sw0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
sw0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
sw0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
sw0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
sw0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
sw0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
sw0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
sw0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
sw0__PC EQU CYREG_GPIO_PRT2_PC
sw0__PC2 EQU CYREG_GPIO_PRT2_PC2
sw0__PORT EQU 2
sw0__PS EQU CYREG_GPIO_PRT2_PS
sw0__SHIFT EQU 0

/* sw1 */
sw1__0__DR EQU CYREG_GPIO_PRT2_DR
sw1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
sw1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
sw1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
sw1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
sw1__0__HSIOM_MASK EQU 0x000000F0
sw1__0__HSIOM_SHIFT EQU 4
sw1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
sw1__0__INTR EQU CYREG_GPIO_PRT2_INTR
sw1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
sw1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
sw1__0__MASK EQU 0x02
sw1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
sw1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
sw1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
sw1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
sw1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
sw1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
sw1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
sw1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
sw1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
sw1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
sw1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
sw1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
sw1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
sw1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
sw1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
sw1__0__PC EQU CYREG_GPIO_PRT2_PC
sw1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
sw1__0__PORT EQU 2
sw1__0__PS EQU CYREG_GPIO_PRT2_PS
sw1__0__SHIFT EQU 1
sw1__DR EQU CYREG_GPIO_PRT2_DR
sw1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
sw1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
sw1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
sw1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
sw1__INTR EQU CYREG_GPIO_PRT2_INTR
sw1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
sw1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
sw1__MASK EQU 0x02
sw1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
sw1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
sw1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
sw1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
sw1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
sw1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
sw1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
sw1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
sw1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
sw1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
sw1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
sw1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
sw1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
sw1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
sw1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
sw1__PC EQU CYREG_GPIO_PRT2_PC
sw1__PC2 EQU CYREG_GPIO_PRT2_PC2
sw1__PORT EQU 2
sw1__PS EQU CYREG_GPIO_PRT2_PS
sw1__SHIFT EQU 1

/* sw2 */
sw2__0__DR EQU CYREG_GPIO_PRT0_DR
sw2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
sw2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
sw2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
sw2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
sw2__0__HSIOM_MASK EQU 0x0000000F
sw2__0__HSIOM_SHIFT EQU 0
sw2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
sw2__0__INTR EQU CYREG_GPIO_PRT0_INTR
sw2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
sw2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
sw2__0__MASK EQU 0x01
sw2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
sw2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
sw2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
sw2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
sw2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
sw2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
sw2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
sw2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
sw2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
sw2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
sw2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
sw2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
sw2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
sw2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
sw2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
sw2__0__PC EQU CYREG_GPIO_PRT0_PC
sw2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
sw2__0__PORT EQU 0
sw2__0__PS EQU CYREG_GPIO_PRT0_PS
sw2__0__SHIFT EQU 0
sw2__DR EQU CYREG_GPIO_PRT0_DR
sw2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
sw2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
sw2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
sw2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
sw2__INTR EQU CYREG_GPIO_PRT0_INTR
sw2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
sw2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
sw2__MASK EQU 0x01
sw2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
sw2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
sw2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
sw2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
sw2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
sw2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
sw2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
sw2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
sw2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
sw2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
sw2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
sw2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
sw2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
sw2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
sw2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
sw2__PC EQU CYREG_GPIO_PRT0_PC
sw2__PC2 EQU CYREG_GPIO_PRT0_PC2
sw2__PORT EQU 0
sw2__PS EQU CYREG_GPIO_PRT0_PS
sw2__SHIFT EQU 0

/* P4_4 */
P4_4__0__DR EQU CYREG_GPIO_PRT4_DR
P4_4__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
P4_4__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
P4_4__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
P4_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
P4_4__0__HSIOM_MASK EQU 0x000F0000
P4_4__0__HSIOM_SHIFT EQU 16
P4_4__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
P4_4__0__INTR EQU CYREG_GPIO_PRT4_INTR
P4_4__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
P4_4__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
P4_4__0__MASK EQU 0x10
P4_4__0__PC EQU CYREG_GPIO_PRT4_PC
P4_4__0__PC2 EQU CYREG_GPIO_PRT4_PC2
P4_4__0__PORT EQU 4
P4_4__0__PS EQU CYREG_GPIO_PRT4_PS
P4_4__0__SHIFT EQU 4
P4_4__DR EQU CYREG_GPIO_PRT4_DR
P4_4__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
P4_4__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
P4_4__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
P4_4__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
P4_4__INTR EQU CYREG_GPIO_PRT4_INTR
P4_4__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
P4_4__INTSTAT EQU CYREG_GPIO_PRT4_INTR
P4_4__LED1__DR EQU CYREG_GPIO_PRT4_DR
P4_4__LED1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
P4_4__LED1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
P4_4__LED1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
P4_4__LED1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
P4_4__LED1__INTR EQU CYREG_GPIO_PRT4_INTR
P4_4__LED1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
P4_4__LED1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
P4_4__LED1__MASK EQU 0x10
P4_4__LED1__PC EQU CYREG_GPIO_PRT4_PC
P4_4__LED1__PC2 EQU CYREG_GPIO_PRT4_PC2
P4_4__LED1__PORT EQU 4
P4_4__LED1__PS EQU CYREG_GPIO_PRT4_PS
P4_4__LED1__SHIFT EQU 4
P4_4__MASK EQU 0x10
P4_4__PC EQU CYREG_GPIO_PRT4_PC
P4_4__PC2 EQU CYREG_GPIO_PRT4_PC2
P4_4__PORT EQU 4
P4_4__PS EQU CYREG_GPIO_PRT4_PS
P4_4__SHIFT EQU 4

/* P7_1 */
P7_1__0__DR EQU CYREG_GPIO_PRT7_DR
P7_1__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
P7_1__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
P7_1__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
P7_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
P7_1__0__HSIOM_MASK EQU 0x000000F0
P7_1__0__HSIOM_SHIFT EQU 4
P7_1__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
P7_1__0__INTR EQU CYREG_GPIO_PRT7_INTR
P7_1__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
P7_1__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
P7_1__0__MASK EQU 0x02
P7_1__0__PC EQU CYREG_GPIO_PRT7_PC
P7_1__0__PC2 EQU CYREG_GPIO_PRT7_PC2
P7_1__0__PORT EQU 7
P7_1__0__PS EQU CYREG_GPIO_PRT7_PS
P7_1__0__SHIFT EQU 1
P7_1__DR EQU CYREG_GPIO_PRT7_DR
P7_1__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
P7_1__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
P7_1__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
P7_1__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
P7_1__INTR EQU CYREG_GPIO_PRT7_INTR
P7_1__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
P7_1__INTSTAT EQU CYREG_GPIO_PRT7_INTR
P7_1__MASK EQU 0x02
P7_1__PC EQU CYREG_GPIO_PRT7_PC
P7_1__PC2 EQU CYREG_GPIO_PRT7_PC2
P7_1__PORT EQU 7
P7_1__PS EQU CYREG_GPIO_PRT7_PS
P7_1__SHIFT EQU 1
P7_1__SNAP EQU CYREG_GPIO_PRT7_INTR

/* crdy */
crdy__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
crdy__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
crdy__INTC_MASK EQU 0x100
crdy__INTC_NUMBER EQU 8
crdy__INTC_PRIOR_MASK EQU 0xC0
crdy__INTC_PRIOR_NUM EQU 3
crdy__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
crdy__INTC_SET_EN_REG EQU CYREG_CM0_ISER
crdy__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* dio0 */
dio0__0__DR EQU CYREG_GPIO_PRT3_DR
dio0__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
dio0__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
dio0__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
dio0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
dio0__0__HSIOM_MASK EQU 0x00F00000
dio0__0__HSIOM_SHIFT EQU 20
dio0__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
dio0__0__INTR EQU CYREG_GPIO_PRT3_INTR
dio0__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
dio0__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
dio0__0__MASK EQU 0x20
dio0__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
dio0__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
dio0__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
dio0__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
dio0__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
dio0__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
dio0__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
dio0__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
dio0__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
dio0__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
dio0__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
dio0__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
dio0__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
dio0__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
dio0__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
dio0__0__PC EQU CYREG_GPIO_PRT3_PC
dio0__0__PC2 EQU CYREG_GPIO_PRT3_PC2
dio0__0__PORT EQU 3
dio0__0__PS EQU CYREG_GPIO_PRT3_PS
dio0__0__SHIFT EQU 5
dio0__DR EQU CYREG_GPIO_PRT3_DR
dio0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
dio0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
dio0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
dio0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
dio0__INTR EQU CYREG_GPIO_PRT3_INTR
dio0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
dio0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
dio0__MASK EQU 0x20
dio0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
dio0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
dio0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
dio0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
dio0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
dio0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
dio0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
dio0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
dio0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
dio0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
dio0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
dio0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
dio0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
dio0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
dio0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
dio0__PC EQU CYREG_GPIO_PRT3_PC
dio0__PC2 EQU CYREG_GPIO_PRT3_PC2
dio0__PORT EQU 3
dio0__PS EQU CYREG_GPIO_PRT3_PS
dio0__SHIFT EQU 5

/* dio1 */
dio1__0__DR EQU CYREG_GPIO_PRT3_DR
dio1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
dio1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
dio1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
dio1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
dio1__0__HSIOM_MASK EQU 0x0F000000
dio1__0__HSIOM_SHIFT EQU 24
dio1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
dio1__0__INTR EQU CYREG_GPIO_PRT3_INTR
dio1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
dio1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
dio1__0__MASK EQU 0x40
dio1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
dio1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
dio1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
dio1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
dio1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
dio1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
dio1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
dio1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
dio1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
dio1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
dio1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
dio1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
dio1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
dio1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
dio1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
dio1__0__PC EQU CYREG_GPIO_PRT3_PC
dio1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
dio1__0__PORT EQU 3
dio1__0__PS EQU CYREG_GPIO_PRT3_PS
dio1__0__SHIFT EQU 6
dio1__DR EQU CYREG_GPIO_PRT3_DR
dio1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
dio1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
dio1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
dio1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
dio1__INTR EQU CYREG_GPIO_PRT3_INTR
dio1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
dio1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
dio1__MASK EQU 0x40
dio1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
dio1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
dio1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
dio1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
dio1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
dio1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
dio1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
dio1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
dio1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
dio1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
dio1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
dio1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
dio1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
dio1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
dio1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
dio1__PC EQU CYREG_GPIO_PRT3_PC
dio1__PC2 EQU CYREG_GPIO_PRT3_PC2
dio1__PORT EQU 3
dio1__PS EQU CYREG_GPIO_PRT3_PS
dio1__SHIFT EQU 6

/* dio2 */
dio2__0__DR EQU CYREG_GPIO_PRT3_DR
dio2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
dio2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
dio2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
dio2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
dio2__0__HSIOM_MASK EQU 0xF0000000
dio2__0__HSIOM_SHIFT EQU 28
dio2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
dio2__0__INTR EQU CYREG_GPIO_PRT3_INTR
dio2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
dio2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
dio2__0__MASK EQU 0x80
dio2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
dio2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
dio2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
dio2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
dio2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
dio2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
dio2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
dio2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
dio2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
dio2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
dio2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
dio2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
dio2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
dio2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
dio2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
dio2__0__PC EQU CYREG_GPIO_PRT3_PC
dio2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
dio2__0__PORT EQU 3
dio2__0__PS EQU CYREG_GPIO_PRT3_PS
dio2__0__SHIFT EQU 7
dio2__DR EQU CYREG_GPIO_PRT3_DR
dio2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
dio2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
dio2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
dio2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
dio2__INTR EQU CYREG_GPIO_PRT3_INTR
dio2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
dio2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
dio2__MASK EQU 0x80
dio2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
dio2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
dio2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
dio2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
dio2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
dio2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
dio2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
dio2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
dio2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
dio2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
dio2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
dio2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
dio2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
dio2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
dio2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
dio2__PC EQU CYREG_GPIO_PRT3_PC
dio2__PC2 EQU CYREG_GPIO_PRT3_PC2
dio2__PORT EQU 3
dio2__PS EQU CYREG_GPIO_PRT3_PS
dio2__SHIFT EQU 7

/* flow_cy_m0s8_tcpwm_1 */
flow_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
flow_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
flow_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
flow_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
flow_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
flow_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
flow_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
flow_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
flow_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
flow_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
flow_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
flow_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
flow_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
flow_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
flow_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
flow_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
flow_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
flow_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
flow_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
flow_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
flow_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
flow_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
flow_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
flow_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
flow_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
flow_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
flow_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
flow_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
flow_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
flow_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* nrst */
nrst__0__DR EQU CYREG_GPIO_PRT3_DR
nrst__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
nrst__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
nrst__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
nrst__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
nrst__0__HSIOM_MASK EQU 0x000F0000
nrst__0__HSIOM_SHIFT EQU 16
nrst__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
nrst__0__INTR EQU CYREG_GPIO_PRT3_INTR
nrst__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
nrst__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
nrst__0__MASK EQU 0x10
nrst__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
nrst__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
nrst__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
nrst__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
nrst__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
nrst__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
nrst__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
nrst__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
nrst__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
nrst__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
nrst__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
nrst__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
nrst__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
nrst__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
nrst__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
nrst__0__PC EQU CYREG_GPIO_PRT3_PC
nrst__0__PC2 EQU CYREG_GPIO_PRT3_PC2
nrst__0__PORT EQU 3
nrst__0__PS EQU CYREG_GPIO_PRT3_PS
nrst__0__SHIFT EQU 4
nrst__DR EQU CYREG_GPIO_PRT3_DR
nrst__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
nrst__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
nrst__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
nrst__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
nrst__INTR EQU CYREG_GPIO_PRT3_INTR
nrst__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
nrst__INTSTAT EQU CYREG_GPIO_PRT3_INTR
nrst__MASK EQU 0x10
nrst__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
nrst__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
nrst__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
nrst__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
nrst__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
nrst__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
nrst__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
nrst__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
nrst__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
nrst__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
nrst__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
nrst__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
nrst__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
nrst__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
nrst__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
nrst__PC EQU CYREG_GPIO_PRT3_PC
nrst__PC2 EQU CYREG_GPIO_PRT3_PC2
nrst__PORT EQU 3
nrst__PS EQU CYREG_GPIO_PRT3_PS
nrst__SHIFT EQU 4

/* ubut */
ubut__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ubut__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ubut__INTC_MASK EQU 0x02
ubut__INTC_NUMBER EQU 1
ubut__INTC_PRIOR_MASK EQU 0xC000
ubut__INTC_PRIOR_NUM EQU 3
ubut__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ubut__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ubut__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* wdog */
wdog__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
wdog__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
wdog__INTC_MASK EQU 0x80
wdog__INTC_NUMBER EQU 7
wdog__INTC_PRIOR_MASK EQU 0xC0000000
wdog__INTC_PRIOR_NUM EQU 3
wdog__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
wdog__INTC_SET_EN_REG EQU CYREG_CM0_ISER
wdog__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ADC_1_cy_psoc4_sar */
ADC_1_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_1_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_1_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_1_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_1_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_1_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_1_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_1_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_1_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_1_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

/* ADC_1_cy_psoc4_sarmux_8 */
ADC_1_cy_psoc4_sarmux_8__CH_0_PIN EQU 2
ADC_1_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_1_cy_psoc4_sarmux_8__CH_1_PIN EQU 0
ADC_1_cy_psoc4_sarmux_8__CH_1_PORT EQU 7
ADC_1_cy_psoc4_sarmux_8__CH_2_PIN EQU 4
ADC_1_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_1_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_1_cy_psoc4_sarmux_8__VNEG EQU 0

/* ADC_1_intClock */
ADC_1_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_1_intClock__DIV_ID EQU 0x00000043
ADC_1_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
ADC_1_intClock__PA_DIV_ID EQU 0x000000FF

/* ADC_1_IRQ */
ADC_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_1_IRQ__INTC_MASK EQU 0x10000
ADC_1_IRQ__INTC_NUMBER EQU 16
ADC_1_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* SPI_1_miso_s */
SPI_1_miso_s__0__DR EQU CYREG_GPIO_PRT3_DR
SPI_1_miso_s__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SPI_1_miso_s__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SPI_1_miso_s__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SPI_1_miso_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPI_1_miso_s__0__HSIOM_GPIO EQU 0
SPI_1_miso_s__0__HSIOM_I2C EQU 14
SPI_1_miso_s__0__HSIOM_I2C_SDA EQU 14
SPI_1_miso_s__0__HSIOM_MASK EQU 0x000000F0
SPI_1_miso_s__0__HSIOM_SHIFT EQU 4
SPI_1_miso_s__0__HSIOM_SPI EQU 15
SPI_1_miso_s__0__HSIOM_SPI_MISO EQU 15
SPI_1_miso_s__0__HSIOM_UART EQU 9
SPI_1_miso_s__0__HSIOM_UART_TX EQU 9
SPI_1_miso_s__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SPI_1_miso_s__0__INTR EQU CYREG_GPIO_PRT3_INTR
SPI_1_miso_s__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SPI_1_miso_s__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SPI_1_miso_s__0__MASK EQU 0x02
SPI_1_miso_s__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SPI_1_miso_s__0__OUT_SEL_SHIFT EQU 2
SPI_1_miso_s__0__OUT_SEL_VAL EQU -1
SPI_1_miso_s__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPI_1_miso_s__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPI_1_miso_s__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPI_1_miso_s__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPI_1_miso_s__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPI_1_miso_s__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPI_1_miso_s__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPI_1_miso_s__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPI_1_miso_s__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPI_1_miso_s__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPI_1_miso_s__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPI_1_miso_s__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPI_1_miso_s__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPI_1_miso_s__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPI_1_miso_s__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPI_1_miso_s__0__PC EQU CYREG_GPIO_PRT3_PC
SPI_1_miso_s__0__PC2 EQU CYREG_GPIO_PRT3_PC2
SPI_1_miso_s__0__PORT EQU 3
SPI_1_miso_s__0__PS EQU CYREG_GPIO_PRT3_PS
SPI_1_miso_s__0__SHIFT EQU 1
SPI_1_miso_s__DR EQU CYREG_GPIO_PRT3_DR
SPI_1_miso_s__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SPI_1_miso_s__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SPI_1_miso_s__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SPI_1_miso_s__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SPI_1_miso_s__INTR EQU CYREG_GPIO_PRT3_INTR
SPI_1_miso_s__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SPI_1_miso_s__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SPI_1_miso_s__MASK EQU 0x02
SPI_1_miso_s__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPI_1_miso_s__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPI_1_miso_s__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPI_1_miso_s__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPI_1_miso_s__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPI_1_miso_s__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPI_1_miso_s__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPI_1_miso_s__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPI_1_miso_s__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPI_1_miso_s__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPI_1_miso_s__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPI_1_miso_s__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPI_1_miso_s__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPI_1_miso_s__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPI_1_miso_s__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPI_1_miso_s__PC EQU CYREG_GPIO_PRT3_PC
SPI_1_miso_s__PC2 EQU CYREG_GPIO_PRT3_PC2
SPI_1_miso_s__PORT EQU 3
SPI_1_miso_s__PS EQU CYREG_GPIO_PRT3_PS
SPI_1_miso_s__SHIFT EQU 1

/* SPI_1_mosi_s */
SPI_1_mosi_s__0__DR EQU CYREG_GPIO_PRT3_DR
SPI_1_mosi_s__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SPI_1_mosi_s__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SPI_1_mosi_s__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SPI_1_mosi_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPI_1_mosi_s__0__HSIOM_GPIO EQU 0
SPI_1_mosi_s__0__HSIOM_I2C EQU 14
SPI_1_mosi_s__0__HSIOM_I2C_SCL EQU 14
SPI_1_mosi_s__0__HSIOM_MASK EQU 0x0000000F
SPI_1_mosi_s__0__HSIOM_SHIFT EQU 0
SPI_1_mosi_s__0__HSIOM_SPI EQU 15
SPI_1_mosi_s__0__HSIOM_SPI_MOSI EQU 15
SPI_1_mosi_s__0__HSIOM_UART EQU 9
SPI_1_mosi_s__0__HSIOM_UART_RX EQU 9
SPI_1_mosi_s__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SPI_1_mosi_s__0__INTR EQU CYREG_GPIO_PRT3_INTR
SPI_1_mosi_s__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SPI_1_mosi_s__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SPI_1_mosi_s__0__MASK EQU 0x01
SPI_1_mosi_s__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPI_1_mosi_s__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPI_1_mosi_s__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPI_1_mosi_s__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPI_1_mosi_s__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPI_1_mosi_s__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPI_1_mosi_s__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPI_1_mosi_s__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPI_1_mosi_s__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPI_1_mosi_s__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPI_1_mosi_s__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPI_1_mosi_s__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPI_1_mosi_s__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPI_1_mosi_s__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPI_1_mosi_s__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPI_1_mosi_s__0__PC EQU CYREG_GPIO_PRT3_PC
SPI_1_mosi_s__0__PC2 EQU CYREG_GPIO_PRT3_PC2
SPI_1_mosi_s__0__PORT EQU 3
SPI_1_mosi_s__0__PS EQU CYREG_GPIO_PRT3_PS
SPI_1_mosi_s__0__SHIFT EQU 0
SPI_1_mosi_s__DR EQU CYREG_GPIO_PRT3_DR
SPI_1_mosi_s__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SPI_1_mosi_s__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SPI_1_mosi_s__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SPI_1_mosi_s__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SPI_1_mosi_s__INTR EQU CYREG_GPIO_PRT3_INTR
SPI_1_mosi_s__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SPI_1_mosi_s__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SPI_1_mosi_s__MASK EQU 0x01
SPI_1_mosi_s__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPI_1_mosi_s__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPI_1_mosi_s__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPI_1_mosi_s__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPI_1_mosi_s__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPI_1_mosi_s__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPI_1_mosi_s__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPI_1_mosi_s__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPI_1_mosi_s__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPI_1_mosi_s__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPI_1_mosi_s__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPI_1_mosi_s__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPI_1_mosi_s__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPI_1_mosi_s__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPI_1_mosi_s__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPI_1_mosi_s__PC EQU CYREG_GPIO_PRT3_PC
SPI_1_mosi_s__PC2 EQU CYREG_GPIO_PRT3_PC2
SPI_1_mosi_s__PORT EQU 3
SPI_1_mosi_s__PS EQU CYREG_GPIO_PRT3_PS
SPI_1_mosi_s__SHIFT EQU 0

/* SPI_1_SCB */
SPI_1_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI_1_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
SPI_1_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
SPI_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPI_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPI_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPI_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPI_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPI_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPI_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPI_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPI_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPI_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPI_1_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
SPI_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPI_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPI_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPI_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPI_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPI_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPI_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPI_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPI_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPI_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPI_1_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
SPI_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPI_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPI_1_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
SPI_1_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
SPI_1_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
SPI_1_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
SPI_1_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
SPI_1_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
SPI_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI_1_SCB__SS0_POSISTION EQU 0
SPI_1_SCB__SS1_POSISTION EQU 1
SPI_1_SCB__SS2_POSISTION EQU 2
SPI_1_SCB__SS3_POSISTION EQU 3
SPI_1_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
SPI_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* SPI_1_SCBCLK */
SPI_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
SPI_1_SCBCLK__DIV_ID EQU 0x00000040
SPI_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
SPI_1_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* SPI_1_sclk_s */
SPI_1_sclk_s__0__DR EQU CYREG_GPIO_PRT0_DR
SPI_1_sclk_s__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_1_sclk_s__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_1_sclk_s__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_1_sclk_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_1_sclk_s__0__HSIOM_GPIO EQU 0
SPI_1_sclk_s__0__HSIOM_MASK EQU 0x0F000000
SPI_1_sclk_s__0__HSIOM_SHIFT EQU 24
SPI_1_sclk_s__0__HSIOM_SPI EQU 15
SPI_1_sclk_s__0__HSIOM_SPI_CLK EQU 15
SPI_1_sclk_s__0__HSIOM_UART EQU 9
SPI_1_sclk_s__0__HSIOM_UART_CTS EQU 9
SPI_1_sclk_s__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_1_sclk_s__0__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_1_sclk_s__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_1_sclk_s__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_1_sclk_s__0__MASK EQU 0x40
SPI_1_sclk_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_sclk_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_sclk_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_sclk_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_sclk_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_sclk_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_sclk_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_sclk_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_sclk_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_sclk_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_sclk_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_sclk_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_sclk_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_sclk_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_sclk_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_sclk_s__0__PC EQU CYREG_GPIO_PRT0_PC
SPI_1_sclk_s__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_1_sclk_s__0__PORT EQU 0
SPI_1_sclk_s__0__PS EQU CYREG_GPIO_PRT0_PS
SPI_1_sclk_s__0__SHIFT EQU 6
SPI_1_sclk_s__DR EQU CYREG_GPIO_PRT0_DR
SPI_1_sclk_s__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_1_sclk_s__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_1_sclk_s__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_1_sclk_s__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_1_sclk_s__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_1_sclk_s__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_1_sclk_s__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_1_sclk_s__MASK EQU 0x40
SPI_1_sclk_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_sclk_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_sclk_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_sclk_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_sclk_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_sclk_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_sclk_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_sclk_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_sclk_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_sclk_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_sclk_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_sclk_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_sclk_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_sclk_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_sclk_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_sclk_s__PC EQU CYREG_GPIO_PRT0_PC
SPI_1_sclk_s__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_1_sclk_s__PORT EQU 0
SPI_1_sclk_s__PS EQU CYREG_GPIO_PRT0_PS
SPI_1_sclk_s__SHIFT EQU 6

/* SPI_1_ss_s */
SPI_1_ss_s__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_1_ss_s__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_1_ss_s__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_1_ss_s__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_1_ss_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_1_ss_s__0__HSIOM_GPIO EQU 0
SPI_1_ss_s__0__HSIOM_MASK EQU 0x0000F000
SPI_1_ss_s__0__HSIOM_SHIFT EQU 12
SPI_1_ss_s__0__HSIOM_SPI EQU 15
SPI_1_ss_s__0__HSIOM_SPI_SELECT0 EQU 15
SPI_1_ss_s__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_1_ss_s__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_1_ss_s__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_1_ss_s__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_1_ss_s__0__MASK EQU 0x08
SPI_1_ss_s__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_1_ss_s__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_1_ss_s__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_1_ss_s__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_1_ss_s__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_1_ss_s__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_1_ss_s__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_1_ss_s__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_1_ss_s__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_1_ss_s__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_1_ss_s__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_1_ss_s__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_1_ss_s__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_1_ss_s__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_1_ss_s__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_1_ss_s__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_1_ss_s__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_1_ss_s__0__PORT EQU 2
SPI_1_ss_s__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_1_ss_s__0__SHIFT EQU 3
SPI_1_ss_s__DR EQU CYREG_GPIO_PRT2_DR
SPI_1_ss_s__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_1_ss_s__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_1_ss_s__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_1_ss_s__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_1_ss_s__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_1_ss_s__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_1_ss_s__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_1_ss_s__MASK EQU 0x08
SPI_1_ss_s__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_1_ss_s__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_1_ss_s__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_1_ss_s__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_1_ss_s__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_1_ss_s__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_1_ss_s__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_1_ss_s__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_1_ss_s__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_1_ss_s__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_1_ss_s__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_1_ss_s__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_1_ss_s__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_1_ss_s__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_1_ss_s__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_1_ss_s__PC EQU CYREG_GPIO_PRT2_PC
SPI_1_ss_s__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_1_ss_s__PORT EQU 2
SPI_1_ss_s__PS EQU CYREG_GPIO_PRT2_PS
SPI_1_ss_s__SHIFT EQU 3

/* chan1 */
chan1__0__DR EQU CYREG_GPIO_PRT2_DR
chan1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
chan1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
chan1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
chan1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
chan1__0__HSIOM_MASK EQU 0x00000F00
chan1__0__HSIOM_SHIFT EQU 8
chan1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
chan1__0__INTR EQU CYREG_GPIO_PRT2_INTR
chan1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
chan1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
chan1__0__MASK EQU 0x04
chan1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
chan1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
chan1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
chan1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
chan1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
chan1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
chan1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
chan1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
chan1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
chan1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
chan1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
chan1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
chan1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
chan1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
chan1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
chan1__0__PC EQU CYREG_GPIO_PRT2_PC
chan1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
chan1__0__PORT EQU 2
chan1__0__PS EQU CYREG_GPIO_PRT2_PS
chan1__0__SHIFT EQU 2
chan1__DR EQU CYREG_GPIO_PRT2_DR
chan1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
chan1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
chan1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
chan1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
chan1__INTR EQU CYREG_GPIO_PRT2_INTR
chan1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
chan1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
chan1__MASK EQU 0x04
chan1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
chan1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
chan1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
chan1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
chan1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
chan1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
chan1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
chan1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
chan1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
chan1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
chan1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
chan1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
chan1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
chan1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
chan1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
chan1__PC EQU CYREG_GPIO_PRT2_PC
chan1__PC2 EQU CYREG_GPIO_PRT2_PC2
chan1__PORT EQU 2
chan1__PS EQU CYREG_GPIO_PRT2_PS
chan1__SHIFT EQU 2

/* gpio1_led */
gpio1_led__0__DR EQU CYREG_GPIO_PRT5_DR
gpio1_led__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
gpio1_led__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
gpio1_led__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
gpio1_led__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
gpio1_led__0__HSIOM_MASK EQU 0x000F0000
gpio1_led__0__HSIOM_SHIFT EQU 16
gpio1_led__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
gpio1_led__0__INTR EQU CYREG_GPIO_PRT5_INTR
gpio1_led__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
gpio1_led__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
gpio1_led__0__MASK EQU 0x10
gpio1_led__0__PC EQU CYREG_GPIO_PRT5_PC
gpio1_led__0__PC2 EQU CYREG_GPIO_PRT5_PC2
gpio1_led__0__PORT EQU 5
gpio1_led__0__PS EQU CYREG_GPIO_PRT5_PS
gpio1_led__0__SHIFT EQU 4
gpio1_led__DR EQU CYREG_GPIO_PRT5_DR
gpio1_led__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
gpio1_led__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
gpio1_led__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
gpio1_led__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
gpio1_led__INTR EQU CYREG_GPIO_PRT5_INTR
gpio1_led__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
gpio1_led__INTSTAT EQU CYREG_GPIO_PRT5_INTR
gpio1_led__MASK EQU 0x10
gpio1_led__PC EQU CYREG_GPIO_PRT5_PC
gpio1_led__PC2 EQU CYREG_GPIO_PRT5_PC2
gpio1_led__PORT EQU 5
gpio1_led__PS EQU CYREG_GPIO_PRT5_PS
gpio1_led__SHIFT EQU 4

/* gpio1_SCB */
gpio1_SCB__CTRL EQU CYREG_SCB2_CTRL
gpio1_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
gpio1_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
gpio1_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
gpio1_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
gpio1_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
gpio1_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
gpio1_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
gpio1_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
gpio1_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
gpio1_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
gpio1_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
gpio1_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
gpio1_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
gpio1_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
gpio1_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
gpio1_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
gpio1_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
gpio1_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
gpio1_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
gpio1_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
gpio1_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
gpio1_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
gpio1_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
gpio1_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
gpio1_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
gpio1_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
gpio1_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
gpio1_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
gpio1_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
gpio1_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
gpio1_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
gpio1_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
gpio1_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
gpio1_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
gpio1_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
gpio1_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
gpio1_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
gpio1_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
gpio1_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
gpio1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
gpio1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
gpio1_SCB__INTR_M EQU CYREG_SCB2_INTR_M
gpio1_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
gpio1_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
gpio1_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
gpio1_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
gpio1_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
gpio1_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
gpio1_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
gpio1_SCB__INTR_S EQU CYREG_SCB2_INTR_S
gpio1_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
gpio1_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
gpio1_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
gpio1_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
gpio1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
gpio1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
gpio1_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
gpio1_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
gpio1_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
gpio1_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
gpio1_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
gpio1_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
gpio1_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
gpio1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
gpio1_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
gpio1_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
gpio1_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
gpio1_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
gpio1_SCB__SS0_POSISTION EQU 0
gpio1_SCB__SS1_POSISTION EQU 1
gpio1_SCB__SS2_POSISTION EQU 2
gpio1_SCB__SS3_POSISTION EQU 3
gpio1_SCB__STATUS EQU CYREG_SCB2_STATUS
gpio1_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
gpio1_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
gpio1_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
gpio1_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
gpio1_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
gpio1_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
gpio1_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
gpio1_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
gpio1_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL

/* gpio1_SCB_IRQ */
gpio1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
gpio1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
gpio1_SCB_IRQ__INTC_MASK EQU 0x400
gpio1_SCB_IRQ__INTC_NUMBER EQU 10
gpio1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
gpio1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
gpio1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
gpio1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
gpio1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* gpio1_SCBCLK */
gpio1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
gpio1_SCBCLK__DIV_ID EQU 0x00000042
gpio1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
gpio1_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* gpio1_scl */
gpio1_scl__0__DR EQU CYREG_GPIO_PRT5_DR
gpio1_scl__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
gpio1_scl__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
gpio1_scl__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
gpio1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
gpio1_scl__0__HSIOM_GPIO EQU 0
gpio1_scl__0__HSIOM_I2C EQU 14
gpio1_scl__0__HSIOM_I2C_SCL EQU 14
gpio1_scl__0__HSIOM_MASK EQU 0x0000000F
gpio1_scl__0__HSIOM_SHIFT EQU 0
gpio1_scl__0__HSIOM_SPI EQU 15
gpio1_scl__0__HSIOM_SPI_MOSI EQU 15
gpio1_scl__0__HSIOM_UART EQU 9
gpio1_scl__0__HSIOM_UART_RX EQU 9
gpio1_scl__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
gpio1_scl__0__INTR EQU CYREG_GPIO_PRT5_INTR
gpio1_scl__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
gpio1_scl__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
gpio1_scl__0__MASK EQU 0x01
gpio1_scl__0__PC EQU CYREG_GPIO_PRT5_PC
gpio1_scl__0__PC2 EQU CYREG_GPIO_PRT5_PC2
gpio1_scl__0__PORT EQU 5
gpio1_scl__0__PS EQU CYREG_GPIO_PRT5_PS
gpio1_scl__0__SHIFT EQU 0
gpio1_scl__DR EQU CYREG_GPIO_PRT5_DR
gpio1_scl__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
gpio1_scl__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
gpio1_scl__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
gpio1_scl__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
gpio1_scl__INTR EQU CYREG_GPIO_PRT5_INTR
gpio1_scl__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
gpio1_scl__INTSTAT EQU CYREG_GPIO_PRT5_INTR
gpio1_scl__MASK EQU 0x01
gpio1_scl__PC EQU CYREG_GPIO_PRT5_PC
gpio1_scl__PC2 EQU CYREG_GPIO_PRT5_PC2
gpio1_scl__PORT EQU 5
gpio1_scl__PS EQU CYREG_GPIO_PRT5_PS
gpio1_scl__SHIFT EQU 0

/* gpio1_sda */
gpio1_sda__0__DR EQU CYREG_GPIO_PRT5_DR
gpio1_sda__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
gpio1_sda__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
gpio1_sda__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
gpio1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
gpio1_sda__0__HSIOM_GPIO EQU 0
gpio1_sda__0__HSIOM_I2C EQU 14
gpio1_sda__0__HSIOM_I2C_SDA EQU 14
gpio1_sda__0__HSIOM_MASK EQU 0x000000F0
gpio1_sda__0__HSIOM_SHIFT EQU 4
gpio1_sda__0__HSIOM_SPI EQU 15
gpio1_sda__0__HSIOM_SPI_MISO EQU 15
gpio1_sda__0__HSIOM_UART EQU 9
gpio1_sda__0__HSIOM_UART_TX EQU 9
gpio1_sda__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
gpio1_sda__0__INTR EQU CYREG_GPIO_PRT5_INTR
gpio1_sda__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
gpio1_sda__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
gpio1_sda__0__MASK EQU 0x02
gpio1_sda__0__PC EQU CYREG_GPIO_PRT5_PC
gpio1_sda__0__PC2 EQU CYREG_GPIO_PRT5_PC2
gpio1_sda__0__PORT EQU 5
gpio1_sda__0__PS EQU CYREG_GPIO_PRT5_PS
gpio1_sda__0__SHIFT EQU 1
gpio1_sda__DR EQU CYREG_GPIO_PRT5_DR
gpio1_sda__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
gpio1_sda__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
gpio1_sda__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
gpio1_sda__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
gpio1_sda__INTR EQU CYREG_GPIO_PRT5_INTR
gpio1_sda__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
gpio1_sda__INTSTAT EQU CYREG_GPIO_PRT5_INTR
gpio1_sda__MASK EQU 0x02
gpio1_sda__PC EQU CYREG_GPIO_PRT5_PC
gpio1_sda__PC2 EQU CYREG_GPIO_PRT5_PC2
gpio1_sda__PORT EQU 5
gpio1_sda__PS EQU CYREG_GPIO_PRT5_PS
gpio1_sda__SHIFT EQU 1

/* sticks */
sticks__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
sticks__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
sticks__INTC_MASK EQU 0x01
sticks__INTC_NUMBER EQU 0
sticks__INTC_PRIOR_MASK EQU 0xC0
sticks__INTC_PRIOR_NUM EQU 3
sticks__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
sticks__INTC_SET_EN_REG EQU CYREG_CM0_ISER
sticks__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_2__DIV_ID EQU 0x00000041
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_2__PA_DIV_ID EQU 0x000000FF

/* console_rx */
console_rx__0__DR EQU CYREG_GPIO_PRT4_DR
console_rx__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
console_rx__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
console_rx__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
console_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
console_rx__0__HSIOM_GPIO EQU 0
console_rx__0__HSIOM_I2C EQU 14
console_rx__0__HSIOM_I2C_SCL EQU 14
console_rx__0__HSIOM_MASK EQU 0x0000000F
console_rx__0__HSIOM_SHIFT EQU 0
console_rx__0__HSIOM_SPI EQU 15
console_rx__0__HSIOM_SPI_MOSI EQU 15
console_rx__0__HSIOM_UART EQU 9
console_rx__0__HSIOM_UART_RX EQU 9
console_rx__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
console_rx__0__INTR EQU CYREG_GPIO_PRT4_INTR
console_rx__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
console_rx__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
console_rx__0__MASK EQU 0x01
console_rx__0__PC EQU CYREG_GPIO_PRT4_PC
console_rx__0__PC2 EQU CYREG_GPIO_PRT4_PC2
console_rx__0__PORT EQU 4
console_rx__0__PS EQU CYREG_GPIO_PRT4_PS
console_rx__0__SHIFT EQU 0
console_rx__DR EQU CYREG_GPIO_PRT4_DR
console_rx__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
console_rx__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
console_rx__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
console_rx__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
console_rx__INTR EQU CYREG_GPIO_PRT4_INTR
console_rx__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
console_rx__INTSTAT EQU CYREG_GPIO_PRT4_INTR
console_rx__MASK EQU 0x01
console_rx__PC EQU CYREG_GPIO_PRT4_PC
console_rx__PC2 EQU CYREG_GPIO_PRT4_PC2
console_rx__PORT EQU 4
console_rx__PS EQU CYREG_GPIO_PRT4_PS
console_rx__SHIFT EQU 0

/* console_SCB */
console_SCB__CTRL EQU CYREG_SCB0_CTRL
console_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
console_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
console_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
console_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
console_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
console_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
console_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
console_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
console_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
console_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
console_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
console_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
console_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
console_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
console_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
console_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
console_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
console_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
console_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
console_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
console_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
console_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
console_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
console_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
console_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
console_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
console_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
console_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
console_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
console_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
console_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
console_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
console_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
console_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
console_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
console_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
console_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
console_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
console_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
console_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
console_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
console_SCB__INTR_M EQU CYREG_SCB0_INTR_M
console_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
console_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
console_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
console_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
console_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
console_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
console_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
console_SCB__INTR_S EQU CYREG_SCB0_INTR_S
console_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
console_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
console_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
console_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
console_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
console_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
console_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
console_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
console_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
console_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
console_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
console_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
console_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
console_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
console_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
console_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
console_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
console_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
console_SCB__SS0_POSISTION EQU 0
console_SCB__SS1_POSISTION EQU 1
console_SCB__SS2_POSISTION EQU 2
console_SCB__SS3_POSISTION EQU 3
console_SCB__STATUS EQU CYREG_SCB0_STATUS
console_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
console_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
console_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
console_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
console_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
console_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
console_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
console_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
console_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* console_SCBCLK */
console_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
console_SCBCLK__DIV_ID EQU 0x00000044
console_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
console_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* console_tx */
console_tx__0__DR EQU CYREG_GPIO_PRT4_DR
console_tx__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
console_tx__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
console_tx__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
console_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
console_tx__0__HSIOM_GPIO EQU 0
console_tx__0__HSIOM_I2C EQU 14
console_tx__0__HSIOM_I2C_SDA EQU 14
console_tx__0__HSIOM_MASK EQU 0x000000F0
console_tx__0__HSIOM_SHIFT EQU 4
console_tx__0__HSIOM_SPI EQU 15
console_tx__0__HSIOM_SPI_MISO EQU 15
console_tx__0__HSIOM_UART EQU 9
console_tx__0__HSIOM_UART_TX EQU 9
console_tx__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
console_tx__0__INTR EQU CYREG_GPIO_PRT4_INTR
console_tx__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
console_tx__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
console_tx__0__MASK EQU 0x02
console_tx__0__PC EQU CYREG_GPIO_PRT4_PC
console_tx__0__PC2 EQU CYREG_GPIO_PRT4_PC2
console_tx__0__PORT EQU 4
console_tx__0__PS EQU CYREG_GPIO_PRT4_PS
console_tx__0__SHIFT EQU 1
console_tx__DR EQU CYREG_GPIO_PRT4_DR
console_tx__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
console_tx__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
console_tx__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
console_tx__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
console_tx__INTR EQU CYREG_GPIO_PRT4_INTR
console_tx__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
console_tx__INTSTAT EQU CYREG_GPIO_PRT4_INTR
console_tx__MASK EQU 0x02
console_tx__PC EQU CYREG_GPIO_PRT4_PC
console_tx__PC2 EQU CYREG_GPIO_PRT4_PC2
console_tx__PORT EQU 4
console_tx__PS EQU CYREG_GPIO_PRT4_PS
console_tx__SHIFT EQU 1

/* flow2_7 */
flow2_7__0__DR EQU CYREG_GPIO_PRT2_DR
flow2_7__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
flow2_7__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
flow2_7__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
flow2_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
flow2_7__0__HSIOM_MASK EQU 0x00F00000
flow2_7__0__HSIOM_SHIFT EQU 20
flow2_7__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
flow2_7__0__INTR EQU CYREG_GPIO_PRT2_INTR
flow2_7__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
flow2_7__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
flow2_7__0__MASK EQU 0x20
flow2_7__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
flow2_7__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
flow2_7__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
flow2_7__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
flow2_7__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
flow2_7__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
flow2_7__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
flow2_7__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
flow2_7__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
flow2_7__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
flow2_7__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
flow2_7__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
flow2_7__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
flow2_7__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
flow2_7__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
flow2_7__0__PC EQU CYREG_GPIO_PRT2_PC
flow2_7__0__PC2 EQU CYREG_GPIO_PRT2_PC2
flow2_7__0__PORT EQU 2
flow2_7__0__PS EQU CYREG_GPIO_PRT2_PS
flow2_7__0__SHIFT EQU 5
flow2_7__DR EQU CYREG_GPIO_PRT2_DR
flow2_7__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
flow2_7__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
flow2_7__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
flow2_7__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
flow2_7__INTR EQU CYREG_GPIO_PRT2_INTR
flow2_7__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
flow2_7__INTSTAT EQU CYREG_GPIO_PRT2_INTR
flow2_7__MASK EQU 0x20
flow2_7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
flow2_7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
flow2_7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
flow2_7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
flow2_7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
flow2_7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
flow2_7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
flow2_7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
flow2_7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
flow2_7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
flow2_7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
flow2_7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
flow2_7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
flow2_7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
flow2_7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
flow2_7__PC EQU CYREG_GPIO_PRT2_PC
flow2_7__PC2 EQU CYREG_GPIO_PRT2_PC2
flow2_7__PORT EQU 2
flow2_7__PS EQU CYREG_GPIO_PRT2_PS
flow2_7__SHIFT EQU 5

/* gpio2_2 */
gpio2_2__0__DR EQU CYREG_GPIO_PRT6_DR
gpio2_2__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
gpio2_2__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
gpio2_2__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
gpio2_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
gpio2_2__0__HSIOM_MASK EQU 0x00000F00
gpio2_2__0__HSIOM_SHIFT EQU 8
gpio2_2__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_2__0__INTR EQU CYREG_GPIO_PRT6_INTR
gpio2_2__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_2__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
gpio2_2__0__MASK EQU 0x04
gpio2_2__0__PC EQU CYREG_GPIO_PRT6_PC
gpio2_2__0__PC2 EQU CYREG_GPIO_PRT6_PC2
gpio2_2__0__PORT EQU 6
gpio2_2__0__PS EQU CYREG_GPIO_PRT6_PS
gpio2_2__0__SHIFT EQU 2
gpio2_2__DR EQU CYREG_GPIO_PRT6_DR
gpio2_2__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
gpio2_2__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
gpio2_2__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
gpio2_2__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_2__INTR EQU CYREG_GPIO_PRT6_INTR
gpio2_2__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_2__INTSTAT EQU CYREG_GPIO_PRT6_INTR
gpio2_2__MASK EQU 0x04
gpio2_2__PC EQU CYREG_GPIO_PRT6_PC
gpio2_2__PC2 EQU CYREG_GPIO_PRT6_PC2
gpio2_2__PORT EQU 6
gpio2_2__PS EQU CYREG_GPIO_PRT6_PS
gpio2_2__SHIFT EQU 2

/* gpio2_3 */
gpio2_3__0__DR EQU CYREG_GPIO_PRT6_DR
gpio2_3__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
gpio2_3__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
gpio2_3__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
gpio2_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
gpio2_3__0__HSIOM_MASK EQU 0x0000000F
gpio2_3__0__HSIOM_SHIFT EQU 0
gpio2_3__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_3__0__INTR EQU CYREG_GPIO_PRT6_INTR
gpio2_3__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_3__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
gpio2_3__0__MASK EQU 0x01
gpio2_3__0__PC EQU CYREG_GPIO_PRT6_PC
gpio2_3__0__PC2 EQU CYREG_GPIO_PRT6_PC2
gpio2_3__0__PORT EQU 6
gpio2_3__0__PS EQU CYREG_GPIO_PRT6_PS
gpio2_3__0__SHIFT EQU 0
gpio2_3__DR EQU CYREG_GPIO_PRT6_DR
gpio2_3__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
gpio2_3__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
gpio2_3__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
gpio2_3__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_3__INTR EQU CYREG_GPIO_PRT6_INTR
gpio2_3__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_3__INTSTAT EQU CYREG_GPIO_PRT6_INTR
gpio2_3__MASK EQU 0x01
gpio2_3__PC EQU CYREG_GPIO_PRT6_PC
gpio2_3__PC2 EQU CYREG_GPIO_PRT6_PC2
gpio2_3__PORT EQU 6
gpio2_3__PS EQU CYREG_GPIO_PRT6_PS
gpio2_3__SHIFT EQU 0

/* gpio2_4 */
gpio2_4__0__DR EQU CYREG_GPIO_PRT6_DR
gpio2_4__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
gpio2_4__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
gpio2_4__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
gpio2_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
gpio2_4__0__HSIOM_MASK EQU 0x000000F0
gpio2_4__0__HSIOM_SHIFT EQU 4
gpio2_4__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_4__0__INTR EQU CYREG_GPIO_PRT6_INTR
gpio2_4__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_4__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
gpio2_4__0__MASK EQU 0x02
gpio2_4__0__PC EQU CYREG_GPIO_PRT6_PC
gpio2_4__0__PC2 EQU CYREG_GPIO_PRT6_PC2
gpio2_4__0__PORT EQU 6
gpio2_4__0__PS EQU CYREG_GPIO_PRT6_PS
gpio2_4__0__SHIFT EQU 1
gpio2_4__DR EQU CYREG_GPIO_PRT6_DR
gpio2_4__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
gpio2_4__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
gpio2_4__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
gpio2_4__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_4__INTR EQU CYREG_GPIO_PRT6_INTR
gpio2_4__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_4__INTSTAT EQU CYREG_GPIO_PRT6_INTR
gpio2_4__MASK EQU 0x02
gpio2_4__PC EQU CYREG_GPIO_PRT6_PC
gpio2_4__PC2 EQU CYREG_GPIO_PRT6_PC2
gpio2_4__PORT EQU 6
gpio2_4__PS EQU CYREG_GPIO_PRT6_PS
gpio2_4__SHIFT EQU 1

/* gpio2_5 */
gpio2_5__0__DR EQU CYREG_GPIO_PRT6_DR
gpio2_5__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
gpio2_5__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
gpio2_5__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
gpio2_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
gpio2_5__0__HSIOM_MASK EQU 0x0000F000
gpio2_5__0__HSIOM_SHIFT EQU 12
gpio2_5__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_5__0__INTR EQU CYREG_GPIO_PRT6_INTR
gpio2_5__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_5__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
gpio2_5__0__MASK EQU 0x08
gpio2_5__0__PC EQU CYREG_GPIO_PRT6_PC
gpio2_5__0__PC2 EQU CYREG_GPIO_PRT6_PC2
gpio2_5__0__PORT EQU 6
gpio2_5__0__PS EQU CYREG_GPIO_PRT6_PS
gpio2_5__0__SHIFT EQU 3
gpio2_5__DR EQU CYREG_GPIO_PRT6_DR
gpio2_5__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
gpio2_5__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
gpio2_5__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
gpio2_5__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_5__INTR EQU CYREG_GPIO_PRT6_INTR
gpio2_5__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
gpio2_5__INTSTAT EQU CYREG_GPIO_PRT6_INTR
gpio2_5__MASK EQU 0x08
gpio2_5__PC EQU CYREG_GPIO_PRT6_PC
gpio2_5__PC2 EQU CYREG_GPIO_PRT6_PC2
gpio2_5__PORT EQU 6
gpio2_5__PS EQU CYREG_GPIO_PRT6_PS
gpio2_5__SHIFT EQU 3

/* gpio2_8 */
gpio2_8__0__DR EQU CYREG_GPIO_PRT0_DR
gpio2_8__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
gpio2_8__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
gpio2_8__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
gpio2_8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
gpio2_8__0__HSIOM_MASK EQU 0x00000F00
gpio2_8__0__HSIOM_SHIFT EQU 8
gpio2_8__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
gpio2_8__0__INTR EQU CYREG_GPIO_PRT0_INTR
gpio2_8__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
gpio2_8__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
gpio2_8__0__MASK EQU 0x04
gpio2_8__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
gpio2_8__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
gpio2_8__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
gpio2_8__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
gpio2_8__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
gpio2_8__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
gpio2_8__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
gpio2_8__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
gpio2_8__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
gpio2_8__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
gpio2_8__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
gpio2_8__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
gpio2_8__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
gpio2_8__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
gpio2_8__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
gpio2_8__0__PC EQU CYREG_GPIO_PRT0_PC
gpio2_8__0__PC2 EQU CYREG_GPIO_PRT0_PC2
gpio2_8__0__PORT EQU 0
gpio2_8__0__PS EQU CYREG_GPIO_PRT0_PS
gpio2_8__0__SHIFT EQU 2
gpio2_8__DR EQU CYREG_GPIO_PRT0_DR
gpio2_8__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
gpio2_8__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
gpio2_8__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
gpio2_8__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
gpio2_8__INTR EQU CYREG_GPIO_PRT0_INTR
gpio2_8__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
gpio2_8__INTSTAT EQU CYREG_GPIO_PRT0_INTR
gpio2_8__MASK EQU 0x04
gpio2_8__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
gpio2_8__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
gpio2_8__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
gpio2_8__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
gpio2_8__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
gpio2_8__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
gpio2_8__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
gpio2_8__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
gpio2_8__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
gpio2_8__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
gpio2_8__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
gpio2_8__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
gpio2_8__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
gpio2_8__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
gpio2_8__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
gpio2_8__PC EQU CYREG_GPIO_PRT0_PC
gpio2_8__PC2 EQU CYREG_GPIO_PRT0_PC2
gpio2_8__PORT EQU 0
gpio2_8__PS EQU CYREG_GPIO_PRT0_PS
gpio2_8__SHIFT EQU 2

/* gpio2_9 */
gpio2_9__0__DR EQU CYREG_GPIO_PRT0_DR
gpio2_9__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
gpio2_9__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
gpio2_9__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
gpio2_9__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
gpio2_9__0__HSIOM_MASK EQU 0x0000F000
gpio2_9__0__HSIOM_SHIFT EQU 12
gpio2_9__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
gpio2_9__0__INTR EQU CYREG_GPIO_PRT0_INTR
gpio2_9__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
gpio2_9__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
gpio2_9__0__MASK EQU 0x08
gpio2_9__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
gpio2_9__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
gpio2_9__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
gpio2_9__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
gpio2_9__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
gpio2_9__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
gpio2_9__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
gpio2_9__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
gpio2_9__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
gpio2_9__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
gpio2_9__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
gpio2_9__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
gpio2_9__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
gpio2_9__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
gpio2_9__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
gpio2_9__0__PC EQU CYREG_GPIO_PRT0_PC
gpio2_9__0__PC2 EQU CYREG_GPIO_PRT0_PC2
gpio2_9__0__PORT EQU 0
gpio2_9__0__PS EQU CYREG_GPIO_PRT0_PS
gpio2_9__0__SHIFT EQU 3
gpio2_9__DR EQU CYREG_GPIO_PRT0_DR
gpio2_9__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
gpio2_9__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
gpio2_9__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
gpio2_9__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
gpio2_9__INTR EQU CYREG_GPIO_PRT0_INTR
gpio2_9__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
gpio2_9__INTSTAT EQU CYREG_GPIO_PRT0_INTR
gpio2_9__MASK EQU 0x08
gpio2_9__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
gpio2_9__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
gpio2_9__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
gpio2_9__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
gpio2_9__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
gpio2_9__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
gpio2_9__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
gpio2_9__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
gpio2_9__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
gpio2_9__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
gpio2_9__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
gpio2_9__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
gpio2_9__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
gpio2_9__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
gpio2_9__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
gpio2_9__PC EQU CYREG_GPIO_PRT0_PC
gpio2_9__PC2 EQU CYREG_GPIO_PRT0_PC2
gpio2_9__PORT EQU 0
gpio2_9__PS EQU CYREG_GPIO_PRT0_PS
gpio2_9__SHIFT EQU 3

/* press2_6 */
press2_6__0__DR EQU CYREG_GPIO_PRT2_DR
press2_6__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
press2_6__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
press2_6__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
press2_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
press2_6__0__HSIOM_MASK EQU 0x000F0000
press2_6__0__HSIOM_SHIFT EQU 16
press2_6__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
press2_6__0__INTR EQU CYREG_GPIO_PRT2_INTR
press2_6__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
press2_6__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
press2_6__0__MASK EQU 0x10
press2_6__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
press2_6__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
press2_6__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
press2_6__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
press2_6__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
press2_6__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
press2_6__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
press2_6__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
press2_6__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
press2_6__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
press2_6__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
press2_6__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
press2_6__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
press2_6__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
press2_6__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
press2_6__0__PC EQU CYREG_GPIO_PRT2_PC
press2_6__0__PC2 EQU CYREG_GPIO_PRT2_PC2
press2_6__0__PORT EQU 2
press2_6__0__PS EQU CYREG_GPIO_PRT2_PS
press2_6__0__SHIFT EQU 4
press2_6__DR EQU CYREG_GPIO_PRT2_DR
press2_6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
press2_6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
press2_6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
press2_6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
press2_6__INTR EQU CYREG_GPIO_PRT2_INTR
press2_6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
press2_6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
press2_6__MASK EQU 0x10
press2_6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
press2_6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
press2_6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
press2_6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
press2_6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
press2_6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
press2_6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
press2_6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
press2_6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
press2_6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
press2_6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
press2_6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
press2_6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
press2_6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
press2_6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
press2_6__PC EQU CYREG_GPIO_PRT2_PC
press2_6__PC2 EQU CYREG_GPIO_PRT2_PC2
press2_6__PORT EQU 2
press2_6__PS EQU CYREG_GPIO_PRT2_PS
press2_6__SHIFT EQU 4

/* sectimer_TimerUDB */
sectimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
sectimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
sectimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
sectimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
sectimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
sectimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
sectimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
sectimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
sectimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
sectimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
sectimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK2
sectimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
sectimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
sectimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
sectimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
sectimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
sectimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
sectimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
sectimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
sectimer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A02
sectimer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A12
sectimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
sectimer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D02
sectimer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D12
sectimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
sectimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
sectimer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F02
sectimer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F12
sectimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
sectimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
sectimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A3
sectimer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A03
sectimer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A13
sectimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D3
sectimer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D03
sectimer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D13
sectimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
sectimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F3
sectimer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F03
sectimer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F13

/* switches */
switches_sts_sts_reg__0__MASK EQU 0x01
switches_sts_sts_reg__0__POS EQU 0
switches_sts_sts_reg__1__MASK EQU 0x02
switches_sts_sts_reg__1__POS EQU 1
switches_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
switches_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
switches_sts_sts_reg__2__MASK EQU 0x04
switches_sts_sts_reg__2__POS EQU 2
switches_sts_sts_reg__MASK EQU 0x07
switches_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK2
switches_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
switches_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
switches_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
switches_sts_sts_reg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST2
switches_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST2
switches_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST2

/* en5v_gpio0 */
en5v_gpio0__0__DR EQU CYREG_GPIO_PRT5_DR
en5v_gpio0__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
en5v_gpio0__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
en5v_gpio0__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
en5v_gpio0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
en5v_gpio0__0__HSIOM_MASK EQU 0x0000F000
en5v_gpio0__0__HSIOM_SHIFT EQU 12
en5v_gpio0__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
en5v_gpio0__0__INTR EQU CYREG_GPIO_PRT5_INTR
en5v_gpio0__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
en5v_gpio0__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
en5v_gpio0__0__MASK EQU 0x08
en5v_gpio0__0__PC EQU CYREG_GPIO_PRT5_PC
en5v_gpio0__0__PC2 EQU CYREG_GPIO_PRT5_PC2
en5v_gpio0__0__PORT EQU 5
en5v_gpio0__0__PS EQU CYREG_GPIO_PRT5_PS
en5v_gpio0__0__SHIFT EQU 3
en5v_gpio0__DR EQU CYREG_GPIO_PRT5_DR
en5v_gpio0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
en5v_gpio0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
en5v_gpio0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
en5v_gpio0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
en5v_gpio0__INTR EQU CYREG_GPIO_PRT5_INTR
en5v_gpio0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
en5v_gpio0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
en5v_gpio0__MASK EQU 0x08
en5v_gpio0__PC EQU CYREG_GPIO_PRT5_PC
en5v_gpio0__PC2 EQU CYREG_GPIO_PRT5_PC2
en5v_gpio0__PORT EQU 5
en5v_gpio0__PS EQU CYREG_GPIO_PRT5_PS
en5v_gpio0__SHIFT EQU 3

/* en5v_gpio1 */
en5v_gpio1__0__DR EQU CYREG_GPIO_PRT4_DR
en5v_gpio1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
en5v_gpio1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
en5v_gpio1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
en5v_gpio1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
en5v_gpio1__0__HSIOM_MASK EQU 0x00F00000
en5v_gpio1__0__HSIOM_SHIFT EQU 20
en5v_gpio1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
en5v_gpio1__0__INTR EQU CYREG_GPIO_PRT4_INTR
en5v_gpio1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
en5v_gpio1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
en5v_gpio1__0__MASK EQU 0x20
en5v_gpio1__0__PC EQU CYREG_GPIO_PRT4_PC
en5v_gpio1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
en5v_gpio1__0__PORT EQU 4
en5v_gpio1__0__PS EQU CYREG_GPIO_PRT4_PS
en5v_gpio1__0__SHIFT EQU 5
en5v_gpio1__DR EQU CYREG_GPIO_PRT4_DR
en5v_gpio1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
en5v_gpio1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
en5v_gpio1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
en5v_gpio1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
en5v_gpio1__INTR EQU CYREG_GPIO_PRT4_INTR
en5v_gpio1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
en5v_gpio1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
en5v_gpio1__MASK EQU 0x20
en5v_gpio1__PC EQU CYREG_GPIO_PRT4_PC
en5v_gpio1__PC2 EQU CYREG_GPIO_PRT4_PC2
en5v_gpio1__PORT EQU 4
en5v_gpio1__PS EQU CYREG_GPIO_PRT4_PS
en5v_gpio1__SHIFT EQU 5

/* en33v_gpio1 */
en33v_gpio1__0__DR EQU CYREG_GPIO_PRT4_DR
en33v_gpio1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
en33v_gpio1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
en33v_gpio1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
en33v_gpio1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
en33v_gpio1__0__HSIOM_MASK EQU 0x0F000000
en33v_gpio1__0__HSIOM_SHIFT EQU 24
en33v_gpio1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
en33v_gpio1__0__INTR EQU CYREG_GPIO_PRT4_INTR
en33v_gpio1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
en33v_gpio1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
en33v_gpio1__0__MASK EQU 0x40
en33v_gpio1__0__PC EQU CYREG_GPIO_PRT4_PC
en33v_gpio1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
en33v_gpio1__0__PORT EQU 4
en33v_gpio1__0__PS EQU CYREG_GPIO_PRT4_PS
en33v_gpio1__0__SHIFT EQU 6
en33v_gpio1__DR EQU CYREG_GPIO_PRT4_DR
en33v_gpio1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
en33v_gpio1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
en33v_gpio1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
en33v_gpio1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
en33v_gpio1__INTR EQU CYREG_GPIO_PRT4_INTR
en33v_gpio1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
en33v_gpio1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
en33v_gpio1__MASK EQU 0x40
en33v_gpio1__PC EQU CYREG_GPIO_PRT4_PC
en33v_gpio1__PC2 EQU CYREG_GPIO_PRT4_PC2
en33v_gpio1__PORT EQU 4
en33v_gpio1__PS EQU CYREG_GPIO_PRT4_PS
en33v_gpio1__SHIFT EQU 6

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112B11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYDEV_WDT0_DIV EQU 65536
CYDEV_WDT1_DIV EQU 33
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
