<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml motherboard.twx motherboard.ncd -o
motherboard.twr motherboard.pcf

</twCmdLine><twDesign>motherboard.ncd</twDesign><twDesignPath>motherboard.ncd</twDesignPath><twPCF>motherboard.pcf</twPCF><twPcfPath>motherboard.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-07-09, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="650"><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y16.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X54Y23.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X53Y34.C</twDriver><twLoad>SLICE_X53Y34.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X58Y23.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/n0089&lt;0&gt;</twSig><twDriver>SLICE_X67Y29.B</twDriver><twLoad>SLICE_X60Y26.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/n0089&lt;1&gt;</twSig><twDriver>SLICE_X68Y29.D</twDriver><twLoad>SLICE_X60Y26.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X53Y34.C</twDriver><twLoad>SLICE_X53Y34.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X47Y29.DMUX</twDriver><twLoad>SLICE_X53Y34.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X53Y34.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X52Y38.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;0&gt;</twSig><twDriver>SLICE_X45Y34.B</twDriver><twLoad>SLICE_X47Y29.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;1&gt;</twSig><twDriver>SLICE_X46Y34.D</twDriver><twLoad>SLICE_X47Y29.BX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;1&gt;</twSig><twDriver>SLICE_X46Y34.D</twDriver><twLoad>SLICE_X47Y29.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X45Y22.B</twDriver><twLoad>SLICE_X36Y17.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X57Y23.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X56Y24.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X56Y24.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_149_o</twSig><twDriver>SLICE_X68Y32.B</twDriver><twLoad>SLICE_X73Y31.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X53Y34.C</twDriver><twLoad>SLICE_X51Y41.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X47Y29.DMUX</twDriver><twLoad>SLICE_X51Y41.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X51Y41.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X51Y39.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X51Y39.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X47Y29.CMUX</twDriver><twLoad>SLICE_X51Y39.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X53Y34.C</twDriver><twLoad>SLICE_X59Y37.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X47Y29.DMUX</twDriver><twLoad>SLICE_X59Y37.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X59Y37.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X52Y40.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X52Y40.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X47Y29.CMUX</twDriver><twLoad>SLICE_X52Y40.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X53Y34.C</twDriver><twLoad>SLICE_X59Y37.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X47Y29.DMUX</twDriver><twLoad>SLICE_X59Y37.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X59Y37.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X51Y39.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X51Y39.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X47Y29.CMUX</twDriver><twLoad>SLICE_X51Y39.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X68Y34.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X53Y34.C</twDriver><twLoad>SLICE_X59Y36.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X47Y29.DMUX</twDriver><twLoad>SLICE_X59Y36.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X59Y36.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X53Y39.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X53Y39.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X47Y29.CMUX</twDriver><twLoad>SLICE_X53Y39.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X53Y34.C</twDriver><twLoad>SLICE_X56Y35.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X47Y29.DMUX</twDriver><twLoad>SLICE_X56Y35.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X56Y35.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X55Y37.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X55Y37.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X47Y29.CMUX</twDriver><twLoad>SLICE_X55Y37.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X69Y30.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X69Y30.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X72Y32.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X72Y32.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X74Y31.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X65Y29.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X65Y29.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X74Y31.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X71Y28.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X71Y28.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X71Y28.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;4&gt;</twSig><twDriver>SLICE_X53Y34.D</twDriver><twLoad>SLICE_X67Y33.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.B</twDriver><twLoad>SLICE_X58Y31.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X72Y32.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X71Y33.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X71Y30.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X67Y30.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X67Y30.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.D</twDriver><twLoad>SLICE_X68Y31.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X66Y31.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X71Y28.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X67Y30.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X73Y31.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X72Y30.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X51Y28.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X64Y29.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X72Y30.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X72Y30.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X72Y32.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X65Y30.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X65Y30.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X65Y30.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X65Y30.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X70Y31.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X66Y31.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X66Y32.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X72Y31.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X74Y33.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X73Y30.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X71Y32.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X71Y32.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X71Y32.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X71Y35.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X71Y35.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X71Y35.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X54Y29.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X65Y29.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/n0215</twSig><twDriver>SLICE_X67Y33.A</twDriver><twLoad>SLICE_X72Y30.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X56Y30.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X67Y31.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X66Y32.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X66Y32.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X64Y30.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X69Y30.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X65Y30.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X65Y30.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X56Y24.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X56Y24.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X75Y32.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X70Y35.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X70Y35.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X70Y35.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X71Y34.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_149_o</twSig><twDriver>SLICE_X68Y32.B</twDriver><twLoad>SLICE_X68Y32.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X73Y29.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X73Y29.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X73Y30.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X73Y30.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X73Y30.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X66Y33.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X56Y24.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X56Y24.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X56Y24.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X56Y24.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/Madd_seq_addr_cy&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.COUT</twDriver><twLoad>SLICE_X60Y27.CIN</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/n0215</twSig><twDriver>SLICE_X67Y33.A</twDriver><twLoad>SLICE_X70Y32.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X66Y29.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X72Y30.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X57Y23.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X57Y23.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X61Y22.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X61Y22.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X61Y22.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X61Y22.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X48Y19.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X49Y17.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X49Y17.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X48Y17.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X48Y17.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X48Y18.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X50Y18.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X48Y18.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X49Y18.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X49Y18.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X49Y17.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X49Y17.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X64Y33.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.D</twDriver><twLoad>SLICE_X65Y33.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X57Y29.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X65Y29.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X59Y29.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X58Y30.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X58Y30.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X53Y29.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X54Y18.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X54Y18.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X57Y17.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X54Y18.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X52Y21.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X56Y17.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X56Y17.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X57Y17.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X57Y17.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X56Y17.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X56Y17.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X56Y17.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X56Y17.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X49Y21.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X48Y21.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X48Y21.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X48Y21.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X48Y21.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X48Y21.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X48Y21.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X48Y21.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X48Y21.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X49Y21.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X53Y21.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X53Y21.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X53Y21.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X53Y21.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X66Y30.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X59Y29.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X50Y28.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X50Y28.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X50Y28.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X50Y28.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X58Y30.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X50Y20.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X53Y20.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X53Y20.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X53Y20.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X53Y20.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X53Y20.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X53Y20.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X53Y20.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X53Y20.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X54Y20.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X54Y20.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X54Y20.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X54Y20.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X54Y20.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X54Y20.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X54Y20.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X54Y20.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X46Y28.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X45Y21.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X46Y20.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X46Y20.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X46Y20.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X46Y20.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X46Y20.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X46Y20.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X46Y20.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X46Y20.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X47Y22.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X47Y22.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X47Y22.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X47Y22.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X47Y22.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X47Y22.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X47Y22.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X47Y22.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X49Y24.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X62Y34.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X62Y34.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X52Y21.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X51Y21.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X51Y21.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X51Y21.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X51Y21.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X51Y21.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X51Y21.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X51Y21.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X51Y21.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X47Y21.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X47Y21.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X47Y21.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X47Y21.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X47Y21.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X47Y21.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X47Y21.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X47Y21.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X46Y16.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X47Y16.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X49Y17.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X47Y16.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X49Y15.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X49Y15.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X48Y16.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X48Y16.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X49Y16.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X49Y16.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X49Y17.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X49Y16.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X45Y22.B</twDriver><twLoad>SLICE_X38Y23.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X63Y21.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X61Y21.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X61Y21.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X61Y21.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X61Y21.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X61Y21.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X61Y21.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X61Y21.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X61Y21.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X66Y20.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X66Y20.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X66Y20.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X66Y20.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X66Y20.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X66Y20.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X66Y20.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X66Y20.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;24&gt;</twSig><twDriver>SLICE_X58Y23.A</twDriver><twLoad>SLICE_X54Y23.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X57Y23.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X56Y23.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X56Y23.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X56Y23.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X56Y23.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X56Y23.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X56Y23.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X56Y23.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X56Y23.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X60Y23.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X60Y23.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X60Y23.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X60Y23.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X60Y23.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X60Y23.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X60Y23.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X60Y23.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X54Y23.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X55Y22.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X55Y22.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X55Y22.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X55Y22.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X55Y22.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X55Y22.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X55Y22.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X55Y22.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X52Y23.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X52Y23.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X52Y23.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X52Y23.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X52Y23.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X52Y23.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X52Y23.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X52Y23.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;25&gt;</twSig><twDriver>SLICE_X54Y23.A</twDriver><twLoad>SLICE_X54Y23.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X51Y26.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;25&gt;</twSig><twDriver>SLICE_X54Y23.A</twDriver><twLoad>SLICE_X51Y26.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;24&gt;</twSig><twDriver>SLICE_X58Y23.A</twDriver><twLoad>SLICE_X57Y23.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;25&gt;</twSig><twDriver>SLICE_X54Y23.A</twDriver><twLoad>SLICE_X40Y24.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X49Y22.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X50Y22.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X50Y22.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X50Y22.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X50Y22.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X50Y22.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X50Y22.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X50Y22.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X50Y22.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X48Y22.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X48Y22.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X48Y22.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X48Y22.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X48Y22.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X48Y22.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X48Y22.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X48Y22.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X58Y31.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;25&gt;</twSig><twDriver>SLICE_X54Y23.A</twDriver><twLoad>SLICE_X45Y23.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X61Y23.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X65Y21.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X65Y21.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X65Y21.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X65Y21.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X65Y21.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X65Y21.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X65Y21.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X65Y21.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X64Y21.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X64Y21.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X64Y21.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X64Y21.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X64Y21.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X64Y21.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X64Y21.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X64Y21.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;25&gt;</twSig><twDriver>SLICE_X54Y23.A</twDriver><twLoad>SLICE_X53Y26.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X45Y17.C</twDriver><twLoad>SLICE_X44Y20.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;4&gt;</twSig><twDriver>SLICE_X62Y34.B</twDriver><twLoad>SLICE_X59Y31.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X59Y31.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X64Y30.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_PWR_14_o_equal_183_o</twSig><twDriver>SLICE_X66Y29.D</twDriver><twLoad>SLICE_X64Y30.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X66Y32.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X67Y32.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X67Y32.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X49Y19.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X55Y19.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X55Y19.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X55Y19.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X55Y19.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X55Y19.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X55Y19.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X53Y18.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X53Y18.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X53Y18.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X53Y18.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X53Y18.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X53Y18.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X53Y18.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X53Y18.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X50Y20.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X50Y19.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X50Y19.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X50Y19.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X50Y19.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X50Y19.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X50Y19.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X50Y19.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X50Y19.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X52Y20.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X52Y20.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X52Y20.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X52Y20.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X52Y20.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X52Y20.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X52Y20.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X52Y20.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X49Y20.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X49Y16.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X49Y15.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X49Y15.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X49Y16.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X49Y16.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X48Y17.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X48Y17.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X48Y16.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X48Y16.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X51Y20.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X51Y20.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X51Y20.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X51Y20.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X49Y23.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X46Y21.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X46Y21.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X46Y21.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X46Y21.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X46Y21.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X46Y21.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X46Y21.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X46Y21.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X50Y23.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X50Y23.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X50Y23.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X50Y23.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X50Y23.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X50Y23.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X50Y23.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X50Y23.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X49Y22.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X49Y22.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X51Y22.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X53Y22.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X49Y22.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X52Y22.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X52Y22.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X56Y18.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X58Y18.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X58Y18.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X58Y18.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X60Y19.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X65Y20.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X65Y20.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X61Y19.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X61Y19.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X60Y19.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X62Y19.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X62Y19.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X59Y18.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X59Y18.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X59Y18.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X59Y18.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X55Y18.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X55Y18.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X57Y18.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X57Y18.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X57Y18.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X57Y18.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X50Y24.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X54Y24.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X54Y24.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X54Y24.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X54Y24.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X54Y24.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X54Y24.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X54Y24.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X54Y24.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X55Y24.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X61Y24.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X61Y24.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X61Y24.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X61Y24.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X61Y24.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X61Y24.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X57Y24.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X57Y24.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X57Y24.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X57Y24.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X57Y24.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X57Y24.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X57Y24.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X57Y24.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X49Y28.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X49Y28.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X49Y28.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X33Y17.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X45Y17.C</twDriver><twLoad>SLICE_X45Y17.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X33Y19.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X45Y22.B</twDriver><twLoad>SLICE_X36Y17.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X34Y29.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X34Y29.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X34Y29.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X36Y32.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X36Y24.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X36Y24.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X36Y24.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X36Y24.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X36Y25.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X36Y25.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X37Y24.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;2&gt;</twSig><twDriver>SLICE_X60Y26.CMUX</twDriver><twLoad>SLICE_X37Y24.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X45Y22.B</twDriver><twLoad>SLICE_X32Y17.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X28Y21.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X32Y17.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X32Y20.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X39Y14.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X37Y11.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X41Y14.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y9.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X47Y16.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X47Y18.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X34Y9.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X35Y13.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X41Y15.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X45Y12.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X42Y12.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X47Y16.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X45Y17.C</twDriver><twLoad>SLICE_X46Y16.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X45Y17.C</twDriver><twLoad>SLICE_X46Y16.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X43Y12.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X45Y12.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X44Y13.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X43Y12.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X39Y9.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X37Y11.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X37Y11.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X37Y12.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X35Y17.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X35Y24.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X34Y22.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X45Y17.C</twDriver><twLoad>SLICE_X38Y21.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y8.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X39Y10.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X45Y17.C</twDriver><twLoad>SLICE_X35Y21.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X43Y15.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X43Y13.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X53Y38.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X54Y39.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X67Y33.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X65Y32.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X66Y33.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X66Y33.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X67Y33.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X72Y33.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.C</twDriver><twLoad>SLICE_X71Y35.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X65Y32.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X70Y33.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X73Y29.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.D</twDriver><twLoad>SLICE_X71Y34.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;3&gt;</twSig><twDriver>SLICE_X53Y34.A</twDriver><twLoad>SLICE_X73Y33.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X59Y23.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X59Y23.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X59Y23.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X59Y23.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X58Y24.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X58Y24.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X58Y24.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;3&gt;</twSig><twDriver>SLICE_X60Y26.DMUX</twDriver><twLoad>SLICE_X58Y24.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X45Y11.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y13.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X39Y11.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y14.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y13.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X40Y12.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X40Y8.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;0&gt;</twSig><twDriver>SLICE_X45Y34.B</twDriver><twLoad>SLICE_X47Y29.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y16.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X39Y12.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y13.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y13.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X44Y11.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X40Y12.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X36Y8.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X53Y34.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X52Y40.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0083_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X47Y29.AMUX</twDriver><twLoad>SLICE_X52Y40.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_PWR_14_o_equal_183_o</twSig><twDriver>SLICE_X66Y29.D</twDriver><twLoad>SLICE_X68Y33.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;6&gt;</twSig><twDriver>SLICE_X59Y36.D</twDriver><twLoad>SLICE_X70Y34.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X43Y20.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X40Y22.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y10.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y10.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y10.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y9.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X37Y10.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y11.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X36Y13.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X36Y13.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X42Y22.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X44Y24.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X45Y17.C</twDriver><twLoad>SLICE_X46Y24.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X58Y22.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X69Y23.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X64Y23.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X66Y22.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X66Y22.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X60Y28.AMUX</twDriver><twLoad>SLICE_X60Y22.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X39Y11.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X45Y12.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X37Y7.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X37Y7.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y14.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X42Y15.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X43Y13.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X37Y13.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X38Y26.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X37Y9.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X32Y9.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X41Y26.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X38Y15.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X40Y8.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X43Y8.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X39Y25.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X39Y10.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X37Y29.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X36Y18.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X33Y8.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X33Y9.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X33Y9.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X40Y27.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X36Y14.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X33Y8.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X38Y28.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X32Y9.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X42Y31.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X35Y12.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X37Y22.C</twDriver><twLoad>SLICE_X41Y13.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X38Y17.D</twDriver><twLoad>SLICE_X37Y21.A6</twLoad></twSigConn><twSigConn><twSig>io_ch_ck</twSig><twDriver>SLICE_X51Y58.A</twDriver><twLoad>SLICE_X51Y58.A3</twLoad></twSigConn><twSigConn><twSig>xa&lt;0&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X51Y53.B2</twLoad></twSigConn><twSigConn><twSig>xa&lt;1&gt;</twSig><twDriver>SLICE_X51Y56.B</twDriver><twLoad>SLICE_X38Y52.B4</twLoad></twSigConn><twSigConn><twSig>xiow_n</twSig><twDriver>SLICE_X43Y57.B</twDriver><twLoad>SLICE_X49Y50.D2</twLoad></twSigConn><twSigConn><twSig>d&lt;0&gt;</twSig><twDriver>SLICE_X44Y52.C</twDriver><twLoad>SLICE_X44Y52.D5</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;0&gt;</twSig><twDriver>SLICE_X47Y44.A</twDriver><twLoad>SLICE_X45Y53.D3</twLoad></twSigConn><twSigConn><twSig>d&lt;0&gt;</twSig><twDriver>SLICE_X44Y52.C</twDriver><twLoad>SLICE_X25Y70.D3</twLoad></twSigConn><twSigConn><twSig>d&lt;1&gt;</twSig><twDriver>SLICE_X42Y53.C</twDriver><twLoad>SLICE_X42Y53.D3</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;1&gt;</twSig><twDriver>SLICE_X47Y44.C</twDriver><twLoad>SLICE_X45Y53.C4</twLoad></twSigConn><twSigConn><twSig>d&lt;1&gt;</twSig><twDriver>SLICE_X42Y53.C</twDriver><twLoad>SLICE_X23Y70.A4</twLoad></twSigConn><twSigConn><twSig>d&lt;2&gt;</twSig><twDriver>SLICE_X45Y53.A</twDriver><twLoad>SLICE_X48Y59.B2</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;2&gt;</twSig><twDriver>SLICE_X46Y43.A</twDriver><twLoad>SLICE_X45Y53.B6</twLoad></twSigConn><twSigConn><twSig>d&lt;2&gt;</twSig><twDriver>SLICE_X45Y53.A</twDriver><twLoad>SLICE_X24Y75.B2</twLoad></twSigConn><twSigConn><twSig>d&lt;3&gt;</twSig><twDriver>SLICE_X42Y54.A</twDriver><twLoad>SLICE_X42Y54.B1</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;3&gt;</twSig><twDriver>SLICE_X46Y43.C</twDriver><twLoad>SLICE_X40Y53.A4</twLoad></twSigConn><twSigConn><twSig>d&lt;3&gt;</twSig><twDriver>SLICE_X42Y54.A</twDriver><twLoad>SLICE_X26Y73.A5</twLoad></twSigConn><twSigConn><twSig>d&lt;4&gt;</twSig><twDriver>SLICE_X45Y55.C</twDriver><twLoad>SLICE_X45Y55.D5</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;4&gt;</twSig><twDriver>SLICE_X47Y42.A</twDriver><twLoad>SLICE_X45Y54.A5</twLoad></twSigConn><twSigConn><twSig>d&lt;4&gt;</twSig><twDriver>SLICE_X45Y55.C</twDriver><twLoad>SLICE_X27Y64.D2</twLoad></twSigConn><twSigConn><twSig>d&lt;5&gt;</twSig><twDriver>SLICE_X45Y55.A</twDriver><twLoad>SLICE_X45Y55.B6</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;5&gt;</twSig><twDriver>SLICE_X47Y42.C</twDriver><twLoad>SLICE_X40Y54.A5</twLoad></twSigConn><twSigConn><twSig>d&lt;5&gt;</twSig><twDriver>SLICE_X45Y55.A</twDriver><twLoad>SLICE_X24Y67.A4</twLoad></twSigConn><twSigConn><twSig>d&lt;6&gt;</twSig><twDriver>SLICE_X44Y56.C</twDriver><twLoad>SLICE_X44Y56.D5</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;6&gt;</twSig><twDriver>SLICE_X47Y40.A</twDriver><twLoad>SLICE_X40Y54.B5</twLoad></twSigConn><twSigConn><twSig>d&lt;6&gt;</twSig><twDriver>SLICE_X44Y56.C</twDriver><twLoad>SLICE_X27Y66.A5</twLoad></twSigConn><twSigConn><twSig>d&lt;7&gt;</twSig><twDriver>SLICE_X51Y41.C</twDriver><twLoad>SLICE_X51Y41.D5</twLoad></twSigConn><twSigConn><twSig>s1/adp&lt;7&gt;</twSig><twDriver>SLICE_X47Y40.C</twDriver><twLoad>SLICE_X47Y51.C5</twLoad></twSigConn><twSigConn><twSig>d&lt;7&gt;</twSig><twDriver>SLICE_X51Y41.C</twDriver><twLoad>SLICE_X29Y62.A4</twLoad></twSigConn><twSigConn><twSig>a&lt;2&gt;</twSig><twDriver>SLICE_X39Y47.A</twDriver><twLoad>SLICE_X39Y47.B6</twLoad></twSigConn><twSigConn><twSig>a&lt;3&gt;</twSig><twDriver>SLICE_X38Y50.A</twDriver><twLoad>SLICE_X38Y50.B6</twLoad></twSigConn><twSigConn><twSig>s6/mdp</twSig><twDriver>SLICE_X22Y84.A</twDriver><twLoad>SLICE_X32Y78.B4</twLoad></twSigConn></twCycles><twConst anchorID="5" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X77Y64.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twUnconstPath anchorID="7" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.097</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.035</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.062</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/N15</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.913</twLogDel><twRouteDel>2.149</twRouteDel><twTotDel>3.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X75Y68.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.202</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.163</twDel><twSUTime>0.004</twSUTime><twTotPathDel>2.167</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y68.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.796</twLogDel><twRouteDel>1.371</twRouteDel><twTotDel>2.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X77Y68.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.003</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.979</twDel><twSUTime>-0.011</twSUTime><twTotPathDel>1.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y68.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.781</twLogDel><twRouteDel>1.187</twRouteDel><twTotDel>1.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X77Y68.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMinDelay" ><twTotDel>1.555</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.821</twDel><twSUTime>0.231</twSUTime><twTotPathDel>1.590</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y68.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>1.092</twRouteDel><twTotDel>1.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X75Y68.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>1.737</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.990</twDel><twSUTime>0.218</twSUTime><twTotPathDel>1.772</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y68.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.511</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>1.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X77Y64.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>2.562</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.793</twDel><twSUTime>0.196</twSUTime><twTotPathDel>2.597</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X74Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X74Y68.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/N15</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y64.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.620</twLogDel><twRouteDel>1.977</twRouteDel><twTotDel>2.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="18" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X74Y68.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.590</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.590</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y68.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y68.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>2.931</twRouteDel><twTotDel>3.590</twTotDel><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.346</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.346</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X68Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X68Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y68.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y68.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>2.687</twRouteDel><twTotDel>3.346</twTotDel><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.237</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.237</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X68Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X68Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y68.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y68.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>2.578</twRouteDel><twTotDel>3.237</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>3262</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>515</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.899</twMinPer></twConstHead><twPathRptBanner iPaths="118" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X71Y64.B6), 118 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.101</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>6.864</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X3Y10.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y10.DOADOU7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y39.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y39.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.784</twLogDel><twRouteDel>4.080</twRouteDel><twTotDel>6.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.347</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>6.618</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOADOL3</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.787</twLogDel><twRouteDel>3.831</twRouteDel><twTotDel>6.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.353</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>6.612</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X3Y10.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y10.DOADOL7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y39.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y39.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.784</twLogDel><twRouteDel>3.828</twRouteDel><twTotDel>6.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAMB36_X3Y7.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.799</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twTotPathDel>5.166</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y62.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y7.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>4.093</twRouteDel><twTotDel>5.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.051</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twTotPathDel>4.914</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X68Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X68Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y7.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>3.841</twRouteDel><twTotDel>4.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.160</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twTotPathDel>4.805</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X68Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X68Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y7.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>3.732</twRouteDel><twTotDel>4.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (SLICE_X76Y64.SR), 22 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.830</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twDest><twTotPathDel>5.135</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>3.835</twRouteDel><twTotDel>5.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.164</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twDest><twTotPathDel>4.801</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X68Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X68Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>3.501</twRouteDel><twTotDel>4.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.277</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twDest><twTotPathDel>4.688</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X68Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X68Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y62.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y65.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.300</twLogDel><twRouteDel>3.388</twRouteDel><twTotDel>4.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X75Y67.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.333</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twTotPathDel>0.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X74Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (SLICE_X83Y57.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.472</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twDest><twTotPathDel>0.472</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X83Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X83Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (SLICE_X81Y62.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.475</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twDest><twTotPathDel>0.475</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X81Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X81Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" locationPin="RAMB36_X3Y7.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" locationPin="RAMB36_X3Y7.REGCLKARDRCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X3Y10.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.846</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X70Y64.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>12.154</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>2.811</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X48Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>2.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X70Y64.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>12.154</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>2.811</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X48Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>2.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X70Y64.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>12.154</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>2.811</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X48Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>2.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X56Y67.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="63"><twSlack>1.849</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X48Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y68.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y67.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.724</twLogDel><twRouteDel>1.160</twRouteDel><twTotDel>1.884</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X56Y68.SR), 1 path
</twPathRptBanner><twRacePath anchorID="64"><twSlack>2.013</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X48Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y68.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y68.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.720</twLogDel><twRouteDel>1.328</twRouteDel><twTotDel>2.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X56Y68.SR), 1 path
</twPathRptBanner><twRacePath anchorID="65"><twSlack>2.016</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X48Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y68.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y68.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>1.328</twRouteDel><twTotDel>2.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="66" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.901</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X48Y71.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>14.099</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.866</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X48Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.388</twRouteDel><twTotDel>0.866</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X48Y71.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="69"><twSlack>0.571</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X48Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y71.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>0.571</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="70" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>167</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>75</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="64" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X56Y52.CIN), 64 paths
</twPathRptBanner><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.815</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>3.690</twDel><twSUTime>0.090</twSUTime><twTotPathDel>3.780</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X56Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y36.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.120</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>3.770</twLogDel><twRouteDel>0.010</twRouteDel><twTotDel>3.780</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>99.7</twPctLog><twPctRoute>0.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="73"><twUnconstPath anchorID="74" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.806</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>3.681</twDel><twSUTime>0.090</twSUTime><twTotPathDel>3.771</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X56Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y36.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>3.761</twLogDel><twRouteDel>0.010</twRouteDel><twTotDel>3.771</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>99.7</twPctLog><twPctRoute>0.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="75"><twUnconstPath anchorID="76" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.725</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>3.600</twDel><twSUTime>0.090</twSUTime><twTotPathDel>3.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X56Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y36.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>3.680</twLogDel><twRouteDel>0.010</twRouteDel><twTotDel>3.690</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>99.7</twPctLog><twPctRoute>0.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (SLICE_X84Y62.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="77"><twUnconstPath anchorID="78" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.524</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twDel>2.942</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.489</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X92Y67.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y62.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>2.530</twLogDel><twRouteDel>0.959</twRouteDel><twTotDel>3.489</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>72.5</twPctLog><twPctRoute>27.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="79"><twUnconstPath anchorID="80" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.523</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twDel>2.941</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.488</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X92Y67.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y62.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>0.959</twRouteDel><twTotDel>3.488</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>72.5</twPctLog><twPctRoute>27.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (SLICE_X84Y62.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.522</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE</twDest><twDel>2.942</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.487</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X92Y67.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y62.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE</twBEL></twPathDel><twLogDel>2.528</twLogDel><twRouteDel>0.959</twRouteDel><twTotDel>3.487</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>72.5</twPctLog><twPctRoute>27.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="83"><twUnconstPath anchorID="84" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.521</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE</twDest><twDel>2.941</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X92Y67.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y62.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE</twBEL></twPathDel><twLogDel>2.527</twLogDel><twRouteDel>0.959</twRouteDel><twTotDel>3.486</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>72.5</twPctLog><twPctRoute>27.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X81Y68.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMinDelay" ><twTotDel>0.422</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.686</twDel><twSUTime>0.229</twSUTime><twTotPathDel>0.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X81Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X81Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X81Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.457</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X74Y65.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMinDelay" ><twTotDel>0.452</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>0.705</twDel><twSUTime>0.218</twSUTime><twTotPathDel>0.487</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X73Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y65.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X82Y58.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twUnconstPath anchorID="90" twDataPathType="twDataPathMinDelay" ><twTotDel>0.485</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twDel>0.715</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.520</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X80Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X80Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y58.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.520</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk_BUFG</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="91" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>433</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>416</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X77Y64.B4), 10 paths
</twPathRptBanner><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.032</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.970</twDel><twSUTime>0.027</twSUTime><twTotPathDel>2.997</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X83Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.332</twRouteDel><twTotDel>2.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.776</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.714</twDel><twSUTime>0.027</twSUTime><twTotPathDel>2.741</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X83Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y63.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.076</twRouteDel><twTotDel>2.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.757</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.695</twDel><twSUTime>0.027</twSUTime><twTotPathDel>2.722</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X83Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>2.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X77Y64.B5), 9 paths
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.630</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.568</twDel><twSUTime>0.027</twSUTime><twTotPathDel>2.595</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X78Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X78Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y66.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y66.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/N15</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>1.653</twRouteDel><twTotDel>2.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.412</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.350</twDel><twSUTime>0.027</twSUTime><twTotPathDel>2.377</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X83Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y66.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/N15</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>1.432</twRouteDel><twTotDel>2.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="102"><twUnconstPath anchorID="103" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.393</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.331</twDel><twSUTime>0.027</twSUTime><twTotPathDel>2.358</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X78Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X78Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y66.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y66.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/N15</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>1.416</twRouteDel><twTotDel>2.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X76Y86.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twUnconstPath anchorID="105" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.215</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>2.215</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X72Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y86.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.744</twRouteDel><twTotDel>2.215</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="106">0</twUnmetConstCnt><twDataSheet anchorID="107" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="108"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3895</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1249</twConnCnt></twConstCov><twStats anchorID="109"><twMinPer>6.899</twMinPer><twFootnote number="1" /><twMaxFreq>144.949</twMaxFreq><twMaxFromToDel>2.846</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Nov  9 18:01:36 2014 </twTimestamp></twFoot><twClientInfo anchorID="110"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 693 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
