============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 15 2022  02:26:20 pm
  Module:                 riscv_steel_core
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 15 2022  02:26:21 pm
  Module:                 riscv_steel_core
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 15 2022  02:26:21 pm
  Module:                 riscv_steel_core
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-2788 ps) Setup Check with Pin csr_file_instance/mcause_interrupt_flag_reg/clk->sena
          Group: I2C
     Startpoint: (F) instruction_in[20]
          Clock: (R) clock
       Endpoint: (R) csr_file_instance/mcause_interrupt_flag_reg/sena
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     352                  
     Required Time:=    1648                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-    4237                  
             Slack:=   -2788                  

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                   (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------
  instruction_in[20]                                                  (u)     -        F     (arrival)            1  5.3   160     0     200 
  mux_334_20/g12/z                                                    (u)     data0->z F     unmapped_bmux3      12 63.6     0   223     423 
  integer_file_instance/sub00577/g8/z                                 (u)     in_0->z  F     unmapped_xor2        1  5.3     0   138     560 
  integer_file_instance/sub00577/g50/z                                (u)     in_0->z  R     unmapped_not        32 31.8     0   122     682 
  integer_file_instance/mux_Q[sub00577]_1007_5/g31/z                  (u)     sel0->z  F     unmapped_bmux36      1  5.3     0   623    1306 
  integer_file_instance/mux_1005_25/g31/z                             (u)     data0->z F     unmapped_bmux3       1  5.3     0   138    1444 
  integer_file_instance/mux_1015_14/g31/z                             (u)     data0->z F     unmapped_bmux3      11 58.3     0   217    1660 
  branch_decision_instance/lt_720_14/g32/z                            (u)     in_0->z  R     unmapped_not         2 10.6     0    46    1706 
  branch_decision_instance/lt_720_14/g39/z                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1767 
  branch_decision_instance/lt_720_14/g101/z                           (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1803 
  branch_decision_instance/lt_720_14/g102/z                           (u)     in_1->z  F     unmapped_nand2       1  5.3     0    60    1864 
  branch_decision_instance/lt_720_14/g103/z                           (u)     in_1->z  R     unmapped_nand2       1  5.3     0    60    1924 
  branch_decision_instance/lt_720_14/g167/z                           (u)     in_1->z  F     unmapped_nand2       1  5.3     0    60    1985 
  branch_decision_instance/lt_720_14/g168/z                           (u)     in_1->z  R     unmapped_nand2       1  5.3     0    60    2045 
  branch_decision_instance/lt_720_14/g248/z                           (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60    2106 
  branch_decision_instance/lt_720_14/g249/z                           (u)     in_1->z  R     unmapped_nand2       1  5.3     0    60    2166 
  branch_decision_instance/lt_720_14/g318/z                           (u)     in_1->z  F     unmapped_nand2       1  5.3     0    60    2227 
  branch_decision_instance/lt_720_14/g319/z                           (u)     in_1->z  R     unmapped_nand2       1  5.3     0    60    2287 
  branch_decision_instance/lt_720_14/g401/z                           (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60    2348 
  branch_decision_instance/lt_720_14/g402/z                           (u)     in_1->z  R     unmapped_nand2       1  5.3     0    60    2408 
  branch_decision_instance/lt_720_14/g34/z                            (u)     in_0->z  F     unmapped_not         3 15.9     0    56    2464 
  branch_decision_instance/mux_712_18/g1/z                            (u)     data0->z F     unmapped_bmux3       2 10.6     0   148    2612 
  branch_decision_instance/g10/z                                      (u)     in_0->z  R     unmapped_not         1  5.3     0    36    2648 
  branch_decision_instance/mux_branch_condition_satisfied_728_11/g1/z (u)     data5->z R     unmapped_bmux11      1  5.3     0   381    3029 
  branch_decision_instance/mux_758_18/g1/z                            (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    3166 
  branch_decision_instance/mux_756_14/g1/z                            (u)     data0->z R     unmapped_bmux3      33 31.8     0   224    3390 
  mux_318_4/g31/z                                                     (u)     sel0->z  F     unmapped_bmux3       2 10.6     0   148    3538 
  g8/z                                                                (u)     in_1->z  F     unmapped_and2        4 21.2     0    90    3627 
  csr_file_instance/g662/z                                            (u)     in_0->z  F     unmapped_or2         3 15.9     0    80    3707 
  csr_file_instance/g666/z                                            (u)     in_1->z  F     unmapped_or2         4 21.2     0    90    3797 
  csr_file_instance/g8/z                                              (u)     in_1->z  F     unmapped_or2         2 10.6     0    70    3867 
  csr_file_instance/g11/z                                             (u)     in_1->z  F     unmapped_or2         1  5.3     0    60    3928 
  csr_file_instance/g24/z                                             (u)     in_0->z  R     unmapped_not         1  5.3     0    36    3964 
  csr_file_instance/g25/z                                             (u)     in_0->z  R     unmapped_and2        6 31.8     0   106    4070 
  csr_file_instance/g650/z                                            (u)     in_1->z  R     unmapped_or3         1  5.3     0    89    4159 
  csr_file_instance/g654/z                                            (u)     in_0->z  R     unmapped_or4         1  5.3     0   145    4303 
  csr_file_instance/g97/z                                             (u)     in_0->z  R     unmapped_and2        5 53.0     0   133    4437 
  csr_file_instance/mcause_interrupt_flag_reg/sena                    -       -        R     unmapped_d_flop      5    -     -     0    4437 
#--------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 15 2022  02:26:21 pm
  Module:                 riscv_steel_core
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 15 2022  02:26:21 pm
  Module:                 riscv_steel_core
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-4691 ps) Setup Check with Pin csr_file_instance/mcause_interrupt_flag_reg/clk->sena
          Group: C2C
     Startpoint: (R) alu_2nd_operand_source_stage3_reg/clk
          Clock: (R) clock
       Endpoint: (R) csr_file_instance/mcause_interrupt_flag_reg/sena
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     352                  
     Required Time:=    1648                  
      Launch Clock:-       0                  
         Data Path:-    6339                  
             Slack:=   -4691                  

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                   (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------
  alu_2nd_operand_source_stage3_reg/clk                               -       -        R     (arrival)         1619    -     0     -       0 
  alu_2nd_operand_source_stage3_reg/q                                 (u)     clk->q   R     unmapped_d_flop     32 31.8     0   340     340 
  mux_539_34/g32/z                                                    (u)     sel0->z  F     unmapped_bmux3     105 26.5     0   248     589 
  rv32i_alu_instance/minus_596_5/g38/z                                (u)     in_1->z  R     unmapped_nand2       2 10.6     0    70     659 
  rv32i_alu_instance/minus_596_5/g102/z                               (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60     720 
  rv32i_alu_instance/minus_596_5/g486/z                               (u)     in_0->z  R     unmapped_not         3 15.9     0    56     776 
  rv32i_alu_instance/minus_596_5/g167/z                               (u)     in_1->z  F     unmapped_nand2       1  5.3     0    60     836 
  rv32i_alu_instance/minus_596_5/g487/z                               (u)     in_0->z  R     unmapped_not         5 26.5     0    74     910 
  rv32i_alu_instance/minus_596_5/g248/z                               (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60     970 
  rv32i_alu_instance/minus_596_5/g489/z                               (u)     in_0->z  R     unmapped_not         9 47.7     0   103    1073 
  rv32i_alu_instance/minus_596_5/g318/z                               (u)     in_1->z  F     unmapped_nand2       1  5.3     0    60    1134 
  rv32i_alu_instance/minus_596_5/g493/z                               (u)     in_0->z  R     unmapped_not        16 21.2     0    98    1232 
  rv32i_alu_instance/minus_596_5/g361/z                               (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60    1293 
  rv32i_alu_instance/minus_596_5/g501/z                               (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1329 
  rv32i_alu_instance/minus_596_5/g445/z                               (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   138    1467 
  rv32i_alu_instance/mux_599_23/g15/z                                 (u)     data1->z R     unmapped_bmux3       2 10.6     0   148    1614 
  rv32i_alu_instance/add_626_25/g38/z                                 (u)     in_1->z  F     unmapped_nor2        3 15.9     0    80    1694 
  rv32i_alu_instance/add_626_25/g99/z                                 (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1755 
  rv32i_alu_instance/add_626_25/g101/z                                (u)     in_0->z  F     unmapped_nor2        3 15.9     0    80    1835 
  rv32i_alu_instance/add_626_25/g172/z                                (u)     in_0->z  R     unmapped_nor2        1  5.3     0    60    1896 
  rv32i_alu_instance/add_626_25/g174/z                                (u)     in_0->z  F     unmapped_nor2        5 26.5     0    98    1993 
  rv32i_alu_instance/add_626_25/g247/z                                (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2054 
  rv32i_alu_instance/add_626_25/g249/z                                (u)     in_0->z  F     unmapped_nor2        8 42.4     0   121    2175 
  rv32i_alu_instance/add_626_25/g287/z                                (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2236 
  rv32i_alu_instance/add_626_25/g289/z                                (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    2296 
  rv32i_alu_instance/add_626_25/g348/z                                (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    2357 
  rv32i_alu_instance/add_626_25/g433/z                                (u)     in_0->z  F     unmapped_xnor2       1  5.3     0   138    2494 
  rv32i_alu_instance/mux_operation_result_623_11/g7/z                 (u)     data0->z F     unmapped_bmux11      3 15.9     0   400    2895 
  mux_writeback_multiplexer_output_515_11/g7/z                        (u)     data7->z F     unmapped_bmux11     33 31.8     0   466    3361 
  integer_file_instance/mux_1005_25/g7/z                              (u)     data1->z F     unmapped_bmux3       1  5.3     0   138    3499 
  integer_file_instance/mux_1015_14/g7/z                              (u)     data0->z F     unmapped_bmux3       5 26.5     0   175    3674 
  branch_decision_instance/lt_720_14/g8/z                             (u)     in_0->z  R     unmapped_not         2 10.6     0    46    3720 
  branch_decision_instance/lt_720_14/g87/z                            (u)     in_1->z  F     unmapped_nor2        2 10.6     0    70    3790 
  branch_decision_instance/lt_720_14/g148/z                           (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    3851 
  branch_decision_instance/lt_720_14/g150/z                           (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    3911 
  branch_decision_instance/lt_720_14/g225/z                           (u)     in_0->z  R     unmapped_nor2        1  5.3     0    60    3972 
  branch_decision_instance/lt_720_14/g227/z                           (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    4032 
  branch_decision_instance/lt_720_14/g297/z                           (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    4093 
  branch_decision_instance/lt_720_14/g299/z                           (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    4153 
  branch_decision_instance/lt_720_14/g357/z                           (u)     in_0->z  R     unmapped_not         1  5.3     0    36    4190 
  branch_decision_instance/lt_720_14/g358/z                           (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    4250 
  branch_decision_instance/lt_720_14/g402/z                           (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    4310 
  branch_decision_instance/lt_720_14/g34/z                            (u)     in_0->z  F     unmapped_not         3 15.9     0    56    4366 
  branch_decision_instance/mux_712_18/g1/z                            (u)     data0->z F     unmapped_bmux3       2 10.6     0   148    4514 
  branch_decision_instance/g10/z                                      (u)     in_0->z  R     unmapped_not         1  5.3     0    36    4550 
  branch_decision_instance/mux_branch_condition_satisfied_728_11/g1/z (u)     data5->z R     unmapped_bmux11      1  5.3     0   381    4931 
  branch_decision_instance/mux_758_18/g1/z                            (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    5069 
  branch_decision_instance/mux_756_14/g1/z                            (u)     data0->z R     unmapped_bmux3      33 31.8     0   224    5292 
  mux_318_4/g31/z                                                     (u)     sel0->z  F     unmapped_bmux3       2 10.6     0   148    5440 
  g8/z                                                                (u)     in_1->z  F     unmapped_and2        4 21.2     0    90    5530 
  csr_file_instance/g662/z                                            (u)     in_0->z  F     unmapped_or2         3 15.9     0    80    5610 
  csr_file_instance/g666/z                                            (u)     in_1->z  F     unmapped_or2         4 21.2     0    90    5699 
  csr_file_instance/g8/z                                              (u)     in_1->z  F     unmapped_or2         2 10.6     0    70    5770 
  csr_file_instance/g11/z                                             (u)     in_1->z  F     unmapped_or2         1  5.3     0    60    5830 
  csr_file_instance/g24/z                                             (u)     in_0->z  R     unmapped_not         1  5.3     0    36    5866 
  csr_file_instance/g25/z                                             (u)     in_0->z  R     unmapped_and2        6 31.8     0   106    5972 
  csr_file_instance/g650/z                                            (u)     in_1->z  R     unmapped_or3         1  5.3     0    89    6061 
  csr_file_instance/g654/z                                            (u)     in_0->z  R     unmapped_or4         1  5.3     0   145    6206 
  csr_file_instance/g97/z                                             (u)     in_0->z  R     unmapped_and2        5 53.0     0   133    6339 
  csr_file_instance/mcause_interrupt_flag_reg/sena                    -       -        R     unmapped_d_flop      5    -     -     0    6339 
#--------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 15 2022  02:26:21 pm
  Module:                 riscv_steel_core
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

