Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Jun  7 16:43:27 2018
| Host             : LAPTOP-PQR7H391 running 64-bit major release  (build 9200)
| Command          : report_power -file SYS_WRAPPER_power_routed.rpt -pb SYS_WRAPPER_power_summary_routed.pb -rpx SYS_WRAPPER_power_routed.rpx
| Design           : SYS_WRAPPER
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.132        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.060        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.009 |     2436 |       --- |             --- |
|   LUT as Logic           |     0.008 |     1489 |     20800 |            7.16 |
|   CARRY4                 |    <0.001 |      180 |      8150 |            2.21 |
|   LUT as Distributed RAM |    <0.001 |       56 |      9600 |            0.58 |
|   Register               |    <0.001 |      272 |     41600 |            0.65 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |    <0.001 |       47 |     32600 |            0.14 |
|   Others                 |     0.000 |       38 |       --- |             --- |
| Signals                  |     0.010 |     2053 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |        50 |            1.00 |
| I/O                      |     0.039 |       47 |       106 |           44.34 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.132 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.021 |      0.010 |
| Vccaux    |       1.800 |     0.014 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.012 |       0.011 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |             6.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| SYS_WRAPPER                   |     0.060 |
|   div                         |    <0.001 |
|   my_debouncer                |    <0.001 |
|     bounce_counter            |    <0.001 |
|   rat                         |     0.011 |
|     CPU                       |     0.009 |
|       br_pred                 |    <0.001 |
|       decode                  |    <0.001 |
|         my_cu                 |    <0.001 |
|         my_i_flag             |    <0.001 |
|           I_REG               |    <0.001 |
|         my_regfile            |    <0.001 |
|           REG_reg_r1_0_31_0_5 |    <0.001 |
|           REG_reg_r1_0_31_6_7 |    <0.001 |
|           REG_reg_r2_0_31_0_5 |    <0.001 |
|           REG_reg_r2_0_31_6_7 |    <0.001 |
|       decode_buffer           |     0.004 |
|       exwr                    |    <0.001 |
|         my_SCR                |    <0.001 |
|           REG_reg_0_255_0_0   |    <0.001 |
|           REG_reg_0_255_1_1   |    <0.001 |
|           REG_reg_0_255_2_2   |    <0.001 |
|           REG_reg_0_255_3_3   |    <0.001 |
|           REG_reg_0_255_4_4   |    <0.001 |
|           REG_reg_0_255_5_5   |    <0.001 |
|           REG_reg_0_255_6_6   |    <0.001 |
|           REG_reg_0_255_7_7   |    <0.001 |
|           REG_reg_0_255_8_8   |    <0.001 |
|           REG_reg_0_255_9_9   |    <0.001 |
|         my_SP                 |    <0.001 |
|         my_alu                |    <0.001 |
|         my_flgs               |    <0.001 |
|           C_REG               |    <0.001 |
|           SHAD_C              |    <0.001 |
|       fetch                   |     0.001 |
|         cnt                   |    <0.001 |
|           cnt                 |    <0.001 |
|         prog                  |    <0.001 |
|       fetch_buffer            |    <0.001 |
|       hazard                  |     0.002 |
|   sg                          |     0.010 |
|     my_clk                    |     0.001 |
|     my_conv1                  |     0.007 |
|     my_conv2                  |    <0.001 |
+-------------------------------+-----------+


