$date
	Tue Sep 29 16:27:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_machine_test $end
$var wire 1 ! except $end
$var reg 1 " clk $end
$var reg 1 # done $end
$var reg 1 $ reset $end
$var integer 32 % i [31:0] $end
$scope module fm $end
$var wire 32 & PC_control_3 [31:0] $end
$var wire 1 " clock $end
$var wire 1 $ reset $end
$var wire 1 ' zero $end
$var wire 5 ( writeittothisAdress [4:0] $end
$var wire 1 ) writeenable $end
$var wire 1 * word_we $end
$var wire 32 + slt_output [31:0] $end
$var wire 32 , slt_input_1 [31:0] $end
$var wire 1 - slt_input_0 $end
$var wire 1 . slt $end
$var wire 32 / sign_extended [31:0] $end
$var wire 32 0 rs_data [31:0] $end
$var wire 1 1 rd_src $end
$var wire 32 2 rdData [31:0] $end
$var wire 1 3 overflow $end
$var wire 32 4 out [31:0] $end
$var wire 32 5 offsetThing [31:0] $end
$var wire 32 6 next_PC [31:0] $end
$var wire 1 7 negative $end
$var wire 1 8 mem_read $end
$var wire 32 9 luiinput1 [31:0] $end
$var wire 32 : luiinput0 [31:0] $end
$var wire 32 ; lui_mux_out [31:0] $end
$var wire 1 < lui $end
$var wire 32 = inst [31:0] $end
$var wire 32 > imm16 [31:0] $end
$var wire 1 ! except $end
$var wire 32 ? data_out [31:0] $end
$var wire 2 @ controlNumberType [1:0] $end
$var wire 1 A byte_we $end
$var wire 8 B byte_mux_output [7:0] $end
$var wire 1 C byte_load $end
$var wire 32 D byte_extended [31:0] $end
$var wire 32 E byteOutPut [31:0] $end
$var wire 2 F alu_src2 [1:0] $end
$var wire 3 G alu_op [2:0] $end
$var wire 32 H addmOutput [31:0] $end
$var wire 1 I addm $end
$var wire 32 J PC_control_2 [31:0] $end
$var wire 32 K PC_control_1 [31:0] $end
$var wire 32 L PC_control_0 [31:0] $end
$var wire 32 M PC [31:0] $end
$var wire 32 N B_data [31:0] $end
$var wire 32 O B [31:0] $end
$scope module PC_reg $end
$var wire 1 " clk $end
$var wire 1 P enable $end
$var wire 1 $ reset $end
$var wire 32 Q d [31:0] $end
$var reg 32 R q [31:0] $end
$upscope $end
$scope module a1 $end
$var wire 3 S control [2:0] $end
$var wire 32 T inA [31:0] $end
$var wire 32 U inB [31:0] $end
$var wire 1 V negative $end
$var wire 32 W out [31:0] $end
$var wire 1 X overflow $end
$var wire 1 Y zero $end
$upscope $end
$scope module a2 $end
$var wire 3 Z control [2:0] $end
$var wire 32 [ inB [31:0] $end
$var wire 1 \ negative $end
$var wire 32 ] out [31:0] $end
$var wire 1 ^ overflow $end
$var wire 1 _ zero $end
$var wire 32 ` inA [31:0] $end
$upscope $end
$scope module a3 $end
$var wire 1 7 negative $end
$var wire 32 a out [31:0] $end
$var wire 1 3 overflow $end
$var wire 1 ' zero $end
$var wire 32 b inB [31:0] $end
$var wire 32 c inA [31:0] $end
$var wire 3 d control [2:0] $end
$upscope $end
$scope module a4 $end
$var wire 3 e control [2:0] $end
$var wire 32 f inB [31:0] $end
$var wire 1 g negative $end
$var wire 32 h out [31:0] $end
$var wire 1 i overflow $end
$var wire 1 j zero $end
$var wire 32 k inA [31:0] $end
$upscope $end
$scope module b1 $end
$var wire 30 l imm16 [29:0] $end
$var wire 32 m offsetThing [31:0] $end
$upscope $end
$scope module d $end
$var wire 1 n add $end
$var wire 1 I addm $end
$var wire 1 o addm1 $end
$var wire 1 p andd $end
$var wire 1 C byte_load $end
$var wire 1 A byte_we $end
$var wire 1 ! except $end
$var wire 6 q funct [5:0] $end
$var wire 1 r jr1 $end
$var wire 1 < lui $end
$var wire 1 8 mem_read $end
$var wire 1 s nor1 $end
$var wire 6 t opcode [5:0] $end
$var wire 1 u or1 $end
$var wire 1 1 rd_src $end
$var wire 1 . slt $end
$var wire 1 v slt1 $end
$var wire 1 w sub $end
$var wire 1 * word_we $end
$var wire 1 ) writeenable $end
$var wire 1 x xor1 $end
$var wire 1 ' zero $end
$var wire 1 y xori $end
$var wire 1 z sw1 $end
$var wire 1 { sb1 $end
$var wire 1 | ori $end
$var wire 1 } lw1 $end
$var wire 1 ~ lui1 $end
$var wire 1 !" lbu1 $end
$var wire 1 "" j_ $end
$var wire 1 #" j1 $end
$var wire 2 $" control_type [1:0] $end
$var wire 1 %" bne1 $end
$var wire 1 &" beq1 $end
$var wire 1 '" andi $end
$var wire 2 (" alu_src2 [1:0] $end
$var wire 3 )" alu_op [2:0] $end
$var wire 1 *" addi $end
$upscope $end
$scope module dm $end
$var wire 32 +" addr [31:0] $end
$var wire 1 A byte_we $end
$var wire 1 " clk $end
$var wire 32 ," d_out [31:0] $end
$var wire 32 -" data_out [31:0] $end
$var wire 1 $ reset $end
$var wire 1 ." valid_address $end
$var wire 1 * word_we $end
$var wire 19 /" index [18:0] $end
$var wire 32 0" data_in [31:0] $end
$var integer 32 1" i [31:0] $end
$upscope $end
$scope module im $end
$var wire 30 2" addr [29:0] $end
$var wire 32 3" data [31:0] $end
$var reg 32 4" i [31:0] $end
$upscope $end
$scope module m1 $end
$var wire 32 5" A [31:0] $end
$var wire 32 6" B [31:0] $end
$var wire 32 7" C [31:0] $end
$var wire 2 8" sel [1:0] $end
$var wire 32 9" wCD [31:0] $end
$var wire 32 :" wAB [31:0] $end
$var wire 32 ;" out [31:0] $end
$var wire 32 <" D [31:0] $end
$scope module mAB $end
$var wire 32 =" A [31:0] $end
$var wire 32 >" B [31:0] $end
$var wire 32 ?" out [31:0] $end
$var wire 1 @" sel $end
$var wire 32 A" temp1 [31:0] $end
$var wire 32 B" temp2 [31:0] $end
$upscope $end
$scope module mCD $end
$var wire 32 C" A [31:0] $end
$var wire 32 D" out [31:0] $end
$var wire 1 E" sel $end
$var wire 32 F" temp1 [31:0] $end
$var wire 32 G" temp2 [31:0] $end
$var wire 32 H" B [31:0] $end
$upscope $end
$scope module mfinal $end
$var wire 32 I" A [31:0] $end
$var wire 32 J" B [31:0] $end
$var wire 32 K" out [31:0] $end
$var wire 1 L" sel $end
$var wire 32 M" temp1 [31:0] $end
$var wire 32 N" temp2 [31:0] $end
$upscope $end
$upscope $end
$scope module m2 $end
$var wire 32 O" A [31:0] $end
$var wire 32 P" B [31:0] $end
$var wire 32 Q" out [31:0] $end
$var wire 1 1 sel $end
$var wire 32 R" temp1 [31:0] $end
$var wire 32 S" temp2 [31:0] $end
$upscope $end
$scope module m3 $end
$var wire 32 T" B [31:0] $end
$var wire 32 U" out [31:0] $end
$var wire 1 < sel $end
$var wire 32 V" temp1 [31:0] $end
$var wire 32 W" temp2 [31:0] $end
$var wire 32 X" A [31:0] $end
$upscope $end
$scope module m4 $end
$var wire 32 Y" B [31:0] $end
$var wire 32 Z" C [31:0] $end
$var wire 2 [" sel [1:0] $end
$var wire 32 \" wAB [31:0] $end
$var wire 32 ]" out [31:0] $end
$var wire 32 ^" A [31:0] $end
$scope module mAB $end
$var wire 32 _" B [31:0] $end
$var wire 32 `" out [31:0] $end
$var wire 1 a" sel $end
$var wire 32 b" temp1 [31:0] $end
$var wire 32 c" temp2 [31:0] $end
$var wire 32 d" A [31:0] $end
$upscope $end
$scope module mfinal $end
$var wire 32 e" A [31:0] $end
$var wire 32 f" B [31:0] $end
$var wire 32 g" out [31:0] $end
$var wire 1 h" sel $end
$var wire 32 i" temp1 [31:0] $end
$var wire 32 j" temp2 [31:0] $end
$upscope $end
$upscope $end
$scope module m5 $end
$var wire 32 k" A [31:0] $end
$var wire 32 l" B [31:0] $end
$var wire 32 m" C [31:0] $end
$var wire 32 n" D [31:0] $end
$var wire 2 o" sel [1:0] $end
$var wire 32 p" wCD [31:0] $end
$var wire 32 q" wAB [31:0] $end
$var wire 32 r" out [31:0] $end
$scope module mAB $end
$var wire 32 s" A [31:0] $end
$var wire 32 t" B [31:0] $end
$var wire 32 u" out [31:0] $end
$var wire 1 v" sel $end
$var wire 32 w" temp1 [31:0] $end
$var wire 32 x" temp2 [31:0] $end
$upscope $end
$scope module mCD $end
$var wire 32 y" A [31:0] $end
$var wire 32 z" B [31:0] $end
$var wire 32 {" out [31:0] $end
$var wire 1 |" sel $end
$var wire 32 }" temp1 [31:0] $end
$var wire 32 ~" temp2 [31:0] $end
$upscope $end
$scope module mfinal $end
$var wire 32 !# A [31:0] $end
$var wire 32 "# B [31:0] $end
$var wire 32 ## out [31:0] $end
$var wire 1 $# sel $end
$var wire 32 %# temp1 [31:0] $end
$var wire 32 &# temp2 [31:0] $end
$upscope $end
$upscope $end
$scope module m6 $end
$var wire 32 '# out [31:0] $end
$var wire 1 8 sel $end
$var wire 32 (# temp1 [31:0] $end
$var wire 32 )# temp2 [31:0] $end
$var wire 32 *# B [31:0] $end
$var wire 32 +# A [31:0] $end
$upscope $end
$scope module m7 $end
$var wire 32 ,# A [31:0] $end
$var wire 32 -# B [31:0] $end
$var wire 32 .# out [31:0] $end
$var wire 1 C sel $end
$var wire 32 /# temp1 [31:0] $end
$var wire 32 0# temp2 [31:0] $end
$upscope $end
$scope module m8 $end
$var wire 32 1# A [31:0] $end
$var wire 32 2# B [31:0] $end
$var wire 32 3# out [31:0] $end
$var wire 1 . sel $end
$var wire 32 4# temp1 [31:0] $end
$var wire 32 5# temp2 [31:0] $end
$upscope $end
$scope module m9 $end
$var wire 32 6# A [31:0] $end
$var wire 32 7# B [31:0] $end
$var wire 32 8# out [31:0] $end
$var wire 1 I sel $end
$var wire 32 9# temp1 [31:0] $end
$var wire 32 :# temp2 [31:0] $end
$upscope $end
$scope module rf $end
$var wire 1 " clock $end
$var wire 32 ;# rdData [31:0] $end
$var wire 5 <# rdNum [4:0] $end
$var wire 1 ) rdWriteEnable $end
$var wire 1 $ reset $end
$var wire 32 =# rsData [31:0] $end
$var wire 5 ># rsNum [4:0] $end
$var wire 32 ?# rtData [31:0] $end
$var wire 5 @# rtNum [4:0] $end
$var integer 32 A# i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 B# \r[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 C# \r[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 D# \r[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 E# \r[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 F# \r[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 G# \r[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 H# \r[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 I# \r[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 J# \r[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 K# \r[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 L# \r[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 M# \r[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 N# \r[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 O# \r[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 P# \r[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 Q# \r[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 R# \r[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 S# \r[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 T# \r[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 U# \r[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 V# \r[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 W# \r[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 X# \r[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 Y# \r[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 Z# \r[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 [# \r[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 \# \r[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 ]# \r[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 ^# \r[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 _# \r[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 `# \r[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_machine_test $end
$scope module fm $end
$scope module rf $end
$var reg 32 a# \r[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
b0 W#
b0 V#
b0 U#
b0 T#
b0 S#
b0 R#
b0 Q#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
b0 J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b100000 A#
b1010 @#
b0 ?#
b0 >#
b0 =#
b1010 <#
b11111111 ;#
b0 :#
b11111111 9#
b11111111 8#
bx 7#
b11111111 6#
b0 5#
b11111111 4#
b11111111 3#
b0 2#
b11111111 1#
b0 0#
b11011110101011011011111011101111 /#
b11011110101011011011111011101111 .#
b11011110 -#
b11011110101011011011111011101111 ,#
b11111111 +#
b11011110101011011011111011101111 *#
b0 )#
b11111111 (#
b11111111 '#
b11011110 &#
b0 %#
1$#
b11011110 ##
b11011110 "#
b10111110 !#
b11011110 ~"
b0 }"
1|"
b11011110 {"
b11011110 z"
b10101101 y"
b10111110 x"
b0 w"
1v"
b10111110 u"
b10111110 t"
b11101111 s"
b11011110 r"
b10111110 q"
b11011110 p"
b11 o"
b11011110 n"
b10101101 m"
b10111110 l"
b11101111 k"
b0 j"
b11111111 i"
0h"
b11111111 g"
b11111111 f"
b11111111 e"
b0 d"
b11111111 c"
b0 b"
1a"
b11111111 `"
b11111111 _"
b0 ^"
b11111111 ]"
b11111111 \"
b1 ["
b11111111 Z"
b11111111 Y"
b11111111 X"
b0 W"
b11111111 V"
b11111111 U"
b111111110000000000000000 T"
b1010 S"
b0 R"
b1010 Q"
b1010 P"
b0 O"
b0 N"
b100 M"
0L"
b100 K"
b1010000000001111111100 J"
b100 I"
b0 H"
b0 G"
b1010000000001111111100 F"
0E"
b1010000000001111111100 D"
b1010000000001111111100 C"
b0 B"
b100 A"
0@"
b100 ?"
b10000000000 >"
b100 ="
b0 <"
b100 ;"
b100 :"
b1010000000001111111100 9"
b0 8"
b1010000000001111111100 7"
b10000000000 6"
b100 5"
b100000000 4"
b100000000010100000000011111111 3"
b0 2"
b1000000000000000000 1"
b0 0"
b111111 /"
0."
b11011110101011011011111011101111 -"
b11011110101011011011111011101111 ,"
b11111111 +"
1*"
b10 )"
b1 ("
0'"
0&"
0%"
b0 $"
0#"
0""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
b1000 t
0s
0r
b111111 q
0p
0o
0n
b1111111100 m
b11111111 l
b11011110101011011011111011101111 k
xj
0i
bx h
xg
b0z f
b10 e
b10 d
b0 c
b11111111 b
b11111111 a
b1111111100 `
0_
0^
b10000000000 ]
0\
b100 [
b10 Z
0Y
0X
b100 W
0V
b100 U
b0 T
b10 S
b0 R
b100 Q
1P
b11111111 O
b0 N
b0 M
b100 L
b10000000000 K
b1010000000001111111100 J
0I
bx H
b10 G
b1 F
b11011110101011011011111011101111 E
b11011110 D
0C
b11011110 B
0A
b0 @
b11011110101011011011111011101111 ?
b11111111 >
b100000000010100000000011111111 =
0<
b11111111 ;
b11111111 :
b111111110000000000000000 9
08
07
b100 6
b1111111100 5
b11111111 4
03
b11111111 2
11
b0 0
b11111111 /
0.
1-
b0 ,
b11111111 +
0*
1)
b1010 (
0'
b0 &
b100000 %
1$
0#
0"
0!
$end
#3
0$
#5
b10111110 D
b10111110 -#
b10111110 B
b1000000000001 :
b1000000000001 X"
b1000000000001 '#
b10111110 r"
b10111110 ##
b1000000000001 (#
b10111110 %#
b0 &#
b1000000000001 +
b1000000000001 +#
b1000000000001 3#
0$#
b10000000000 /"
b1000000000001 4#
b1 o"
b1000000000001 4
b1000000000001 a
b1000000000001 +"
b1000000000001 1#
b1000 6
b1000 Q
b1000 ;"
b1000 K"
b100000000001100 K
b100000000001100 ]
b100000000001100 6"
b100000000001100 >"
0a"
b1000 M"
b10000000000010000000000000000 2
b10000000000010000000000000000 8#
b10000000000010000000000000000 ;#
b1000000000001 O
b1000000000001 b
b1000000000001 ]"
b1000000000001 g"
b1000 :"
b1000 ?"
b1000 I"
b1 (
b1 <#
b0 G
b0 d
b0 )"
b10000000000010000000000000000 9#
b0 i"
b1000000000001 j"
b1000 A"
b1 Q"
b1000100000000000100 9"
b1000100000000000100 D"
b1000100000000000100 J"
b0 \"
b0 `"
b0 e"
b10000000000010000000000000000 ;
b10000000000010000000000000000 U"
b10000000000010000000000000000 6#
1h"
b1000 L
b1000 W
b1000 [
b1000 5"
b1000 ="
b1 S"
b1000100000000000100 F"
b100000000000100 5
b100000000000100 `
b100000000000100 m
b1000000000001 l
b0 c"
1)
b0 V"
b10000000000010000000000000000 W"
b10 F
b10 ("
b10 ["
b1 @#
b1 P"
b10 O"
b1000100000000000100 J
b1000100000000000100 7"
b1000100000000000100 C"
b10000000000010000000000000000 9
b10000000000010000000000000000 T"
b1000000000001 >
b1000000000001 Y"
b1000000000001 _"
b1000000000001 /
b1000000000001 Z"
b1000000000001 f"
b1 q
0*"
1<
1~
b1111 t
b111100000000010001000000000001 =
b111100000000010001000000000001 3"
b1 2"
b100 M
b100 R
b100 T
b11111111 L#
b0 N
b0 0"
b0 ^"
b0 d"
b0 ?#
1"
#10
0"
#15
xi
b1 E
b1 *#
b1 .#
b1 /#
b0 n"
b0 z"
b0 m"
b0 y"
b0 l"
b0 t"
b1 k"
b1 s"
1."
b1 ?
b1 k
b1 -"
b1 ,#
b1 ,"
b1 D
b1 -#
b1 B
1)
b1 r"
b1 ##
b1 %#
b10000000000010000000000011000 :
b10000000000010000000000011000 X"
b10000000000010000000000011000 '#
b1 q"
b1 u"
b1 !#
b0 p"
b0 {"
b0 "#
0'
b10000000000010000000000011000 (#
b1 w"
b0 x"
b0 }"
b0 ~"
b1100 6
b1100 Q
b1100 ;"
b1100 K"
b10000000000010000000000011000 +
b10000000000010000000000011000 +#
b10000000000010000000000011000 3#
0v"
0|"
b1101100 K
b1101100 ]
b1101100 6"
b1101100 >"
11
b1100 M"
b100000000000110 /"
b10000000000010000000000011000 4#
b0 o"
0-
b10000000000010000000000011000 2
b10000000000010000000000011000 8#
b10000000000010000000000011000 ;#
b1100 :"
b1100 ?"
b1100 I"
b10000000000010000000000011000 4
b10000000000010000000000011000 a
b10000000000010000000000011000 +"
b10000000000010000000000011000 1#
b10 (
b10 <#
0!
b10000000000010000000000011000 9#
b1100 A"
b10 Q"
b100010000000000001100000 9"
b100010000000000001100000 D"
b100010000000000001100000 J"
b11000 O
b11000 b
b11000 ]"
b11000 g"
b10000000000010000000000011000 ;
b10000000000010000000000011000 U"
b10000000000010000000000011000 6#
1h"
b1100 L
b1100 W
b1100 [
b1100 5"
b1100 ="
b10 S"
b100010000000000001100000 F"
b1100000 5
b1100000 `
b1100000 m
b11000 l
b11000 j"
b101 G
b101 d
b101 )"
b10000000000010000000000011000 V"
b0 W"
b10 F
b10 ("
b10 ["
b10 @#
b10000000000010000000000000000 &
b10000000000010000000000000000 0
b10000000000010000000000000000 c
b10000000000010000000000000000 <"
b10000000000010000000000000000 H"
b10000000000010000000000000000 =#
b1 >#
b10 P"
b0 O"
b100010000000000001100000 J
b100010000000000001100000 7"
b100010000000000001100000 C"
b110000000000000000000 9
b110000000000000000000 T"
b11000 >
b11000 Y"
b11000 _"
b11000 /
b11000 Z"
b11000 f"
b11000 q
1|
0<
0~
b1101 t
b0 \"
b0 `"
b0 e"
b110100001000100000000000011000 =
b110100001000100000000000011000 3"
b0 b"
b10 2"
b10000000000010000000000000000 C#
b0 N
b0 0"
b0 ^"
b0 d"
b0 ?#
b1000 M
b1000 R
b1000 T
1"
#20
0"
#25
0!
b1 2
b1 8#
b1 ;#
b1 9#
b10000 6
b10000 Q
b10000 ;"
b10000 K"
b10000 K
b10000 ]
b10000 6"
b10000 >"
b1 ;
b1 U"
b1 6#
1a"
b10000 M"
0h"
b1 V"
b10000 :"
b10000 ?"
b10000 I"
b11 (
b11 <#
b1 F
b1 ("
b1 ["
b1 :
b1 X"
b1 '#
b10000 A"
b11 Q"
b1000011000000000000000000 9"
b1000011000000000000000000 D"
b1000011000000000000000000 J"
b0 O
b0 b
b0 ]"
b0 g"
b0 (#
b1 )#
b10000 L
b10000 W
b10000 [
b10000 5"
b10000 ="
b11 S"
b1000011000000000000000000 F"
b0 5
b0 `
b0 m
b0 l
b0 j"
b10 G
b10 d
b10 )"
18
b11 @#
b10000000000010000000000011000 &
b10000000000010000000000011000 0
b10000000000010000000000011000 c
b10000000000010000000000011000 <"
b10000000000010000000000011000 H"
b10000000000010000000000011000 =#
b10 >#
b11 P"
b1000011000000000000000000 J
b1000011000000000000000000 7"
b1000011000000000000000000 C"
b0 9
b0 T"
b0 >
b0 Y"
b0 _"
b0 /
b0 Z"
b0 f"
b0 q
0|
1}
b100011 t
b10001100010000110000000000000000 =
b10001100010000110000000000000000 3"
b0 \"
b0 `"
b0 e"
b11 2"
b0 b"
b1100 M
b1100 R
b1100 T
b10000000000010000000000011000 D#
b0 N
b0 0"
b0 ^"
b0 d"
b0 ?#
1"
#30
0"
#35
b11111111 2
b11111111 8#
b11111111 ;#
b11111111 9#
b11111111 ;
b11111111 U"
b11111111 6#
b11111111 D
b11111111 -#
b11111111 B
b11111111 V"
b11111111 r"
b11111111 ##
b11111111 :
b11111111 X"
b11111111 '#
b11111111 %#
b11111111 )#
b11111111 q"
b11111111 u"
b11111111 !#
b11111111 E
b11111111 *#
b11111111 .#
b11111111 w"
b11111111 /#
b11111111 k"
b11111111 s"
b10000000000010000000000011100 +
b10000000000010000000000011100 +#
b10000000000010000000000011100 3#
b11111111 ?
b11111111 k
b11111111 -"
b11111111 ,#
b11111111 ,"
b100000000000111 /"
b10000000000010000000000011100 4#
b10000000000010000000000011100 4
b10000000000010000000000011100 a
b10000000000010000000000011100 +"
b10000000000010000000000011100 1#
b10100 6
b10100 Q
b10100 ;"
b10100 K"
b100100 K
b100100 ]
b100100 6"
b100100 >"
b10100 M"
b100 O
b100 b
b100 ]"
b100 g"
b10100 :"
b10100 ?"
b10100 I"
b100 (
b100 <#
b100 i"
b10100 A"
b100 Q"
b1000100000000000000010000 9"
b1000100000000000000010000 D"
b1000100000000000000010000 J"
b100 \"
b100 `"
b100 e"
b10100 L
b10100 W
b10100 [
b10100 5"
b10100 ="
b100 S"
b1000100000000000000010000 F"
b10000 5
b10000 `
b10000 m
b100 l
b100 c"
b100 @#
b100 P"
b1000100000000000000010000 J
b1000100000000000000010000 7"
b1000100000000000000010000 C"
b1000000000000000000 9
b1000000000000000000 T"
b100 >
b100 Y"
b100 _"
b100 /
b100 Z"
b100 f"
b100 q
b10001100010001000000000000000100 =
b10001100010001000000000000000100 3"
b100 2"
b1 E#
b0 N
b0 0"
b0 ^"
b0 d"
b0 ?#
b10000 M
b10000 R
b10000 T
1"
#40
0"
#45
b100000 B"
b11111111 G"
1@"
1E"
b1 @
b1 $"
b1 8"
0i
1'
b10101101 }"
0)
b0 &#
b11101111 D
b11101111 -#
b11101111 B
b11101111 q"
b11101111 u"
b11101111 !#
b10101101 p"
b10101101 {"
b10101101 "#
b11101111 r"
b11101111 ##
b11011110101011011011111011101111 E
b11011110101011011011111011101111 *#
b11011110101011011011111011101111 .#
b11101111 w"
b0 x"
b0 ~"
b11101111 %#
b0 2
b0 8#
b0 ;#
b11011110101011011011111011101111 /#
b11011110 n"
b11011110 z"
b10101101 m"
b10101101 y"
b10111110 l"
b10111110 t"
b11101111 k"
b11101111 s"
b0 +
b0 +#
b0 3#
0v"
0|"
0$#
b0 9#
b11111111 b"
b11 G
b11 d
b11 )"
b100000 6
b100000 Q
b100000 ;"
b100000 K"
0."
b11011110101011011011111011101111 ?
b11011110101011011011111011101111 k
b11011110101011011011111011101111 -"
b11011110101011011011111011101111 ,#
b11011110101011011011111011101111 ,"
b0 /"
b0 4#
b0 o"
0-
b100000 K
b100000 ]
b100000 6"
b100000 >"
b0 ;
b0 U"
b0 6#
0a"
b100000 M"
b0 4
b0 a
b0 +"
b0 1#
b11111111 O
b11111111 b
b11111111 ]"
b11111111 g"
b0 V"
01
b0 F
b0 ("
b0 ["
b100000 :"
b100000 ?"
b100000 I"
b0 (
b0 <#
b11111111 i"
b0 :
b0 X"
b0 '#
b0 A"
b0 Q"
b11111111 9"
b11111111 D"
b11111111 J"
b11111111 \"
b11111111 `"
b11111111 e"
b0 (#
b0 )#
b11000 L
b11000 W
b11000 [
b11000 5"
b11000 ="
b0 S"
b0 F"
b1000 5
b1000 `
b1000 m
b10 l
b0 c"
08
b1010 @#
b11111111 &
b11111111 0
b11111111 c
b11111111 <"
b11111111 H"
b11111111 =#
b100 >#
b1010 P"
b10001010000000000000001000 J
b10001010000000000000001000 7"
b10001010000000000000001000 C"
b100000000000000000 9
b100000000000000000 T"
b10 >
b10 Y"
b10 _"
b10 /
b10 Z"
b10 f"
b10 q
0}
1&"
b100 t
b10000100010100000000000000010 =
b10000100010100000000000000010 3"
b101 2"
b10100 M
b10100 R
b10100 T
b11111111 F#
b11111111 N
b11111111 0"
b11111111 ^"
b11111111 d"
b11111111 ?#
1"
#50
0"
#55
b10101101 &#
1$#
b1100 (
b1100 <#
b10 2
b10 8#
b10 ;#
b1100 Q"
b10 9#
b10101101 D
b10101101 -#
b10101101 B
b1100 S"
b10 ;
b10 U"
b10 6#
b10101101 r"
b10101101 ##
11
b100100 6
b100100 Q
b100100 ;"
b100100 K"
b10 V"
b0 %#
b100100 M"
b10 :
b10 X"
b10 '#
b11101111 q"
b11101111 u"
b11101111 !#
b10101101 p"
b10101101 {"
b10101101 "#
b10 c"
0!
b100100 :"
b100100 ?"
b100100 I"
b10 G
b10 d
b10 )"
b101100 K
b101100 ]
b101100 6"
b101100 >"
0'
b10 (#
b11101111 w"
b0 x"
b10101101 }"
b0 ~"
1a"
b100100 A"
b0 B"
b1100000000000000001000 F"
b10 O
b10 b
b10 ]"
b10 g"
b0 ,
b0 2#
07
b10 +
b10 +#
b10 3#
0v"
0|"
b1 F
b1 ("
b1 ["
0@"
0E"
b10 i"
b0 /"
b10 4#
b10 o"
0-
b0 @
b0 $"
b0 8"
b10 \"
b10 `"
b10 e"
b1100000000000000001000 9"
b1100000000000000001000 D"
b1100000000000000001000 J"
b10 4
b10 a
b10 +"
b10 1#
b100100 L
b100100 W
b100100 [
b100100 5"
b100100 ="
b0 b"
b0 G"
1)
b0 N
b0 0"
b0 ^"
b0 d"
b0 ?#
b1100 @#
b0 &
b0 0
b0 c
b0 <"
b0 H"
b0 =#
b0 >#
b1100 P"
b1100000000000000001000 J
b1100000000000000001000 7"
b1100000000000000001000 C"
1*"
0&"
b1000 t
b100000000011000000000000000010 =
b100000000011000000000000000010 3"
b1000 2"
b100000 M
b100000 R
b100000 T
1"
#60
0"
#65
1'
b0 2
b0 8#
b0 ;#
b0 9#
b0 ;
b0 U"
b0 6#
b0 V"
b11101111 D
b11101111 -#
b11101111 B
b0 :
b0 X"
b0 '#
b11101111 q"
b11101111 u"
b11101111 !#
b10101101 p"
b10101101 {"
b10101101 "#
b11101111 r"
b11101111 ##
01
b0 (#
b11101111 w"
b0 x"
b10101101 }"
b0 ~"
b11101111 %#
b0 &#
b11 G
b11 d
b11 )"
b0 +
b0 +#
b0 3#
0v"
0|"
0$#
b11111111 b"
b101000 6
b101000 Q
b101000 ;"
b101000 K"
b0 /"
b0 4#
b0 o"
0-
0a"
b0 B"
b0 G"
b101000 M"
b0 4
b0 a
b0 +"
b0 1#
b11111111 O
b11111111 b
b11111111 ]"
b11111111 g"
b0 F
b0 ("
b0 ["
0@"
0E"
b101000 :"
b101000 ?"
b101000 I"
b0 (
b0 <#
b11111111 i"
b0 @
b0 $"
b0 8"
b101000 A"
b0 Q"
b10001010000000000000000100 9"
b10001010000000000000000100 D"
b10001010000000000000000100 J"
b11111111 \"
b11111111 `"
b11111111 e"
b101000 L
b101000 W
b101000 [
b101000 5"
b101000 ="
b0 S"
b10001010000000000000000100 F"
b100 5
b100 `
b100 m
b1 l
b0 c"
0)
b1010 @#
b11111111 &
b11111111 0
b11111111 c
b11111111 <"
b11111111 H"
b11111111 =#
b100 >#
b1010 P"
b10001010000000000000000100 J
b10001010000000000000000100 7"
b10001010000000000000000100 C"
b10000000000000000 9
b10000000000000000 T"
b1 >
b1 Y"
b1 _"
b1 /
b1 Z"
b1 f"
b1 q
0*"
1%"
b101 t
b10100100010100000000000000001 =
b10100100010100000000000000001 3"
b1001 2"
b100100 M
b100100 R
b100100 T
b10 N#
b11111111 N
b11111111 0"
b11111111 ^"
b11111111 d"
b11111111 ?#
1"
#70
0"
#75
b100000000 2
b100000000 8#
b100000000 ;#
b100000000 9#
b100000000 ;
b100000000 U"
b100000000 6#
b100000000 V"
b100000000 :
b100000000 X"
b100000000 '#
0'
b100000000 (#
b100000000 +
b100000000 +#
b100000000 3#
b1000000 /"
b100000000 4#
b100000000 4
b100000000 a
b100000000 +"
b100000000 1#
1)
0!
b101100 6
b101100 Q
b101100 ;"
b101100 K"
b11100000010101100 K
b11100000010101100 ]
b11100000010101100 6"
b11100000010101100 >"
b101100 M"
b101100 :"
b101100 ?"
b101100 I"
b1110 (
b1110 <#
b101100 A"
b1110 Q"
b1100100011100000010000000 9"
b1100100011100000010000000 D"
b1100100011100000010000000 J"
b101100 L
b101100 W
b101100 [
b101100 5"
b101100 ="
b1110 R"
b1100100011100000010000000 F"
b11100000010000000 5
b11100000010000000 `
b11100000010000000 m
b111000000100000 l
b10 G
b10 d
b10 )"
1n
b100 @#
b1 &
b1 0
b1 c
b1 <"
b1 H"
b1 =#
b11 >#
b100 P"
b1110 O"
b1100100011100000010000000 J
b1100100011100000010000000 7"
b1100100011100000010000000 C"
b1110000001000000000000000000000 9
b1110000001000000000000000000000 T"
b111000000100000 >
b111000000100000 Y"
b111000000100000 _"
b111000000100000 /
b111000000100000 Z"
b111000000100000 f"
b100000 q
0%"
b0 t
b11001000111000000100000 =
b11001000111000000100000 3"
b1010 2"
b101000 M
b101000 R
b101000 T
1"
#80
0"
#85
0!
b11 2
b11 8#
b11 ;#
0'
b11 9#
b11 ;
b11 U"
b11 6#
b11 V"
b11011110 D
b11011110 -#
b11011110 B
b1101 S"
b11 :
b11 X"
b11 '#
b10111110 q"
b10111110 u"
b10111110 !#
b11011110 p"
b11011110 {"
b11011110 "#
b11011110 r"
b11011110 ##
11
b11 (#
b0 w"
b10111110 x"
b0 }"
b11011110 ~"
b0 %#
b11011110 &#
b11 +
b11 +#
b11 3#
1v"
1|"
1$#
b11 c"
b110000 6
b110000 Q
b110000 ;"
b110000 K"
b0 /"
b11 4#
b11 o"
1-
b111100 K
b111100 ]
b111100 6"
b111100 >"
1a"
b110000 M"
b11 O
b11 b
b11 ]"
b11 g"
b11 4
b11 a
b11 +"
b11 1#
b1 F
b1 ("
b1 ["
b110000 :"
b110000 ?"
b110000 I"
b11 i"
b1101 (
b1101 <#
b110000 A"
b11 \"
b11 `"
b11 e"
b1101 Q"
b1101000000000000001100 9"
b1101000000000000001100 D"
b1101000000000000001100 J"
b110000 L
b110000 W
b110000 [
b110000 5"
b110000 ="
b0 b"
b0 R"
b1101000000000000001100 F"
b1100 5
b1100 `
b1100 m
b11 l
0n
b0 N
b0 0"
b0 ^"
b0 d"
b0 ?#
b1101 @#
b0 &
b0 0
b0 c
b0 <"
b0 H"
b0 =#
b0 >#
b1101 P"
b0 O"
b1101000000000000001100 J
b1101000000000000001100 7"
b1101000000000000001100 C"
b110000000000000000 9
b110000000000000000 T"
b11 >
b11 Y"
b11 _"
b11 /
b11 Z"
b11 f"
b11 q
1*"
b1000 t
b100000000011010000000000000011 =
b100000000011010000000000000011 3"
b1011 2"
b101100 M
b101100 R
b101100 T
b100000000 P#
1"
#90
0"
#95
1!
b0 2
b0 8#
b0 ;#
b0 9#
b0 ;
b0 U"
b0 6#
b0 V"
b11101111 D
b11101111 -#
b11101111 B
b0 :
b0 X"
b0 '#
b11101111 q"
b11101111 u"
b11101111 !#
b10101101 p"
b10101101 {"
b10101101 "#
b11101111 r"
b11101111 ##
1'
b0 (#
b11101111 w"
b0 x"
b10101101 }"
b0 ~"
b11101111 %#
b0 &#
b0 +
b0 +#
b0 3#
0v"
0|"
0$#
b0 4#
b0 o"
0-
01
b0 4
b0 a
b0 +"
b0 1#
b110100 6
b110100 Q
b110100 ;"
b110100 K"
b110100 K
b110100 ]
b110100 6"
b110100 >"
0a"
b110100 M"
b0 O
b0 b
b0 ]"
b0 g"
b0 F
b0 ("
b0 ["
b110100 :"
b110100 ?"
b110100 I"
b0 (
b0 <#
b0 i"
b0 G
b0 d
b0 )"
b110100 A"
b0 Q"
b0 9"
b0 D"
b0 J"
b0 \"
b0 `"
b0 e"
b110100 L
b110100 W
b110100 [
b110100 5"
b110100 ="
b0 S"
b0 F"
b0 5
b0 `
b0 m
b0 l
b0 c"
0)
b0 @#
b0 P"
b0 J
b0 7"
b0 C"
b0 9
b0 T"
b0 >
b0 Y"
b0 _"
b0 /
b0 Z"
b0 f"
b0 q
0*"
b0 t
b0 =
b0 3"
b1100 2"
b11 O#
b0 N
b0 0"
b0 ^"
b0 d"
b0 ?#
b110000 M
b110000 R
b110000 T
1"
#100
b100000 %
0"
