<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64Disassembler.cpp source code [llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AArch64</a>/<a href='./'>Disassembler</a>/<a href='AArch64Disassembler.cpp.html'>AArch64Disassembler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64Disassembler.cpp - Disassembler for AArch64 -----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>//</i></td></tr>
<tr><th id="10">10</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="AArch64Disassembler.h.html">"AArch64Disassembler.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="AArch64ExternalSymbolizer.h.html">"AArch64ExternalSymbolizer.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../MCTargetDesc/AArch64MCTargetDesc.h.html">"MCTargetDesc/AArch64MCTargetDesc.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../TargetInfo/AArch64TargetInfo.h.html">"TargetInfo/AArch64TargetInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../Utils/AArch64BaseInfo.h.html">"Utils/AArch64BaseInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm-c/Disassembler.h.html">"llvm-c/Disassembler.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/MC/MCDisassembler/MCRelocationInfo.h.html">"llvm/MC/MCDisassembler/MCRelocationInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixedLenDisassembler.h.html">"llvm/MC/MCFixedLenDisassembler.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include &lt;algorithm&gt;</u></td></tr>
<tr><th id="29">29</th><td><u>#include &lt;memory&gt;</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-disassembler"</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>// Pull DecodeStatus and its enum values into the global namespace.</i></td></tr>
<tr><th id="36">36</th><td><b>using</b> <dfn class="typedef" id="DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</dfn> = <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i  data-doc="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv">// Forward declare these because the autogenerated code will reference them.</i></td></tr>
<tr><th id="39">39</th><td><i  data-doc="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv">// Definitions are further down.</i></td></tr>
<tr><th id="40">40</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR128RegisterClass' data-type='DecodeStatus DecodeFPR128RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR128RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="20Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="20Inst" data-ref-filename="20Inst">Inst</dfn>,</td></tr>
<tr><th id="41">41</th><td>                                              <em>unsigned</em> <dfn class="local col1 decl" id="21RegNo" title='RegNo' data-type='unsigned int' data-ref="21RegNo" data-ref-filename="21RegNo">RegNo</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="22Address" title='Address' data-type='uint64_t' data-ref="22Address" data-ref-filename="22Address">Address</dfn>,</td></tr>
<tr><th id="42">42</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="23Decoder" title='Decoder' data-type='const void *' data-ref="23Decoder" data-ref-filename="23Decoder">Decoder</dfn>);</td></tr>
<tr><th id="43">43</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR128_loRegisterClass' data-type='DecodeStatus DecodeFPR128_loRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR128_loRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="24Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="24Inst" data-ref-filename="24Inst">Inst</dfn>,</td></tr>
<tr><th id="44">44</th><td>                                                 <em>unsigned</em> <dfn class="local col5 decl" id="25RegNo" title='RegNo' data-type='unsigned int' data-ref="25RegNo" data-ref-filename="25RegNo">RegNo</dfn>,</td></tr>
<tr><th id="45">45</th><td>                                                 <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="26Address" title='Address' data-type='uint64_t' data-ref="26Address" data-ref-filename="26Address">Address</dfn>,</td></tr>
<tr><th id="46">46</th><td>                                                 <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="27Decoder" title='Decoder' data-type='const void *' data-ref="27Decoder" data-ref-filename="27Decoder">Decoder</dfn>);</td></tr>
<tr><th id="47">47</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR64RegisterClass' data-type='DecodeStatus DecodeFPR64RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR64RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="28Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="28Inst" data-ref-filename="28Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29RegNo" title='RegNo' data-type='unsigned int' data-ref="29RegNo" data-ref-filename="29RegNo">RegNo</dfn>,</td></tr>
<tr><th id="48">48</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="30Address" title='Address' data-type='uint64_t' data-ref="30Address" data-ref-filename="30Address">Address</dfn>,</td></tr>
<tr><th id="49">49</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="31Decoder" title='Decoder' data-type='const void *' data-ref="31Decoder" data-ref-filename="31Decoder">Decoder</dfn>);</td></tr>
<tr><th id="50">50</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR32RegisterClass' data-type='DecodeStatus DecodeFPR32RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR32RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="32Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="32Inst" data-ref-filename="32Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33RegNo" title='RegNo' data-type='unsigned int' data-ref="33RegNo" data-ref-filename="33RegNo">RegNo</dfn>,</td></tr>
<tr><th id="51">51</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="34Address" title='Address' data-type='uint64_t' data-ref="34Address" data-ref-filename="34Address">Address</dfn>,</td></tr>
<tr><th id="52">52</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="35Decoder" title='Decoder' data-type='const void *' data-ref="35Decoder" data-ref-filename="35Decoder">Decoder</dfn>);</td></tr>
<tr><th id="53">53</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR16RegisterClass' data-type='DecodeStatus DecodeFPR16RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR16RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="36Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="36Inst" data-ref-filename="36Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="37RegNo" title='RegNo' data-type='unsigned int' data-ref="37RegNo" data-ref-filename="37RegNo">RegNo</dfn>,</td></tr>
<tr><th id="54">54</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="38Address" title='Address' data-type='uint64_t' data-ref="38Address" data-ref-filename="38Address">Address</dfn>,</td></tr>
<tr><th id="55">55</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="39Decoder" title='Decoder' data-type='const void *' data-ref="39Decoder" data-ref-filename="39Decoder">Decoder</dfn>);</td></tr>
<tr><th id="56">56</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR8RegisterClass' data-type='DecodeStatus DecodeFPR8RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR8RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="40Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="40Inst" data-ref-filename="40Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41RegNo" title='RegNo' data-type='unsigned int' data-ref="41RegNo" data-ref-filename="41RegNo">RegNo</dfn>,</td></tr>
<tr><th id="57">57</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="42Address" title='Address' data-type='uint64_t' data-ref="42Address" data-ref-filename="42Address">Address</dfn>,</td></tr>
<tr><th id="58">58</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="43Decoder" title='Decoder' data-type='const void *' data-ref="43Decoder" data-ref-filename="43Decoder">Decoder</dfn>);</td></tr>
<tr><th id="59">59</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64commonRegisterClass' data-type='DecodeStatus DecodeGPR64commonRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64commonRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="44Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="44Inst" data-ref-filename="44Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="45RegNo" title='RegNo' data-type='unsigned int' data-ref="45RegNo" data-ref-filename="45RegNo">RegNo</dfn>,</td></tr>
<tr><th id="60">60</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="46Address" title='Address' data-type='uint64_t' data-ref="46Address" data-ref-filename="46Address">Address</dfn>,</td></tr>
<tr><th id="61">61</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="47Decoder" title='Decoder' data-type='const void *' data-ref="47Decoder" data-ref-filename="47Decoder">Decoder</dfn>);</td></tr>
<tr><th id="62">62</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-type='DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="48Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="48Inst" data-ref-filename="48Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="49RegNo" title='RegNo' data-type='unsigned int' data-ref="49RegNo" data-ref-filename="49RegNo">RegNo</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="50Address" title='Address' data-type='uint64_t' data-ref="50Address" data-ref-filename="50Address">Address</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="51Decoder" title='Decoder' data-type='const void *' data-ref="51Decoder" data-ref-filename="51Decoder">Decoder</dfn>);</td></tr>
<tr><th id="65">65</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL31DecodeGPR64x8ClassRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64x8ClassRegisterClass' data-type='DecodeStatus DecodeGPR64x8ClassRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL31DecodeGPR64x8ClassRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL31DecodeGPR64x8ClassRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64x8ClassRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="52Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="52Inst" data-ref-filename="52Inst">Inst</dfn>,</td></tr>
<tr><th id="66">66</th><td>                                                    <em>unsigned</em> <dfn class="local col3 decl" id="53RegNo" title='RegNo' data-type='unsigned int' data-ref="53RegNo" data-ref-filename="53RegNo">RegNo</dfn>,</td></tr>
<tr><th id="67">67</th><td>                                                    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="54Address" title='Address' data-type='uint64_t' data-ref="54Address" data-ref-filename="54Address">Address</dfn>,</td></tr>
<tr><th id="68">68</th><td>                                                    <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="55Decoder" title='Decoder' data-type='const void *' data-ref="55Decoder" data-ref-filename="55Decoder">Decoder</dfn>);</td></tr>
<tr><th id="69">69</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-type='DecodeStatus DecodeGPR64spRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="56Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="56Inst" data-ref-filename="56Inst">Inst</dfn>,</td></tr>
<tr><th id="70">70</th><td>                                               <em>unsigned</em> <dfn class="local col7 decl" id="57RegNo" title='RegNo' data-type='unsigned int' data-ref="57RegNo" data-ref-filename="57RegNo">RegNo</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="58Address" title='Address' data-type='uint64_t' data-ref="58Address" data-ref-filename="58Address">Address</dfn>,</td></tr>
<tr><th id="71">71</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="59Decoder" title='Decoder' data-type='const void *' data-ref="59Decoder" data-ref-filename="59Decoder">Decoder</dfn>);</td></tr>
<tr><th id="72">72</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-type='DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="60Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="60Inst" data-ref-filename="60Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="61RegNo" title='RegNo' data-type='unsigned int' data-ref="61RegNo" data-ref-filename="61RegNo">RegNo</dfn>,</td></tr>
<tr><th id="73">73</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="62Address" title='Address' data-type='uint64_t' data-ref="62Address" data-ref-filename="62Address">Address</dfn>,</td></tr>
<tr><th id="74">74</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="63Decoder" title='Decoder' data-type='const void *' data-ref="63Decoder" data-ref-filename="63Decoder">Decoder</dfn>);</td></tr>
<tr><th id="75">75</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32spRegisterClass' data-type='DecodeStatus DecodeGPR32spRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32spRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="64Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="64Inst" data-ref-filename="64Inst">Inst</dfn>,</td></tr>
<tr><th id="76">76</th><td>                                               <em>unsigned</em> <dfn class="local col5 decl" id="65RegNo" title='RegNo' data-type='unsigned int' data-ref="65RegNo" data-ref-filename="65RegNo">RegNo</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="66Address" title='Address' data-type='uint64_t' data-ref="66Address" data-ref-filename="66Address">Address</dfn>,</td></tr>
<tr><th id="77">77</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="67Decoder" title='Decoder' data-type='const void *' data-ref="67Decoder" data-ref-filename="67Decoder">Decoder</dfn>);</td></tr>
<tr><th id="78">78</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeQQRegisterClass' data-type='DecodeStatus DecodeQQRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv">DecodeQQRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="68Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="68Inst" data-ref-filename="68Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="69RegNo" title='RegNo' data-type='unsigned int' data-ref="69RegNo" data-ref-filename="69RegNo">RegNo</dfn>,</td></tr>
<tr><th id="79">79</th><td>                                          <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="70Address" title='Address' data-type='uint64_t' data-ref="70Address" data-ref-filename="70Address">Address</dfn>,</td></tr>
<tr><th id="80">80</th><td>                                          <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="71Decoder" title='Decoder' data-type='const void *' data-ref="71Decoder" data-ref-filename="71Decoder">Decoder</dfn>);</td></tr>
<tr><th id="81">81</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeQQQRegisterClass' data-type='DecodeStatus DecodeQQQRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv">DecodeQQQRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="72Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="72Inst" data-ref-filename="72Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="73RegNo" title='RegNo' data-type='unsigned int' data-ref="73RegNo" data-ref-filename="73RegNo">RegNo</dfn>,</td></tr>
<tr><th id="82">82</th><td>                                           <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="74Address" title='Address' data-type='uint64_t' data-ref="74Address" data-ref-filename="74Address">Address</dfn>,</td></tr>
<tr><th id="83">83</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="75Decoder" title='Decoder' data-type='const void *' data-ref="75Decoder" data-ref-filename="75Decoder">Decoder</dfn>);</td></tr>
<tr><th id="84">84</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeQQQQRegisterClass' data-type='DecodeStatus DecodeQQQQRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv">DecodeQQQQRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="76Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="76Inst" data-ref-filename="76Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="77RegNo" title='RegNo' data-type='unsigned int' data-ref="77RegNo" data-ref-filename="77RegNo">RegNo</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="78Address" title='Address' data-type='uint64_t' data-ref="78Address" data-ref-filename="78Address">Address</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="79Decoder" title='Decoder' data-type='const void *' data-ref="79Decoder" data-ref-filename="79Decoder">Decoder</dfn>);</td></tr>
<tr><th id="87">87</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL21DecodeDDRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeDDRegisterClass' data-type='DecodeStatus DecodeDDRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeDDRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL21DecodeDDRegisterClassRN4llvm6MCInstEjmPKv">DecodeDDRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="80Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="80Inst" data-ref-filename="80Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="81RegNo" title='RegNo' data-type='unsigned int' data-ref="81RegNo" data-ref-filename="81RegNo">RegNo</dfn>,</td></tr>
<tr><th id="88">88</th><td>                                          <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="82Address" title='Address' data-type='uint64_t' data-ref="82Address" data-ref-filename="82Address">Address</dfn>,</td></tr>
<tr><th id="89">89</th><td>                                          <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="83Decoder" title='Decoder' data-type='const void *' data-ref="83Decoder" data-ref-filename="83Decoder">Decoder</dfn>);</td></tr>
<tr><th id="90">90</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL22DecodeDDDRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeDDDRegisterClass' data-type='DecodeStatus DecodeDDDRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeDDDRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22DecodeDDDRegisterClassRN4llvm6MCInstEjmPKv">DecodeDDDRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="84Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="84Inst" data-ref-filename="84Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="85RegNo" title='RegNo' data-type='unsigned int' data-ref="85RegNo" data-ref-filename="85RegNo">RegNo</dfn>,</td></tr>
<tr><th id="91">91</th><td>                                           <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="86Address" title='Address' data-type='uint64_t' data-ref="86Address" data-ref-filename="86Address">Address</dfn>,</td></tr>
<tr><th id="92">92</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="87Decoder" title='Decoder' data-type='const void *' data-ref="87Decoder" data-ref-filename="87Decoder">Decoder</dfn>);</td></tr>
<tr><th id="93">93</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL23DecodeDDDDRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeDDDDRegisterClass' data-type='DecodeStatus DecodeDDDDRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeDDDDRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeDDDDRegisterClassRN4llvm6MCInstEjmPKv">DecodeDDDDRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="88Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="88Inst" data-ref-filename="88Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="89RegNo" title='RegNo' data-type='unsigned int' data-ref="89RegNo" data-ref-filename="89RegNo">RegNo</dfn>,</td></tr>
<tr><th id="94">94</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="90Address" title='Address' data-type='uint64_t' data-ref="90Address" data-ref-filename="90Address">Address</dfn>,</td></tr>
<tr><th id="95">95</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="91Decoder" title='Decoder' data-type='const void *' data-ref="91Decoder" data-ref-filename="91Decoder">Decoder</dfn>);</td></tr>
<tr><th id="96">96</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPRRegisterClass' data-type='DecodeStatus DecodeZPRRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv">DecodeZPRRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="92Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="92Inst" data-ref-filename="92Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="93RegNo" title='RegNo' data-type='unsigned int' data-ref="93RegNo" data-ref-filename="93RegNo">RegNo</dfn>,</td></tr>
<tr><th id="97">97</th><td>                                           <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="94Address" title='Address' data-type='uint64_t' data-ref="94Address" data-ref-filename="94Address">Address</dfn>,</td></tr>
<tr><th id="98">98</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="95Decoder" title='Decoder' data-type='const void *' data-ref="95Decoder" data-ref-filename="95Decoder">Decoder</dfn>);</td></tr>
<tr><th id="99">99</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPR_4bRegisterClass' data-type='DecodeStatus DecodeZPR_4bRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv">DecodeZPR_4bRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="96Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="96Inst" data-ref-filename="96Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="97RegNo" title='RegNo' data-type='unsigned int' data-ref="97RegNo" data-ref-filename="97RegNo">RegNo</dfn>,</td></tr>
<tr><th id="100">100</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="98Address" title='Address' data-type='uint64_t' data-ref="98Address" data-ref-filename="98Address">Address</dfn>,</td></tr>
<tr><th id="101">101</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="99Decoder" title='Decoder' data-type='const void *' data-ref="99Decoder" data-ref-filename="99Decoder">Decoder</dfn>);</td></tr>
<tr><th id="102">102</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPR_3bRegisterClass' data-type='DecodeStatus DecodeZPR_3bRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv">DecodeZPR_3bRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="100Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="100Inst" data-ref-filename="100Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="101RegNo" title='RegNo' data-type='unsigned int' data-ref="101RegNo" data-ref-filename="101RegNo">RegNo</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="102Address" title='Address' data-type='uint64_t' data-ref="102Address" data-ref-filename="102Address">Address</dfn>,</td></tr>
<tr><th id="104">104</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="103Decoder" title='Decoder' data-type='const void *' data-ref="103Decoder" data-ref-filename="103Decoder">Decoder</dfn>);</td></tr>
<tr><th id="105">105</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPR2RegisterClass' data-type='DecodeStatus DecodeZPR2RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv">DecodeZPR2RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="104Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="104Inst" data-ref-filename="104Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="105RegNo" title='RegNo' data-type='unsigned int' data-ref="105RegNo" data-ref-filename="105RegNo">RegNo</dfn>,</td></tr>
<tr><th id="106">106</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="106Address" title='Address' data-type='uint64_t' data-ref="106Address" data-ref-filename="106Address">Address</dfn>,</td></tr>
<tr><th id="107">107</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="107Decoder" title='Decoder' data-type='const void *' data-ref="107Decoder" data-ref-filename="107Decoder">Decoder</dfn>);</td></tr>
<tr><th id="108">108</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL23DecodeZPR3RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPR3RegisterClass' data-type='DecodeStatus DecodeZPR3RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeZPR3RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeZPR3RegisterClassRN4llvm6MCInstEjmPKv">DecodeZPR3RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="108Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="108Inst" data-ref-filename="108Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="109RegNo" title='RegNo' data-type='unsigned int' data-ref="109RegNo" data-ref-filename="109RegNo">RegNo</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="110Address" title='Address' data-type='uint64_t' data-ref="110Address" data-ref-filename="110Address">Address</dfn>,</td></tr>
<tr><th id="110">110</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="111Decoder" title='Decoder' data-type='const void *' data-ref="111Decoder" data-ref-filename="111Decoder">Decoder</dfn>);</td></tr>
<tr><th id="111">111</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL23DecodeZPR4RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPR4RegisterClass' data-type='DecodeStatus DecodeZPR4RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeZPR4RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeZPR4RegisterClassRN4llvm6MCInstEjmPKv">DecodeZPR4RegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="112Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="112Inst" data-ref-filename="112Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="113RegNo" title='RegNo' data-type='unsigned int' data-ref="113RegNo" data-ref-filename="113RegNo">RegNo</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="114Address" title='Address' data-type='uint64_t' data-ref="114Address" data-ref-filename="114Address">Address</dfn>,</td></tr>
<tr><th id="113">113</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="115Decoder" title='Decoder' data-type='const void *' data-ref="115Decoder" data-ref-filename="115Decoder">Decoder</dfn>);</td></tr>
<tr><th id="114">114</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv" title='DecodePPRRegisterClass' data-type='DecodeStatus DecodePPRRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv">DecodePPRRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="116Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="116Inst" data-ref-filename="116Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="117RegNo" title='RegNo' data-type='unsigned int' data-ref="117RegNo" data-ref-filename="117RegNo">RegNo</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                           <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="118Address" title='Address' data-type='uint64_t' data-ref="118Address" data-ref-filename="118Address">Address</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="119Decoder" title='Decoder' data-type='const void *' data-ref="119Decoder" data-ref-filename="119Decoder">Decoder</dfn>);</td></tr>
<tr><th id="117">117</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv" title='DecodePPR_3bRegisterClass' data-type='DecodeStatus DecodePPR_3bRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv">DecodePPR_3bRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="120Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="120Inst" data-ref-filename="120Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="121RegNo" title='RegNo' data-type='unsigned int' data-ref="121RegNo" data-ref-filename="121RegNo">RegNo</dfn>,</td></tr>
<tr><th id="118">118</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="122Address" title='Address' data-type='uint64_t' data-ref="122Address" data-ref-filename="122Address">Address</dfn>,</td></tr>
<tr><th id="119">119</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="123Decoder" title='Decoder' data-type='const void *' data-ref="123Decoder" data-ref-filename="123Decoder">Decoder</dfn>);</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv" title='DecodeFixedPointScaleImm32' data-type='DecodeStatus DecodeFixedPointScaleImm32(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv">DecodeFixedPointScaleImm32</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="124Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="124Inst" data-ref-filename="124Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="125Imm" title='Imm' data-type='unsigned int' data-ref="125Imm" data-ref-filename="125Imm">Imm</dfn>,</td></tr>
<tr><th id="122">122</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="126Address" title='Address' data-type='uint64_t' data-ref="126Address" data-ref-filename="126Address">Address</dfn>,</td></tr>
<tr><th id="123">123</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="127Decoder" title='Decoder' data-type='const void *' data-ref="127Decoder" data-ref-filename="127Decoder">Decoder</dfn>);</td></tr>
<tr><th id="124">124</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv" title='DecodeFixedPointScaleImm64' data-type='DecodeStatus DecodeFixedPointScaleImm64(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv">DecodeFixedPointScaleImm64</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="128Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="128Inst" data-ref-filename="128Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="129Imm" title='Imm' data-type='unsigned int' data-ref="129Imm" data-ref-filename="129Imm">Imm</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="130Address" title='Address' data-type='uint64_t' data-ref="130Address" data-ref-filename="130Address">Address</dfn>,</td></tr>
<tr><th id="126">126</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="131Decoder" title='Decoder' data-type='const void *' data-ref="131Decoder" data-ref-filename="131Decoder">Decoder</dfn>);</td></tr>
<tr><th id="127">127</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv" title='DecodePCRelLabel19' data-type='DecodeStatus DecodePCRelLabel19(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Address, const void * Decoder)' data-ref="_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv">DecodePCRelLabel19</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="132Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="132Inst" data-ref-filename="132Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="133Imm" title='Imm' data-type='unsigned int' data-ref="133Imm" data-ref-filename="133Imm">Imm</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                       <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="134Address" title='Address' data-type='uint64_t' data-ref="134Address" data-ref-filename="134Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="135Decoder" title='Decoder' data-type='const void *' data-ref="135Decoder" data-ref-filename="135Decoder">Decoder</dfn>);</td></tr>
<tr><th id="129">129</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv" title='DecodeMemExtend' data-type='DecodeStatus DecodeMemExtend(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv">DecodeMemExtend</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="136Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="136Inst" data-ref-filename="136Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="137Imm" title='Imm' data-type='unsigned int' data-ref="137Imm" data-ref-filename="137Imm">Imm</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="138Address" title='Address' data-type='uint64_t' data-ref="138Address" data-ref-filename="138Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="139Decoder" title='Decoder' data-type='const void *' data-ref="139Decoder" data-ref-filename="139Decoder">Decoder</dfn>);</td></tr>
<tr><th id="131">131</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL23DecodeMRSSystemRegisterRN4llvm6MCInstEjmPKv" title='DecodeMRSSystemRegister' data-type='DecodeStatus DecodeMRSSystemRegister(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeMRSSystemRegisterRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeMRSSystemRegisterRN4llvm6MCInstEjmPKv">DecodeMRSSystemRegister</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="140Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="140Inst" data-ref-filename="140Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="141Imm" title='Imm' data-type='unsigned int' data-ref="141Imm" data-ref-filename="141Imm">Imm</dfn>,</td></tr>
<tr><th id="132">132</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="142Address" title='Address' data-type='uint64_t' data-ref="142Address" data-ref-filename="142Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="143Decoder" title='Decoder' data-type='const void *' data-ref="143Decoder" data-ref-filename="143Decoder">Decoder</dfn>);</td></tr>
<tr><th id="133">133</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL23DecodeMSRSystemRegisterRN4llvm6MCInstEjmPKv" title='DecodeMSRSystemRegister' data-type='DecodeStatus DecodeMSRSystemRegister(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeMSRSystemRegisterRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeMSRSystemRegisterRN4llvm6MCInstEjmPKv">DecodeMSRSystemRegister</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="144Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="144Inst" data-ref-filename="144Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="145Imm" title='Imm' data-type='unsigned int' data-ref="145Imm" data-ref-filename="145Imm">Imm</dfn>,</td></tr>
<tr><th id="134">134</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="146Address" title='Address' data-type='uint64_t' data-ref="146Address" data-ref-filename="146Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="147Decoder" title='Decoder' data-type='const void *' data-ref="147Decoder" data-ref-filename="147Decoder">Decoder</dfn>);</td></tr>
<tr><th id="135">135</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv" title='DecodeThreeAddrSRegInstruction' data-type='DecodeStatus DecodeThreeAddrSRegInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv">DecodeThreeAddrSRegInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="148Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="148Inst" data-ref-filename="148Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="149insn" title='insn' data-type='uint32_t' data-ref="149insn" data-ref-filename="149insn">insn</dfn>,</td></tr>
<tr><th id="136">136</th><td>                                                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="150Address" title='Address' data-type='uint64_t' data-ref="150Address" data-ref-filename="150Address">Address</dfn>,</td></tr>
<tr><th id="137">137</th><td>                                                   <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="151Decoder" title='Decoder' data-type='const void *' data-ref="151Decoder" data-ref-filename="151Decoder">Decoder</dfn>);</td></tr>
<tr><th id="138">138</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv" title='DecodeMoveImmInstruction' data-type='DecodeStatus DecodeMoveImmInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv">DecodeMoveImmInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="152Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="152Inst" data-ref-filename="152Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="153insn" title='insn' data-type='uint32_t' data-ref="153insn" data-ref-filename="153insn">insn</dfn>,</td></tr>
<tr><th id="139">139</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="154Address" title='Address' data-type='uint64_t' data-ref="154Address" data-ref-filename="154Address">Address</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="155Decoder" title='Decoder' data-type='const void *' data-ref="155Decoder" data-ref-filename="155Decoder">Decoder</dfn>);</td></tr>
<tr><th id="141">141</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv" title='DecodeUnsignedLdStInstruction' data-type='DecodeStatus DecodeUnsignedLdStInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv">DecodeUnsignedLdStInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="156Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="156Inst" data-ref-filename="156Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="157insn" title='insn' data-type='uint32_t' data-ref="157insn" data-ref-filename="157insn">insn</dfn>,</td></tr>
<tr><th id="142">142</th><td>                                                  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="158Address" title='Address' data-type='uint64_t' data-ref="158Address" data-ref-filename="158Address">Address</dfn>,</td></tr>
<tr><th id="143">143</th><td>                                                  <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="159Decoder" title='Decoder' data-type='const void *' data-ref="159Decoder" data-ref-filename="159Decoder">Decoder</dfn>);</td></tr>
<tr><th id="144">144</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv" title='DecodeSignedLdStInstruction' data-type='DecodeStatus DecodeSignedLdStInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv">DecodeSignedLdStInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="160Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="160Inst" data-ref-filename="160Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="161insn" title='insn' data-type='uint32_t' data-ref="161insn" data-ref-filename="161insn">insn</dfn>,</td></tr>
<tr><th id="145">145</th><td>                                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="162Address" title='Address' data-type='uint64_t' data-ref="162Address" data-ref-filename="162Address">Address</dfn>,</td></tr>
<tr><th id="146">146</th><td>                                                <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="163Decoder" title='Decoder' data-type='const void *' data-ref="163Decoder" data-ref-filename="163Decoder">Decoder</dfn>);</td></tr>
<tr><th id="147">147</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv" title='DecodeExclusiveLdStInstruction' data-type='DecodeStatus DecodeExclusiveLdStInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv">DecodeExclusiveLdStInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="164Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="164Inst" data-ref-filename="164Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="165insn" title='insn' data-type='uint32_t' data-ref="165insn" data-ref-filename="165insn">insn</dfn>,</td></tr>
<tr><th id="148">148</th><td>                                                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="166Address" title='Address' data-type='uint64_t' data-ref="166Address" data-ref-filename="166Address">Address</dfn>,</td></tr>
<tr><th id="149">149</th><td>                                                   <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="167Decoder" title='Decoder' data-type='const void *' data-ref="167Decoder" data-ref-filename="167Decoder">Decoder</dfn>);</td></tr>
<tr><th id="150">150</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv" title='DecodePairLdStInstruction' data-type='DecodeStatus DecodePairLdStInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv">DecodePairLdStInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="168Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="168Inst" data-ref-filename="168Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="169insn" title='insn' data-type='uint32_t' data-ref="169insn" data-ref-filename="169insn">insn</dfn>,</td></tr>
<tr><th id="151">151</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="170Address" title='Address' data-type='uint64_t' data-ref="170Address" data-ref-filename="170Address">Address</dfn>,</td></tr>
<tr><th id="152">152</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="171Decoder" title='Decoder' data-type='const void *' data-ref="171Decoder" data-ref-filename="171Decoder">Decoder</dfn>);</td></tr>
<tr><th id="153">153</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL25DecodeAuthLoadInstructionRN4llvm6MCInstEjmPKv" title='DecodeAuthLoadInstruction' data-type='DecodeStatus DecodeAuthLoadInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeAuthLoadInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeAuthLoadInstructionRN4llvm6MCInstEjmPKv">DecodeAuthLoadInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="172Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="172Inst" data-ref-filename="172Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="173insn" title='insn' data-type='uint32_t' data-ref="173insn" data-ref-filename="173insn">insn</dfn>,</td></tr>
<tr><th id="154">154</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="174Address" title='Address' data-type='uint64_t' data-ref="174Address" data-ref-filename="174Address">Address</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="175Decoder" title='Decoder' data-type='const void *' data-ref="175Decoder" data-ref-filename="175Decoder">Decoder</dfn>);</td></tr>
<tr><th id="156">156</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv" title='DecodeAddSubERegInstruction' data-type='DecodeStatus DecodeAddSubERegInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv">DecodeAddSubERegInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="176Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="176Inst" data-ref-filename="176Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="177insn" title='insn' data-type='uint32_t' data-ref="177insn" data-ref-filename="177insn">insn</dfn>,</td></tr>
<tr><th id="157">157</th><td>                                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="178Address" title='Address' data-type='uint64_t' data-ref="178Address" data-ref-filename="178Address">Address</dfn>,</td></tr>
<tr><th id="158">158</th><td>                                                <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="179Decoder" title='Decoder' data-type='const void *' data-ref="179Decoder" data-ref-filename="179Decoder">Decoder</dfn>);</td></tr>
<tr><th id="159">159</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv" title='DecodeLogicalImmInstruction' data-type='DecodeStatus DecodeLogicalImmInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv">DecodeLogicalImmInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="180Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="180Inst" data-ref-filename="180Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="181insn" title='insn' data-type='uint32_t' data-ref="181insn" data-ref-filename="181insn">insn</dfn>,</td></tr>
<tr><th id="160">160</th><td>                                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="182Address" title='Address' data-type='uint64_t' data-ref="182Address" data-ref-filename="182Address">Address</dfn>,</td></tr>
<tr><th id="161">161</th><td>                                                <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="183Decoder" title='Decoder' data-type='const void *' data-ref="183Decoder" data-ref-filename="183Decoder">Decoder</dfn>);</td></tr>
<tr><th id="162">162</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL23DecodeModImmInstructionRN4llvm6MCInstEjmPKv" title='DecodeModImmInstruction' data-type='DecodeStatus DecodeModImmInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeModImmInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeModImmInstructionRN4llvm6MCInstEjmPKv">DecodeModImmInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="184Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="184Inst" data-ref-filename="184Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="185insn" title='insn' data-type='uint32_t' data-ref="185insn" data-ref-filename="185insn">insn</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="186Address" title='Address' data-type='uint64_t' data-ref="186Address" data-ref-filename="186Address">Address</dfn>,</td></tr>
<tr><th id="164">164</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="187Decoder" title='Decoder' data-type='const void *' data-ref="187Decoder" data-ref-filename="187Decoder">Decoder</dfn>);</td></tr>
<tr><th id="165">165</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL27DecodeModImmTiedInstructionRN4llvm6MCInstEjmPKv" title='DecodeModImmTiedInstruction' data-type='DecodeStatus DecodeModImmTiedInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL27DecodeModImmTiedInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL27DecodeModImmTiedInstructionRN4llvm6MCInstEjmPKv">DecodeModImmTiedInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="188Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="188Inst" data-ref-filename="188Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="189insn" title='insn' data-type='uint32_t' data-ref="189insn" data-ref-filename="189insn">insn</dfn>,</td></tr>
<tr><th id="166">166</th><td>                                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="190Address" title='Address' data-type='uint64_t' data-ref="190Address" data-ref-filename="190Address">Address</dfn>,</td></tr>
<tr><th id="167">167</th><td>                                                <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="191Decoder" title='Decoder' data-type='const void *' data-ref="191Decoder" data-ref-filename="191Decoder">Decoder</dfn>);</td></tr>
<tr><th id="168">168</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL20DecodeAdrInstructionRN4llvm6MCInstEjmPKv" title='DecodeAdrInstruction' data-type='DecodeStatus DecodeAdrInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL20DecodeAdrInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeAdrInstructionRN4llvm6MCInstEjmPKv">DecodeAdrInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="192Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="192Inst" data-ref-filename="192Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="193insn" title='insn' data-type='uint32_t' data-ref="193insn" data-ref-filename="193insn">insn</dfn>,</td></tr>
<tr><th id="169">169</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="194Address" title='Address' data-type='uint64_t' data-ref="194Address" data-ref-filename="194Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="195Decoder" title='Decoder' data-type='const void *' data-ref="195Decoder" data-ref-filename="195Decoder">Decoder</dfn>);</td></tr>
<tr><th id="170">170</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv" title='DecodeAddSubImmShift' data-type='DecodeStatus DecodeAddSubImmShift(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv">DecodeAddSubImmShift</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="196Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="196Inst" data-ref-filename="196Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="197insn" title='insn' data-type='uint32_t' data-ref="197insn" data-ref-filename="197insn">insn</dfn>,</td></tr>
<tr><th id="171">171</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="198Address" title='Address' data-type='uint64_t' data-ref="198Address" data-ref-filename="198Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="199Decoder" title='Decoder' data-type='const void *' data-ref="199Decoder" data-ref-filename="199Decoder">Decoder</dfn>);</td></tr>
<tr><th id="172">172</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL25DecodeUnconditionalBranchRN4llvm6MCInstEjmPKv" title='DecodeUnconditionalBranch' data-type='DecodeStatus DecodeUnconditionalBranch(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeUnconditionalBranchRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeUnconditionalBranchRN4llvm6MCInstEjmPKv">DecodeUnconditionalBranch</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="200Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="200Inst" data-ref-filename="200Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="201insn" title='insn' data-type='uint32_t' data-ref="201insn" data-ref-filename="201insn">insn</dfn>,</td></tr>
<tr><th id="173">173</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="202Address" title='Address' data-type='uint64_t' data-ref="202Address" data-ref-filename="202Address">Address</dfn>,</td></tr>
<tr><th id="174">174</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="203Decoder" title='Decoder' data-type='const void *' data-ref="203Decoder" data-ref-filename="203Decoder">Decoder</dfn>);</td></tr>
<tr><th id="175">175</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv" title='DecodeSystemPStateInstruction' data-type='DecodeStatus DecodeSystemPStateInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv">DecodeSystemPStateInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="204Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="204Inst" data-ref-filename="204Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="205insn" title='insn' data-type='uint32_t' data-ref="205insn" data-ref-filename="205insn">insn</dfn>,</td></tr>
<tr><th id="176">176</th><td>                                                  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="206Address" title='Address' data-type='uint64_t' data-ref="206Address" data-ref-filename="206Address">Address</dfn>,</td></tr>
<tr><th id="177">177</th><td>                                                  <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="207Decoder" title='Decoder' data-type='const void *' data-ref="207Decoder" data-ref-filename="207Decoder">Decoder</dfn>);</td></tr>
<tr><th id="178">178</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL19DecodeTestAndBranchRN4llvm6MCInstEjmPKv" title='DecodeTestAndBranch' data-type='DecodeStatus DecodeTestAndBranch(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL19DecodeTestAndBranchRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL19DecodeTestAndBranchRN4llvm6MCInstEjmPKv">DecodeTestAndBranch</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="208Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="208Inst" data-ref-filename="208Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="209insn" title='insn' data-type='uint32_t' data-ref="209insn" data-ref-filename="209insn">insn</dfn>,</td></tr>
<tr><th id="179">179</th><td>                                        <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="210Address" title='Address' data-type='uint64_t' data-ref="210Address" data-ref-filename="210Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="211Decoder" title='Decoder' data-type='const void *' data-ref="211Decoder" data-ref-filename="211Decoder">Decoder</dfn>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL25DecodeFMOVLaneInstructionRN4llvm6MCInstEjmPKv" title='DecodeFMOVLaneInstruction' data-type='DecodeStatus DecodeFMOVLaneInstruction(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeFMOVLaneInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeFMOVLaneInstructionRN4llvm6MCInstEjmPKv">DecodeFMOVLaneInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="212Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="212Inst" data-ref-filename="212Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="213Insn" title='Insn' data-type='unsigned int' data-ref="213Insn" data-ref-filename="213Insn">Insn</dfn>,</td></tr>
<tr><th id="182">182</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="214Address" title='Address' data-type='uint64_t' data-ref="214Address" data-ref-filename="214Address">Address</dfn>,</td></tr>
<tr><th id="183">183</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="215Decoder" title='Decoder' data-type='const void *' data-ref="215Decoder" data-ref-filename="215Decoder">Decoder</dfn>);</td></tr>
<tr><th id="184">184</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR64Imm' data-type='DecodeStatus DecodeVecShiftR64Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftR64Imm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="216Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="216Inst" data-ref-filename="216Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="217Imm" title='Imm' data-type='unsigned int' data-ref="217Imm" data-ref-filename="217Imm">Imm</dfn>,</td></tr>
<tr><th id="185">185</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="218Addr" title='Addr' data-type='uint64_t' data-ref="218Addr" data-ref-filename="218Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="219Decoder" title='Decoder' data-type='const void *' data-ref="219Decoder" data-ref-filename="219Decoder">Decoder</dfn>);</td></tr>
<tr><th id="186">186</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL26DecodeVecShiftR64ImmNarrowRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR64ImmNarrow' data-type='DecodeStatus DecodeVecShiftR64ImmNarrow(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL26DecodeVecShiftR64ImmNarrowRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeVecShiftR64ImmNarrowRN4llvm6MCInstEjmPKv">DecodeVecShiftR64ImmNarrow</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="220Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="220Inst" data-ref-filename="220Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="221Imm" title='Imm' data-type='unsigned int' data-ref="221Imm" data-ref-filename="221Imm">Imm</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="222Addr" title='Addr' data-type='uint64_t' data-ref="222Addr" data-ref-filename="222Addr">Addr</dfn>,</td></tr>
<tr><th id="188">188</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="223Decoder" title='Decoder' data-type='const void *' data-ref="223Decoder" data-ref-filename="223Decoder">Decoder</dfn>);</td></tr>
<tr><th id="189">189</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR32Imm' data-type='DecodeStatus DecodeVecShiftR32Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftR32Imm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="224Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="224Inst" data-ref-filename="224Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="225Imm" title='Imm' data-type='unsigned int' data-ref="225Imm" data-ref-filename="225Imm">Imm</dfn>,</td></tr>
<tr><th id="190">190</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="226Addr" title='Addr' data-type='uint64_t' data-ref="226Addr" data-ref-filename="226Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="227Decoder" title='Decoder' data-type='const void *' data-ref="227Decoder" data-ref-filename="227Decoder">Decoder</dfn>);</td></tr>
<tr><th id="191">191</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL26DecodeVecShiftR32ImmNarrowRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR32ImmNarrow' data-type='DecodeStatus DecodeVecShiftR32ImmNarrow(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL26DecodeVecShiftR32ImmNarrowRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeVecShiftR32ImmNarrowRN4llvm6MCInstEjmPKv">DecodeVecShiftR32ImmNarrow</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="228Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="228Inst" data-ref-filename="228Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="229Imm" title='Imm' data-type='unsigned int' data-ref="229Imm" data-ref-filename="229Imm">Imm</dfn>,</td></tr>
<tr><th id="192">192</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="230Addr" title='Addr' data-type='uint64_t' data-ref="230Addr" data-ref-filename="230Addr">Addr</dfn>,</td></tr>
<tr><th id="193">193</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="231Decoder" title='Decoder' data-type='const void *' data-ref="231Decoder" data-ref-filename="231Decoder">Decoder</dfn>);</td></tr>
<tr><th id="194">194</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR16Imm' data-type='DecodeStatus DecodeVecShiftR16Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftR16Imm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="232Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="232Inst" data-ref-filename="232Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="233Imm" title='Imm' data-type='unsigned int' data-ref="233Imm" data-ref-filename="233Imm">Imm</dfn>,</td></tr>
<tr><th id="195">195</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="234Addr" title='Addr' data-type='uint64_t' data-ref="234Addr" data-ref-filename="234Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="235Decoder" title='Decoder' data-type='const void *' data-ref="235Decoder" data-ref-filename="235Decoder">Decoder</dfn>);</td></tr>
<tr><th id="196">196</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL26DecodeVecShiftR16ImmNarrowRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR16ImmNarrow' data-type='DecodeStatus DecodeVecShiftR16ImmNarrow(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL26DecodeVecShiftR16ImmNarrowRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeVecShiftR16ImmNarrowRN4llvm6MCInstEjmPKv">DecodeVecShiftR16ImmNarrow</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="236Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="236Inst" data-ref-filename="236Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="237Imm" title='Imm' data-type='unsigned int' data-ref="237Imm" data-ref-filename="237Imm">Imm</dfn>,</td></tr>
<tr><th id="197">197</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="238Addr" title='Addr' data-type='uint64_t' data-ref="238Addr" data-ref-filename="238Addr">Addr</dfn>,</td></tr>
<tr><th id="198">198</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="239Decoder" title='Decoder' data-type='const void *' data-ref="239Decoder" data-ref-filename="239Decoder">Decoder</dfn>);</td></tr>
<tr><th id="199">199</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR8Imm' data-type='DecodeStatus DecodeVecShiftR8Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftR8Imm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="240Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="240Inst" data-ref-filename="240Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="241Imm" title='Imm' data-type='unsigned int' data-ref="241Imm" data-ref-filename="241Imm">Imm</dfn>,</td></tr>
<tr><th id="200">200</th><td>                                        <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="242Addr" title='Addr' data-type='uint64_t' data-ref="242Addr" data-ref-filename="242Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="243Decoder" title='Decoder' data-type='const void *' data-ref="243Decoder" data-ref-filename="243Decoder">Decoder</dfn>);</td></tr>
<tr><th id="201">201</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftL64Imm' data-type='DecodeStatus DecodeVecShiftL64Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftL64Imm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="244Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="244Inst" data-ref-filename="244Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="245Imm" title='Imm' data-type='unsigned int' data-ref="245Imm" data-ref-filename="245Imm">Imm</dfn>,</td></tr>
<tr><th id="202">202</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="246Addr" title='Addr' data-type='uint64_t' data-ref="246Addr" data-ref-filename="246Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="247Decoder" title='Decoder' data-type='const void *' data-ref="247Decoder" data-ref-filename="247Decoder">Decoder</dfn>);</td></tr>
<tr><th id="203">203</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftL32Imm' data-type='DecodeStatus DecodeVecShiftL32Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftL32Imm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="248Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="248Inst" data-ref-filename="248Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="249Imm" title='Imm' data-type='unsigned int' data-ref="249Imm" data-ref-filename="249Imm">Imm</dfn>,</td></tr>
<tr><th id="204">204</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="250Addr" title='Addr' data-type='uint64_t' data-ref="250Addr" data-ref-filename="250Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="251Decoder" title='Decoder' data-type='const void *' data-ref="251Decoder" data-ref-filename="251Decoder">Decoder</dfn>);</td></tr>
<tr><th id="205">205</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftL16Imm' data-type='DecodeStatus DecodeVecShiftL16Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftL16Imm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="252Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="252Inst" data-ref-filename="252Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="253Imm" title='Imm' data-type='unsigned int' data-ref="253Imm" data-ref-filename="253Imm">Imm</dfn>,</td></tr>
<tr><th id="206">206</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="254Addr" title='Addr' data-type='uint64_t' data-ref="254Addr" data-ref-filename="254Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="255Decoder" title='Decoder' data-type='const void *' data-ref="255Decoder" data-ref-filename="255Decoder">Decoder</dfn>);</td></tr>
<tr><th id="207">207</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftL8Imm' data-type='DecodeStatus DecodeVecShiftL8Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftL8Imm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="256Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="256Inst" data-ref-filename="256Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="257Imm" title='Imm' data-type='unsigned int' data-ref="257Imm" data-ref-filename="257Imm">Imm</dfn>,</td></tr>
<tr><th id="208">208</th><td>                                        <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="258Addr" title='Addr' data-type='uint64_t' data-ref="258Addr" data-ref-filename="258Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="259Decoder" title='Decoder' data-type='const void *' data-ref="259Decoder" data-ref-filename="259Decoder">Decoder</dfn>);</td></tr>
<tr><th id="209">209</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeWSeqPairsClassRegisterClass' data-type='DecodeStatus DecodeWSeqPairsClassRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv">DecodeWSeqPairsClassRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="260Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="260Inst" data-ref-filename="260Inst">Inst</dfn>,</td></tr>
<tr><th id="210">210</th><td>                                                      <em>unsigned</em> <dfn class="local col1 decl" id="261RegNo" title='RegNo' data-type='unsigned int' data-ref="261RegNo" data-ref-filename="261RegNo">RegNo</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                                      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="262Addr" title='Addr' data-type='uint64_t' data-ref="262Addr" data-ref-filename="262Addr">Addr</dfn>,</td></tr>
<tr><th id="212">212</th><td>                                                      <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="263Decoder" title='Decoder' data-type='const void *' data-ref="263Decoder" data-ref-filename="263Decoder">Decoder</dfn>);</td></tr>
<tr><th id="213">213</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeXSeqPairsClassRegisterClass' data-type='DecodeStatus DecodeXSeqPairsClassRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv">DecodeXSeqPairsClassRegisterClass</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="264Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="264Inst" data-ref-filename="264Inst">Inst</dfn>,</td></tr>
<tr><th id="214">214</th><td>                                                      <em>unsigned</em> <dfn class="local col5 decl" id="265RegNo" title='RegNo' data-type='unsigned int' data-ref="265RegNo" data-ref-filename="265RegNo">RegNo</dfn>,</td></tr>
<tr><th id="215">215</th><td>                                                      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="266Addr" title='Addr' data-type='uint64_t' data-ref="266Addr" data-ref-filename="266Addr">Addr</dfn>,</td></tr>
<tr><th id="216">216</th><td>                                                      <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="267Decoder" title='Decoder' data-type='const void *' data-ref="267Decoder" data-ref-filename="267Decoder">Decoder</dfn>);</td></tr>
<tr><th id="217">217</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL30DecodeSVELogicalImmInstructionRN4llvm6MCInstEjmPKv" title='DecodeSVELogicalImmInstruction' data-type='DecodeStatus DecodeSVELogicalImmInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Address, const void * Decoder)' data-ref="_ZL30DecodeSVELogicalImmInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL30DecodeSVELogicalImmInstructionRN4llvm6MCInstEjmPKv">DecodeSVELogicalImmInstruction</a>(<span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="268Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="268Inst" data-ref-filename="268Inst">Inst</dfn>,</td></tr>
<tr><th id="218">218</th><td>                                                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="269insn" title='insn' data-type='uint32_t' data-ref="269insn" data-ref-filename="269insn">insn</dfn>,</td></tr>
<tr><th id="219">219</th><td>                                                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="270Address" title='Address' data-type='uint64_t' data-ref="270Address" data-ref-filename="270Address">Address</dfn>,</td></tr>
<tr><th id="220">220</th><td>                                                   <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="271Decoder" title='Decoder' data-type='const void *' data-ref="271Decoder" data-ref-filename="271Decoder">Decoder</dfn>);</td></tr>
<tr><th id="221">221</th><td><b>template</b>&lt;<em>int</em> Bits&gt;</td></tr>
<tr><th id="222">222</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL10DecodeSImmRN4llvm6MCInstEmmPKv" title='DecodeSImm' data-type='DecodeStatus DecodeSImm(llvm::MCInst &amp; Inst, uint64_t Imm, uint64_t Address, const void * Decoder)' data-ref="_ZL10DecodeSImmRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL10DecodeSImmRN4llvm6MCInstEmmPKv">DecodeSImm</a>(<span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="272Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="272Inst" data-ref-filename="272Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="273Imm" title='Imm' data-type='uint64_t' data-ref="273Imm" data-ref-filename="273Imm">Imm</dfn>,</td></tr>
<tr><th id="223">223</th><td>                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="274Address" title='Address' data-type='uint64_t' data-ref="274Address" data-ref-filename="274Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="275Decoder" title='Decoder' data-type='const void *' data-ref="275Decoder" data-ref-filename="275Decoder">Decoder</dfn>);</td></tr>
<tr><th id="224">224</th><td><b>template</b> &lt;<em>int</em> ElementWidth&gt;</td></tr>
<tr><th id="225">225</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL16DecodeImm8OptLslRN4llvm6MCInstEjmPKv" title='DecodeImm8OptLsl' data-type='DecodeStatus DecodeImm8OptLsl(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL16DecodeImm8OptLslRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL16DecodeImm8OptLslRN4llvm6MCInstEjmPKv">DecodeImm8OptLsl</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="276Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="276Inst" data-ref-filename="276Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="277Imm" title='Imm' data-type='unsigned int' data-ref="277Imm" data-ref-filename="277Imm">Imm</dfn>,</td></tr>
<tr><th id="226">226</th><td>                                     <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="278Addr" title='Addr' data-type='uint64_t' data-ref="278Addr" data-ref-filename="278Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="279Decoder" title='Decoder' data-type='const void *' data-ref="279Decoder" data-ref-filename="279Decoder">Decoder</dfn>);</td></tr>
<tr><th id="227">227</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL18DecodeSVEIncDecImmRN4llvm6MCInstEjmPKv" title='DecodeSVEIncDecImm' data-type='DecodeStatus DecodeSVEIncDecImm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL18DecodeSVEIncDecImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL18DecodeSVEIncDecImmRN4llvm6MCInstEjmPKv">DecodeSVEIncDecImm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="280Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="280Inst" data-ref-filename="280Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="281Imm" title='Imm' data-type='unsigned int' data-ref="281Imm" data-ref-filename="281Imm">Imm</dfn>,</td></tr>
<tr><th id="228">228</th><td>                                       <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="282Addr" title='Addr' data-type='uint64_t' data-ref="282Addr" data-ref-filename="282Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="283Decoder" title='Decoder' data-type='const void *' data-ref="283Decoder" data-ref-filename="283Decoder">Decoder</dfn>);</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_" title='Check' data-type='bool Check(DecodeStatus &amp; Out, DecodeStatus In)' data-ref="_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_" data-ref-filename="_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_">Check</dfn>(<a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> &amp;<dfn class="local col4 decl" id="284Out" title='Out' data-type='DecodeStatus &amp;' data-ref="284Out" data-ref-filename="284Out">Out</dfn>, <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="local col5 decl" id="285In" title='In' data-type='DecodeStatus' data-ref="285In" data-ref-filename="285In">In</dfn>) {</td></tr>
<tr><th id="231">231</th><td>  <b>switch</b> (<a class="local col5 ref" href="#285In" title='In' data-ref="285In" data-ref-filename="285In">In</a>) {</td></tr>
<tr><th id="232">232</th><td>    <b>case</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>:</td></tr>
<tr><th id="233">233</th><td>      <i>// Out stays the same.</i></td></tr>
<tr><th id="234">234</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="235">235</th><td>    <b>case</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::SoftFail" title='llvm::MCDisassembler::SoftFail' data-ref="llvm::MCDisassembler::SoftFail" data-ref-filename="llvm..MCDisassembler..SoftFail">SoftFail</a>:</td></tr>
<tr><th id="236">236</th><td>      <a class="local col4 ref" href="#284Out" title='Out' data-ref="284Out" data-ref-filename="284Out">Out</a> = <a class="local col5 ref" href="#285In" title='In' data-ref="285In" data-ref-filename="285In">In</a>;</td></tr>
<tr><th id="237">237</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="238">238</th><td>    <b>case</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>:</td></tr>
<tr><th id="239">239</th><td>      <a class="local col4 ref" href="#284Out" title='Out' data-ref="284Out" data-ref-filename="284Out">Out</a> = <a class="local col5 ref" href="#285In" title='In' data-ref="285In" data-ref-filename="285In">In</a>;</td></tr>
<tr><th id="240">240</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="241">241</th><td>  }</td></tr>
<tr><th id="242">242</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid DecodeStatus!"</q>);</td></tr>
<tr><th id="243">243</th><td>}</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html">"AArch64GenDisassemblerTables.inc"</a></u></td></tr>
<tr><th id="246">246</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html">"AArch64GenInstrInfo.inc"</a></u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/Success" data-ref="_M/Success">Success</dfn> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a></u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/Fail" data-ref="_M/Fail">Fail</dfn> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a></u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/SoftFail" data-ref="_M/SoftFail">SoftFail</dfn> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::SoftFail" title='llvm::MCDisassembler::SoftFail' data-ref="llvm::MCDisassembler::SoftFail" data-ref-filename="llvm..MCDisassembler..SoftFail">SoftFail</a></u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> *<dfn class="tu decl def fn" id="_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createAArch64Disassembler' data-type='llvm::MCDisassembler * createAArch64Disassembler(const llvm::Target &amp; T, const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx)' data-ref="_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createAArch64Disassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target" data-ref-filename="llvm..Target">Target</a> &amp;<dfn class="local col6 decl" id="346T" title='T' data-type='const llvm::Target &amp;' data-ref="346T" data-ref-filename="346T">T</dfn>,</td></tr>
<tr><th id="253">253</th><td>                                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="347STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="347STI" data-ref-filename="347STI">STI</dfn>,</td></tr>
<tr><th id="254">254</th><td>                                               <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCRelocationInfo.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col8 decl" id="348Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="348Ctx" data-ref-filename="348Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="255">255</th><td>  <b>return</b> <b>new</b> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a><a class="ref fn" href="AArch64Disassembler.h.html#_ZN4llvm19AArch64DisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE" title='llvm::AArch64Disassembler::AArch64Disassembler' data-ref="_ZN4llvm19AArch64DisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZN4llvm19AArch64DisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE">(</a><a class="local col7 ref" href="#347STI" title='STI' data-ref="347STI" data-ref-filename="347STI">STI</a>, <a class="local col8 ref" href="#348Ctx" title='Ctx' data-ref="348Ctx" data-ref-filename="348Ctx">Ctx</a>);</td></tr>
<tr><th id="256">256</th><td>}</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE" title='llvm::AArch64Disassembler::getInstruction' data-ref="_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE" data-ref-filename="_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE">getInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="349MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="349MI" data-ref-filename="349MI">MI</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col0 decl" id="350Size" title='Size' data-type='uint64_t &amp;' data-ref="350Size" data-ref-filename="350Size">Size</dfn>,</td></tr>
<tr><th id="259">259</th><td>                                                 <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="local col1 decl" id="351Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="351Bytes" data-ref-filename="351Bytes">Bytes</dfn>,</td></tr>
<tr><th id="260">260</th><td>                                                 <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="352Address" title='Address' data-type='uint64_t' data-ref="352Address" data-ref-filename="352Address">Address</dfn>,</td></tr>
<tr><th id="261">261</th><td>                                                 <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="353CS" title='CS' data-type='llvm::raw_ostream &amp;' data-ref="353CS" data-ref-filename="353CS">CS</dfn>) <em>const</em> {</td></tr>
<tr><th id="262">262</th><td>  <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::CommentStream" title='llvm::MCDisassembler::CommentStream' data-ref="llvm::MCDisassembler::CommentStream" data-ref-filename="llvm..MCDisassembler..CommentStream">CommentStream</a> = &amp;<a class="local col3 ref" href="#353CS" title='CS' data-ref="353CS" data-ref-filename="353CS">CS</a>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <a class="local col0 ref" href="#350Size" title='Size' data-ref="350Size" data-ref-filename="350Size">Size</a> = <var>0</var>;</td></tr>
<tr><th id="265">265</th><td>  <i>// We want to read exactly 4 bytes of data.</i></td></tr>
<tr><th id="266">266</th><td>  <b>if</b> (<a class="local col1 ref" href="#351Bytes" title='Bytes' data-ref="351Bytes" data-ref-filename="351Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>4</var>)</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="268">268</th><td>  <a class="local col0 ref" href="#350Size" title='Size' data-ref="350Size" data-ref-filename="350Size">Size</a> = <var>4</var>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i>// Encoded as a small-endian 32-bit word in the stream.</i></td></tr>
<tr><th id="271">271</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="354Insn" title='Insn' data-type='uint32_t' data-ref="354Insn" data-ref-filename="354Insn">Insn</dfn> =</td></tr>
<tr><th id="272">272</th><td>      (<a class="local col1 ref" href="#351Bytes" title='Bytes' data-ref="351Bytes" data-ref-filename="351Bytes">Bytes</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>3</var>]</a> &lt;&lt; <var>24</var>) | (<a class="local col1 ref" href="#351Bytes" title='Bytes' data-ref="351Bytes" data-ref-filename="351Bytes">Bytes</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a> &lt;&lt; <var>16</var>) | (<a class="local col1 ref" href="#351Bytes" title='Bytes' data-ref="351Bytes" data-ref-filename="351Bytes">Bytes</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a> &lt;&lt; <var>8</var>) | (<a class="local col1 ref" href="#351Bytes" title='Bytes' data-ref="351Bytes" data-ref-filename="351Bytes">Bytes</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> &lt;&lt; <var>0</var>);</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <em>const</em> <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> *<dfn class="local col5 decl" id="355Tables" title='Tables' data-type='const uint8_t *[2]' data-ref="355Tables" data-ref-filename="355Tables">Tables</dfn>[] = {<a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#llvm::DecoderTable32" title='llvm::DecoderTable32' data-ref="llvm::DecoderTable32" data-ref-filename="llvm..DecoderTable32">DecoderTable32</a>, <a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#llvm::DecoderTableFallback32" title='llvm::DecoderTableFallback32' data-ref="llvm::DecoderTableFallback32" data-ref-filename="llvm..DecoderTableFallback32">DecoderTableFallback32</a>};</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="356Table" title='Table' data-type='const unsigned char *' data-ref="356Table" data-ref-filename="356Table">Table</dfn> : <a class="local col5 ref" href="#355Tables" title='Tables' data-ref="355Tables" data-ref-filename="355Tables">Tables</a>) {</td></tr>
<tr><th id="277">277</th><td>    <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <dfn class="local col7 decl" id="357Result" title='Result' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="357Result" data-ref-filename="357Result">Result</dfn> =</td></tr>
<tr><th id="278">278</th><td>        <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE" title='llvm::decodeInstruction' data-ref="_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE">decodeInstruction</a>(<a class="local col6 ref" href="#356Table" title='Table' data-ref="356Table" data-ref-filename="356Table">Table</a>, <span class='refarg'><a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a></span>, <a class="local col4 ref" href="#354Insn" title='Insn' data-ref="354Insn" data-ref-filename="354Insn">Insn</a>, <a class="local col2 ref" href="#352Address" title='Address' data-ref="352Address" data-ref-filename="352Address">Address</a>, <b>this</b>, <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>);</td></tr>
<tr><th id="279">279</th><td>    <b>if</b> (<a class="local col7 ref" href="#357Result" title='Result' data-ref="357Result" data-ref-filename="357Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>)</td></tr>
<tr><th id="280">280</th><td>      <b>return</b> <a class="local col7 ref" href="#357Result" title='Result' data-ref="357Result" data-ref-filename="357Result">Result</a>;</td></tr>
<tr><th id="281">281</th><td>  }</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="284">284</th><td>}</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html#llvm::MCSymbolizer" title='llvm::MCSymbolizer' data-ref="llvm::MCSymbolizer" data-ref-filename="llvm..MCSymbolizer">MCSymbolizer</a> *</td></tr>
<tr><th id="287">287</th><td><dfn class="tu decl def fn" id="_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" title='createAArch64ExternalSymbolizer' data-type='llvm::MCSymbolizer * createAArch64ExternalSymbolizer(const llvm::Triple &amp; TT, LLVMOpInfoCallback GetOpInfo, LLVMSymbolLookupCallback SymbolLookUp, void * DisInfo, llvm::MCContext * Ctx, std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp; RelInfo)' data-ref="_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" data-ref-filename="_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">createAArch64ExternalSymbolizer</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;<dfn class="local col8 decl" id="358TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="358TT" data-ref-filename="358TT">TT</dfn>, <a class="typedef" href="../../../../include/llvm-c/DisassemblerTypes.h.html#LLVMOpInfoCallback" title='LLVMOpInfoCallback' data-type='int (*)(void *, uint64_t, uint64_t, uint64_t, int, void *)' data-ref="LLVMOpInfoCallback" data-ref-filename="LLVMOpInfoCallback">LLVMOpInfoCallback</a> <dfn class="local col9 decl" id="359GetOpInfo" title='GetOpInfo' data-type='LLVMOpInfoCallback' data-ref="359GetOpInfo" data-ref-filename="359GetOpInfo">GetOpInfo</dfn>,</td></tr>
<tr><th id="288">288</th><td>                                <a class="typedef" href="../../../../include/llvm-c/DisassemblerTypes.h.html#LLVMSymbolLookupCallback" title='LLVMSymbolLookupCallback' data-type='const char *(*)(void *, uint64_t, uint64_t *, uint64_t, const char **)' data-ref="LLVMSymbolLookupCallback" data-ref-filename="LLVMSymbolLookupCallback">LLVMSymbolLookupCallback</a> <dfn class="local col0 decl" id="360SymbolLookUp" title='SymbolLookUp' data-type='LLVMSymbolLookupCallback' data-ref="360SymbolLookUp" data-ref-filename="360SymbolLookUp">SymbolLookUp</dfn>,</td></tr>
<tr><th id="289">289</th><td>                                <em>void</em> *<dfn class="local col1 decl" id="361DisInfo" title='DisInfo' data-type='void *' data-ref="361DisInfo" data-ref-filename="361DisInfo">DisInfo</dfn>, <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCRelocationInfo.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> *<dfn class="local col2 decl" id="362Ctx" title='Ctx' data-type='llvm::MCContext *' data-ref="362Ctx" data-ref-filename="362Ctx">Ctx</dfn>,</td></tr>
<tr><th id="290">290</th><td>                                <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCRelocationInfo.h.html#llvm::MCRelocationInfo" title='llvm::MCRelocationInfo' data-ref="llvm::MCRelocationInfo" data-ref-filename="llvm..MCRelocationInfo">MCRelocationInfo</a>&gt; &amp;&amp;<dfn class="local col3 decl" id="363RelInfo" title='RelInfo' data-type='std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp;' data-ref="363RelInfo" data-ref-filename="363RelInfo">RelInfo</dfn>) {</td></tr>
<tr><th id="291">291</th><td>  <b>return</b> <b>new</b> <a class="type" href="AArch64ExternalSymbolizer.h.html#llvm::AArch64ExternalSymbolizer" title='llvm::AArch64ExternalSymbolizer' data-ref="llvm::AArch64ExternalSymbolizer" data-ref-filename="llvm..AArch64ExternalSymbolizer">AArch64ExternalSymbolizer</a><a class="ref fn" href="AArch64ExternalSymbolizer.h.html#_ZN4llvm25AArch64ExternalSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_" title='llvm::AArch64ExternalSymbolizer::AArch64ExternalSymbolizer' data-ref="_ZN4llvm25AArch64ExternalSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_" data-ref-filename="_ZN4llvm25AArch64ExternalSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_">(</a>*<a class="local col2 ref" href="#362Ctx" title='Ctx' data-ref="362Ctx" data-ref-filename="362Ctx">Ctx</a>, <span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::move' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col3 ref" href="#363RelInfo" title='RelInfo' data-ref="363RelInfo" data-ref-filename="363RelInfo">RelInfo</a></span>), <a class="local col9 ref" href="#359GetOpInfo" title='GetOpInfo' data-ref="359GetOpInfo" data-ref-filename="359GetOpInfo">GetOpInfo</a>,</td></tr>
<tr><th id="292">292</th><td>                                       <a class="local col0 ref" href="#360SymbolLookUp" title='SymbolLookUp' data-ref="360SymbolLookUp" data-ref-filename="360SymbolLookUp">SymbolLookUp</a>, <a class="local col1 ref" href="#361DisInfo" title='DisInfo' data-ref="361DisInfo" data-ref-filename="361DisInfo">DisInfo</a>);</td></tr>
<tr><th id="293">293</th><td>}</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><b>extern</b> <q>"C"</q> <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#128" title="__attribute__ ((visibility(&quot;default&quot;)))" data-ref="_M/LLVM_EXTERNAL_VISIBILITY">LLVM_EXTERNAL_VISIBILITY</a> <em>void</em> <dfn class="decl def fn" id="LLVMInitializeAArch64Disassembler" title='LLVMInitializeAArch64Disassembler' data-ref="LLVMInitializeAArch64Disassembler" data-ref-filename="LLVMInitializeAArch64Disassembler">LLVMInitializeAArch64Disassembler</dfn>() {</td></tr>
<tr><th id="296">296</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" data-ref-filename="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm21getTheAArch64leTargetEv" title='llvm::getTheAArch64leTarget' data-ref="_ZN4llvm21getTheAArch64leTargetEv" data-ref-filename="_ZN4llvm21getTheAArch64leTargetEv">getTheAArch64leTarget</a>()</span>,</td></tr>
<tr><th id="297">297</th><td>                                         <a class="tu ref fn" href="#_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createAArch64Disassembler' data-use='r' data-ref="_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createAArch64Disassembler</a>);</td></tr>
<tr><th id="298">298</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" data-ref-filename="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm21getTheAArch64beTargetEv" title='llvm::getTheAArch64beTarget' data-ref="_ZN4llvm21getTheAArch64beTargetEv" data-ref-filename="_ZN4llvm21getTheAArch64beTargetEv">getTheAArch64beTarget</a>()</span>,</td></tr>
<tr><th id="299">299</th><td>                                         <a class="tu ref fn" href="#_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createAArch64Disassembler' data-use='r' data-ref="_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createAArch64Disassembler</a>);</td></tr>
<tr><th id="300">300</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666" title='llvm::TargetRegistry::RegisterMCSymbolizer' data-ref="_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666" data-ref-filename="_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666">RegisterMCSymbolizer</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm21getTheAArch64leTargetEv" title='llvm::getTheAArch64leTarget' data-ref="_ZN4llvm21getTheAArch64leTargetEv" data-ref-filename="_ZN4llvm21getTheAArch64leTargetEv">getTheAArch64leTarget</a>()</span>,</td></tr>
<tr><th id="301">301</th><td>                                       <a class="tu ref fn" href="#_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" title='createAArch64ExternalSymbolizer' data-use='r' data-ref="_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" data-ref-filename="_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">createAArch64ExternalSymbolizer</a>);</td></tr>
<tr><th id="302">302</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666" title='llvm::TargetRegistry::RegisterMCSymbolizer' data-ref="_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666" data-ref-filename="_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666">RegisterMCSymbolizer</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm21getTheAArch64beTargetEv" title='llvm::getTheAArch64beTarget' data-ref="_ZN4llvm21getTheAArch64beTargetEv" data-ref-filename="_ZN4llvm21getTheAArch64beTargetEv">getTheAArch64beTarget</a>()</span>,</td></tr>
<tr><th id="303">303</th><td>                                       <a class="tu ref fn" href="#_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" title='createAArch64ExternalSymbolizer' data-use='r' data-ref="_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" data-ref-filename="_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">createAArch64ExternalSymbolizer</a>);</td></tr>
<tr><th id="304">304</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" data-ref-filename="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm22getTheAArch64_32TargetEv" title='llvm::getTheAArch64_32Target' data-ref="_ZN4llvm22getTheAArch64_32TargetEv" data-ref-filename="_ZN4llvm22getTheAArch64_32TargetEv">getTheAArch64_32Target</a>()</span>,</td></tr>
<tr><th id="305">305</th><td>                                         <a class="tu ref fn" href="#_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createAArch64Disassembler' data-use='r' data-ref="_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createAArch64Disassembler</a>);</td></tr>
<tr><th id="306">306</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666" title='llvm::TargetRegistry::RegisterMCSymbolizer' data-ref="_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666" data-ref-filename="_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666">RegisterMCSymbolizer</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm22getTheAArch64_32TargetEv" title='llvm::getTheAArch64_32Target' data-ref="_ZN4llvm22getTheAArch64_32TargetEv" data-ref-filename="_ZN4llvm22getTheAArch64_32TargetEv">getTheAArch64_32Target</a>()</span>,</td></tr>
<tr><th id="307">307</th><td>                                       <a class="tu ref fn" href="#_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" title='createAArch64ExternalSymbolizer' data-use='r' data-ref="_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" data-ref-filename="_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">createAArch64ExternalSymbolizer</a>);</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" data-ref-filename="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm17getTheARM64TargetEv" title='llvm::getTheARM64Target' data-ref="_ZN4llvm17getTheARM64TargetEv" data-ref-filename="_ZN4llvm17getTheARM64TargetEv">getTheARM64Target</a>()</span>,</td></tr>
<tr><th id="310">310</th><td>                                         <a class="tu ref fn" href="#_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createAArch64Disassembler' data-use='r' data-ref="_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createAArch64Disassembler</a>);</td></tr>
<tr><th id="311">311</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666" title='llvm::TargetRegistry::RegisterMCSymbolizer' data-ref="_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666" data-ref-filename="_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666">RegisterMCSymbolizer</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm17getTheARM64TargetEv" title='llvm::getTheARM64Target' data-ref="_ZN4llvm17getTheARM64TargetEv" data-ref-filename="_ZN4llvm17getTheARM64TargetEv">getTheARM64Target</a>()</span>,</td></tr>
<tr><th id="312">312</th><td>                                       <a class="tu ref fn" href="#_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" title='createAArch64ExternalSymbolizer' data-use='r' data-ref="_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" data-ref-filename="_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">createAArch64ExternalSymbolizer</a>);</td></tr>
<tr><th id="313">313</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" data-ref-filename="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm20getTheARM64_32TargetEv" title='llvm::getTheARM64_32Target' data-ref="_ZN4llvm20getTheARM64_32TargetEv" data-ref-filename="_ZN4llvm20getTheARM64_32TargetEv">getTheARM64_32Target</a>()</span>,</td></tr>
<tr><th id="314">314</th><td>                                         <a class="tu ref fn" href="#_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createAArch64Disassembler' data-use='r' data-ref="_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createAArch64Disassembler</a>);</td></tr>
<tr><th id="315">315</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666" title='llvm::TargetRegistry::RegisterMCSymbolizer' data-ref="_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666" data-ref-filename="_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666">RegisterMCSymbolizer</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm20getTheARM64_32TargetEv" title='llvm::getTheARM64_32Target' data-ref="_ZN4llvm20getTheARM64_32TargetEv" data-ref-filename="_ZN4llvm20getTheARM64_32TargetEv">getTheARM64_32Target</a>()</span>,</td></tr>
<tr><th id="316">316</th><td>                                       <a class="tu ref fn" href="#_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" title='createAArch64ExternalSymbolizer' data-use='r' data-ref="_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" data-ref-filename="_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">createAArch64ExternalSymbolizer</a>);</td></tr>
<tr><th id="317">317</th><td>}</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="FPR128DecoderTable" title='FPR128DecoderTable' data-type='const unsigned int [32]' data-ref="FPR128DecoderTable" data-ref-filename="FPR128DecoderTable">FPR128DecoderTable</dfn>[] = {</td></tr>
<tr><th id="320">320</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q0" title='llvm::AArch64::Q0' data-ref="llvm::AArch64::Q0" data-ref-filename="llvm..AArch64..Q0">Q0</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q1" title='llvm::AArch64::Q1' data-ref="llvm::AArch64::Q1" data-ref-filename="llvm..AArch64..Q1">Q1</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q2" title='llvm::AArch64::Q2' data-ref="llvm::AArch64::Q2" data-ref-filename="llvm..AArch64..Q2">Q2</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q3" title='llvm::AArch64::Q3' data-ref="llvm::AArch64::Q3" data-ref-filename="llvm..AArch64..Q3">Q3</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q4" title='llvm::AArch64::Q4' data-ref="llvm::AArch64::Q4" data-ref-filename="llvm..AArch64..Q4">Q4</a>,</td></tr>
<tr><th id="321">321</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q5" title='llvm::AArch64::Q5' data-ref="llvm::AArch64::Q5" data-ref-filename="llvm..AArch64..Q5">Q5</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q6" title='llvm::AArch64::Q6' data-ref="llvm::AArch64::Q6" data-ref-filename="llvm..AArch64..Q6">Q6</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q7" title='llvm::AArch64::Q7' data-ref="llvm::AArch64::Q7" data-ref-filename="llvm..AArch64..Q7">Q7</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q8" title='llvm::AArch64::Q8' data-ref="llvm::AArch64::Q8" data-ref-filename="llvm..AArch64..Q8">Q8</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q9" title='llvm::AArch64::Q9' data-ref="llvm::AArch64::Q9" data-ref-filename="llvm..AArch64..Q9">Q9</a>,</td></tr>
<tr><th id="322">322</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q10" title='llvm::AArch64::Q10' data-ref="llvm::AArch64::Q10" data-ref-filename="llvm..AArch64..Q10">Q10</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q11" title='llvm::AArch64::Q11' data-ref="llvm::AArch64::Q11" data-ref-filename="llvm..AArch64..Q11">Q11</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q12" title='llvm::AArch64::Q12' data-ref="llvm::AArch64::Q12" data-ref-filename="llvm..AArch64..Q12">Q12</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q13" title='llvm::AArch64::Q13' data-ref="llvm::AArch64::Q13" data-ref-filename="llvm..AArch64..Q13">Q13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q14" title='llvm::AArch64::Q14' data-ref="llvm::AArch64::Q14" data-ref-filename="llvm..AArch64..Q14">Q14</a>,</td></tr>
<tr><th id="323">323</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q15" title='llvm::AArch64::Q15' data-ref="llvm::AArch64::Q15" data-ref-filename="llvm..AArch64..Q15">Q15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q16" title='llvm::AArch64::Q16' data-ref="llvm::AArch64::Q16" data-ref-filename="llvm..AArch64..Q16">Q16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q17" title='llvm::AArch64::Q17' data-ref="llvm::AArch64::Q17" data-ref-filename="llvm..AArch64..Q17">Q17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q18" title='llvm::AArch64::Q18' data-ref="llvm::AArch64::Q18" data-ref-filename="llvm..AArch64..Q18">Q18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q19" title='llvm::AArch64::Q19' data-ref="llvm::AArch64::Q19" data-ref-filename="llvm..AArch64..Q19">Q19</a>,</td></tr>
<tr><th id="324">324</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q20" title='llvm::AArch64::Q20' data-ref="llvm::AArch64::Q20" data-ref-filename="llvm..AArch64..Q20">Q20</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q21" title='llvm::AArch64::Q21' data-ref="llvm::AArch64::Q21" data-ref-filename="llvm..AArch64..Q21">Q21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q22" title='llvm::AArch64::Q22' data-ref="llvm::AArch64::Q22" data-ref-filename="llvm..AArch64..Q22">Q22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q23" title='llvm::AArch64::Q23' data-ref="llvm::AArch64::Q23" data-ref-filename="llvm..AArch64..Q23">Q23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q24" title='llvm::AArch64::Q24' data-ref="llvm::AArch64::Q24" data-ref-filename="llvm..AArch64..Q24">Q24</a>,</td></tr>
<tr><th id="325">325</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q25" title='llvm::AArch64::Q25' data-ref="llvm::AArch64::Q25" data-ref-filename="llvm..AArch64..Q25">Q25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q26" title='llvm::AArch64::Q26' data-ref="llvm::AArch64::Q26" data-ref-filename="llvm..AArch64..Q26">Q26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q27" title='llvm::AArch64::Q27' data-ref="llvm::AArch64::Q27" data-ref-filename="llvm..AArch64..Q27">Q27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q28" title='llvm::AArch64::Q28' data-ref="llvm::AArch64::Q28" data-ref-filename="llvm..AArch64..Q28">Q28</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q29" title='llvm::AArch64::Q29' data-ref="llvm::AArch64::Q29" data-ref-filename="llvm..AArch64..Q29">Q29</a>,</td></tr>
<tr><th id="326">326</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q30" title='llvm::AArch64::Q30' data-ref="llvm::AArch64::Q30" data-ref-filename="llvm..AArch64..Q30">Q30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q31" title='llvm::AArch64::Q31' data-ref="llvm::AArch64::Q31" data-ref-filename="llvm..AArch64..Q31">Q31</a></td></tr>
<tr><th id="327">327</th><td>};</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR128RegisterClass' data-type='DecodeStatus DecodeFPR128RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR128RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="364Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="364Inst" data-ref-filename="364Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="365RegNo" title='RegNo' data-type='unsigned int' data-ref="365RegNo" data-ref-filename="365RegNo">RegNo</dfn>,</td></tr>
<tr><th id="330">330</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="366Addr" title='Addr' data-type='uint64_t' data-ref="366Addr" data-ref-filename="366Addr">Addr</dfn>,</td></tr>
<tr><th id="331">331</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="367Decoder" title='Decoder' data-type='const void *' data-ref="367Decoder" data-ref-filename="367Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="332">332</th><td>  <b>if</b> (<a class="local col5 ref" href="#365RegNo" title='RegNo' data-ref="365RegNo" data-ref-filename="365RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="333">333</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="368Register" title='Register' data-type='unsigned int' data-ref="368Register" data-ref-filename="368Register">Register</dfn> = <a class="tu ref" href="#FPR128DecoderTable" title='FPR128DecoderTable' data-use='r' data-ref="FPR128DecoderTable" data-ref-filename="FPR128DecoderTable">FPR128DecoderTable</a>[<a class="local col5 ref" href="#365RegNo" title='RegNo' data-ref="365RegNo" data-ref-filename="365RegNo">RegNo</a>];</td></tr>
<tr><th id="336">336</th><td>  <a class="local col4 ref" href="#364Inst" title='Inst' data-ref="364Inst" data-ref-filename="364Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col8 ref" href="#368Register" title='Register' data-ref="368Register" data-ref-filename="368Register">Register</a>));</td></tr>
<tr><th id="337">337</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="338">338</th><td>}</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR128_loRegisterClass' data-type='DecodeStatus DecodeFPR128_loRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR128_loRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="369Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="369Inst" data-ref-filename="369Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="370RegNo" title='RegNo' data-type='unsigned int' data-ref="370RegNo" data-ref-filename="370RegNo">RegNo</dfn>,</td></tr>
<tr><th id="341">341</th><td>                                                 <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="371Addr" title='Addr' data-type='uint64_t' data-ref="371Addr" data-ref-filename="371Addr">Addr</dfn>,</td></tr>
<tr><th id="342">342</th><td>                                                 <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="372Decoder" title='Decoder' data-type='const void *' data-ref="372Decoder" data-ref-filename="372Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="343">343</th><td>  <b>if</b> (<a class="local col0 ref" href="#370RegNo" title='RegNo' data-ref="370RegNo" data-ref-filename="370RegNo">RegNo</a> &gt; <var>15</var>)</td></tr>
<tr><th id="344">344</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="345">345</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR128RegisterClass' data-use='c' data-ref="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR128RegisterClass</a>(<span class='refarg'><a class="local col9 ref" href="#369Inst" title='Inst' data-ref="369Inst" data-ref-filename="369Inst">Inst</a></span>, <a class="local col0 ref" href="#370RegNo" title='RegNo' data-ref="370RegNo" data-ref-filename="370RegNo">RegNo</a>, <a class="local col1 ref" href="#371Addr" title='Addr' data-ref="371Addr" data-ref-filename="371Addr">Addr</a>, <a class="local col2 ref" href="#372Decoder" title='Decoder' data-ref="372Decoder" data-ref-filename="372Decoder">Decoder</a>);</td></tr>
<tr><th id="346">346</th><td>}</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="FPR64DecoderTable" title='FPR64DecoderTable' data-type='const unsigned int [32]' data-ref="FPR64DecoderTable" data-ref-filename="FPR64DecoderTable">FPR64DecoderTable</dfn>[] = {</td></tr>
<tr><th id="349">349</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D0" title='llvm::AArch64::D0' data-ref="llvm::AArch64::D0" data-ref-filename="llvm..AArch64..D0">D0</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D1" title='llvm::AArch64::D1' data-ref="llvm::AArch64::D1" data-ref-filename="llvm..AArch64..D1">D1</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D2" title='llvm::AArch64::D2' data-ref="llvm::AArch64::D2" data-ref-filename="llvm..AArch64..D2">D2</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D3" title='llvm::AArch64::D3' data-ref="llvm::AArch64::D3" data-ref-filename="llvm..AArch64..D3">D3</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D4" title='llvm::AArch64::D4' data-ref="llvm::AArch64::D4" data-ref-filename="llvm..AArch64..D4">D4</a>,</td></tr>
<tr><th id="350">350</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D5" title='llvm::AArch64::D5' data-ref="llvm::AArch64::D5" data-ref-filename="llvm..AArch64..D5">D5</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D6" title='llvm::AArch64::D6' data-ref="llvm::AArch64::D6" data-ref-filename="llvm..AArch64..D6">D6</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D7" title='llvm::AArch64::D7' data-ref="llvm::AArch64::D7" data-ref-filename="llvm..AArch64..D7">D7</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D8" title='llvm::AArch64::D8' data-ref="llvm::AArch64::D8" data-ref-filename="llvm..AArch64..D8">D8</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D9" title='llvm::AArch64::D9' data-ref="llvm::AArch64::D9" data-ref-filename="llvm..AArch64..D9">D9</a>,</td></tr>
<tr><th id="351">351</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D10" title='llvm::AArch64::D10' data-ref="llvm::AArch64::D10" data-ref-filename="llvm..AArch64..D10">D10</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D11" title='llvm::AArch64::D11' data-ref="llvm::AArch64::D11" data-ref-filename="llvm..AArch64..D11">D11</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D12" title='llvm::AArch64::D12' data-ref="llvm::AArch64::D12" data-ref-filename="llvm..AArch64..D12">D12</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D13" title='llvm::AArch64::D13' data-ref="llvm::AArch64::D13" data-ref-filename="llvm..AArch64..D13">D13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D14" title='llvm::AArch64::D14' data-ref="llvm::AArch64::D14" data-ref-filename="llvm..AArch64..D14">D14</a>,</td></tr>
<tr><th id="352">352</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D15" title='llvm::AArch64::D15' data-ref="llvm::AArch64::D15" data-ref-filename="llvm..AArch64..D15">D15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D16" title='llvm::AArch64::D16' data-ref="llvm::AArch64::D16" data-ref-filename="llvm..AArch64..D16">D16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D17" title='llvm::AArch64::D17' data-ref="llvm::AArch64::D17" data-ref-filename="llvm..AArch64..D17">D17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D18" title='llvm::AArch64::D18' data-ref="llvm::AArch64::D18" data-ref-filename="llvm..AArch64..D18">D18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D19" title='llvm::AArch64::D19' data-ref="llvm::AArch64::D19" data-ref-filename="llvm..AArch64..D19">D19</a>,</td></tr>
<tr><th id="353">353</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D20" title='llvm::AArch64::D20' data-ref="llvm::AArch64::D20" data-ref-filename="llvm..AArch64..D20">D20</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D21" title='llvm::AArch64::D21' data-ref="llvm::AArch64::D21" data-ref-filename="llvm..AArch64..D21">D21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D22" title='llvm::AArch64::D22' data-ref="llvm::AArch64::D22" data-ref-filename="llvm..AArch64..D22">D22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D23" title='llvm::AArch64::D23' data-ref="llvm::AArch64::D23" data-ref-filename="llvm..AArch64..D23">D23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D24" title='llvm::AArch64::D24' data-ref="llvm::AArch64::D24" data-ref-filename="llvm..AArch64..D24">D24</a>,</td></tr>
<tr><th id="354">354</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D25" title='llvm::AArch64::D25' data-ref="llvm::AArch64::D25" data-ref-filename="llvm..AArch64..D25">D25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D26" title='llvm::AArch64::D26' data-ref="llvm::AArch64::D26" data-ref-filename="llvm..AArch64..D26">D26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D27" title='llvm::AArch64::D27' data-ref="llvm::AArch64::D27" data-ref-filename="llvm..AArch64..D27">D27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D28" title='llvm::AArch64::D28' data-ref="llvm::AArch64::D28" data-ref-filename="llvm..AArch64..D28">D28</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D29" title='llvm::AArch64::D29' data-ref="llvm::AArch64::D29" data-ref-filename="llvm..AArch64..D29">D29</a>,</td></tr>
<tr><th id="355">355</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D30" title='llvm::AArch64::D30' data-ref="llvm::AArch64::D30" data-ref-filename="llvm..AArch64..D30">D30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D31" title='llvm::AArch64::D31' data-ref="llvm::AArch64::D31" data-ref-filename="llvm..AArch64..D31">D31</a></td></tr>
<tr><th id="356">356</th><td>};</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR64RegisterClass' data-type='DecodeStatus DecodeFPR64RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR64RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="373Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="373Inst" data-ref-filename="373Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="374RegNo" title='RegNo' data-type='unsigned int' data-ref="374RegNo" data-ref-filename="374RegNo">RegNo</dfn>,</td></tr>
<tr><th id="359">359</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="375Addr" title='Addr' data-type='uint64_t' data-ref="375Addr" data-ref-filename="375Addr">Addr</dfn>,</td></tr>
<tr><th id="360">360</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="376Decoder" title='Decoder' data-type='const void *' data-ref="376Decoder" data-ref-filename="376Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="361">361</th><td>  <b>if</b> (<a class="local col4 ref" href="#374RegNo" title='RegNo' data-ref="374RegNo" data-ref-filename="374RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="362">362</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="377Register" title='Register' data-type='unsigned int' data-ref="377Register" data-ref-filename="377Register">Register</dfn> = <a class="tu ref" href="#FPR64DecoderTable" title='FPR64DecoderTable' data-use='r' data-ref="FPR64DecoderTable" data-ref-filename="FPR64DecoderTable">FPR64DecoderTable</a>[<a class="local col4 ref" href="#374RegNo" title='RegNo' data-ref="374RegNo" data-ref-filename="374RegNo">RegNo</a>];</td></tr>
<tr><th id="365">365</th><td>  <a class="local col3 ref" href="#373Inst" title='Inst' data-ref="373Inst" data-ref-filename="373Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#377Register" title='Register' data-ref="377Register" data-ref-filename="377Register">Register</a>));</td></tr>
<tr><th id="366">366</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="367">367</th><td>}</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="FPR32DecoderTable" title='FPR32DecoderTable' data-type='const unsigned int [32]' data-ref="FPR32DecoderTable" data-ref-filename="FPR32DecoderTable">FPR32DecoderTable</dfn>[] = {</td></tr>
<tr><th id="370">370</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S0" title='llvm::AArch64::S0' data-ref="llvm::AArch64::S0" data-ref-filename="llvm..AArch64..S0">S0</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S1" title='llvm::AArch64::S1' data-ref="llvm::AArch64::S1" data-ref-filename="llvm..AArch64..S1">S1</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S2" title='llvm::AArch64::S2' data-ref="llvm::AArch64::S2" data-ref-filename="llvm..AArch64..S2">S2</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S3" title='llvm::AArch64::S3' data-ref="llvm::AArch64::S3" data-ref-filename="llvm..AArch64..S3">S3</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S4" title='llvm::AArch64::S4' data-ref="llvm::AArch64::S4" data-ref-filename="llvm..AArch64..S4">S4</a>,</td></tr>
<tr><th id="371">371</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S5" title='llvm::AArch64::S5' data-ref="llvm::AArch64::S5" data-ref-filename="llvm..AArch64..S5">S5</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S6" title='llvm::AArch64::S6' data-ref="llvm::AArch64::S6" data-ref-filename="llvm..AArch64..S6">S6</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S7" title='llvm::AArch64::S7' data-ref="llvm::AArch64::S7" data-ref-filename="llvm..AArch64..S7">S7</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S8" title='llvm::AArch64::S8' data-ref="llvm::AArch64::S8" data-ref-filename="llvm..AArch64..S8">S8</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S9" title='llvm::AArch64::S9' data-ref="llvm::AArch64::S9" data-ref-filename="llvm..AArch64..S9">S9</a>,</td></tr>
<tr><th id="372">372</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S10" title='llvm::AArch64::S10' data-ref="llvm::AArch64::S10" data-ref-filename="llvm..AArch64..S10">S10</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S11" title='llvm::AArch64::S11' data-ref="llvm::AArch64::S11" data-ref-filename="llvm..AArch64..S11">S11</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S12" title='llvm::AArch64::S12' data-ref="llvm::AArch64::S12" data-ref-filename="llvm..AArch64..S12">S12</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S13" title='llvm::AArch64::S13' data-ref="llvm::AArch64::S13" data-ref-filename="llvm..AArch64..S13">S13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S14" title='llvm::AArch64::S14' data-ref="llvm::AArch64::S14" data-ref-filename="llvm..AArch64..S14">S14</a>,</td></tr>
<tr><th id="373">373</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S15" title='llvm::AArch64::S15' data-ref="llvm::AArch64::S15" data-ref-filename="llvm..AArch64..S15">S15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S16" title='llvm::AArch64::S16' data-ref="llvm::AArch64::S16" data-ref-filename="llvm..AArch64..S16">S16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S17" title='llvm::AArch64::S17' data-ref="llvm::AArch64::S17" data-ref-filename="llvm..AArch64..S17">S17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S18" title='llvm::AArch64::S18' data-ref="llvm::AArch64::S18" data-ref-filename="llvm..AArch64..S18">S18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S19" title='llvm::AArch64::S19' data-ref="llvm::AArch64::S19" data-ref-filename="llvm..AArch64..S19">S19</a>,</td></tr>
<tr><th id="374">374</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S20" title='llvm::AArch64::S20' data-ref="llvm::AArch64::S20" data-ref-filename="llvm..AArch64..S20">S20</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S21" title='llvm::AArch64::S21' data-ref="llvm::AArch64::S21" data-ref-filename="llvm..AArch64..S21">S21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S22" title='llvm::AArch64::S22' data-ref="llvm::AArch64::S22" data-ref-filename="llvm..AArch64..S22">S22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S23" title='llvm::AArch64::S23' data-ref="llvm::AArch64::S23" data-ref-filename="llvm..AArch64..S23">S23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S24" title='llvm::AArch64::S24' data-ref="llvm::AArch64::S24" data-ref-filename="llvm..AArch64..S24">S24</a>,</td></tr>
<tr><th id="375">375</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S25" title='llvm::AArch64::S25' data-ref="llvm::AArch64::S25" data-ref-filename="llvm..AArch64..S25">S25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S26" title='llvm::AArch64::S26' data-ref="llvm::AArch64::S26" data-ref-filename="llvm..AArch64..S26">S26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S27" title='llvm::AArch64::S27' data-ref="llvm::AArch64::S27" data-ref-filename="llvm..AArch64..S27">S27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S28" title='llvm::AArch64::S28' data-ref="llvm::AArch64::S28" data-ref-filename="llvm..AArch64..S28">S28</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S29" title='llvm::AArch64::S29' data-ref="llvm::AArch64::S29" data-ref-filename="llvm..AArch64..S29">S29</a>,</td></tr>
<tr><th id="376">376</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S30" title='llvm::AArch64::S30' data-ref="llvm::AArch64::S30" data-ref-filename="llvm..AArch64..S30">S30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S31" title='llvm::AArch64::S31' data-ref="llvm::AArch64::S31" data-ref-filename="llvm..AArch64..S31">S31</a></td></tr>
<tr><th id="377">377</th><td>};</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR32RegisterClass' data-type='DecodeStatus DecodeFPR32RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR32RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="378Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="378Inst" data-ref-filename="378Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="379RegNo" title='RegNo' data-type='unsigned int' data-ref="379RegNo" data-ref-filename="379RegNo">RegNo</dfn>,</td></tr>
<tr><th id="380">380</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="380Addr" title='Addr' data-type='uint64_t' data-ref="380Addr" data-ref-filename="380Addr">Addr</dfn>,</td></tr>
<tr><th id="381">381</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="381Decoder" title='Decoder' data-type='const void *' data-ref="381Decoder" data-ref-filename="381Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="382">382</th><td>  <b>if</b> (<a class="local col9 ref" href="#379RegNo" title='RegNo' data-ref="379RegNo" data-ref-filename="379RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="383">383</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="382Register" title='Register' data-type='unsigned int' data-ref="382Register" data-ref-filename="382Register">Register</dfn> = <a class="tu ref" href="#FPR32DecoderTable" title='FPR32DecoderTable' data-use='r' data-ref="FPR32DecoderTable" data-ref-filename="FPR32DecoderTable">FPR32DecoderTable</a>[<a class="local col9 ref" href="#379RegNo" title='RegNo' data-ref="379RegNo" data-ref-filename="379RegNo">RegNo</a>];</td></tr>
<tr><th id="386">386</th><td>  <a class="local col8 ref" href="#378Inst" title='Inst' data-ref="378Inst" data-ref-filename="378Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col2 ref" href="#382Register" title='Register' data-ref="382Register" data-ref-filename="382Register">Register</a>));</td></tr>
<tr><th id="387">387</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="388">388</th><td>}</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="FPR16DecoderTable" title='FPR16DecoderTable' data-type='const unsigned int [32]' data-ref="FPR16DecoderTable" data-ref-filename="FPR16DecoderTable">FPR16DecoderTable</dfn>[] = {</td></tr>
<tr><th id="391">391</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H0" title='llvm::AArch64::H0' data-ref="llvm::AArch64::H0" data-ref-filename="llvm..AArch64..H0">H0</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H1" title='llvm::AArch64::H1' data-ref="llvm::AArch64::H1" data-ref-filename="llvm..AArch64..H1">H1</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H2" title='llvm::AArch64::H2' data-ref="llvm::AArch64::H2" data-ref-filename="llvm..AArch64..H2">H2</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H3" title='llvm::AArch64::H3' data-ref="llvm::AArch64::H3" data-ref-filename="llvm..AArch64..H3">H3</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H4" title='llvm::AArch64::H4' data-ref="llvm::AArch64::H4" data-ref-filename="llvm..AArch64..H4">H4</a>,</td></tr>
<tr><th id="392">392</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H5" title='llvm::AArch64::H5' data-ref="llvm::AArch64::H5" data-ref-filename="llvm..AArch64..H5">H5</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H6" title='llvm::AArch64::H6' data-ref="llvm::AArch64::H6" data-ref-filename="llvm..AArch64..H6">H6</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H7" title='llvm::AArch64::H7' data-ref="llvm::AArch64::H7" data-ref-filename="llvm..AArch64..H7">H7</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H8" title='llvm::AArch64::H8' data-ref="llvm::AArch64::H8" data-ref-filename="llvm..AArch64..H8">H8</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H9" title='llvm::AArch64::H9' data-ref="llvm::AArch64::H9" data-ref-filename="llvm..AArch64..H9">H9</a>,</td></tr>
<tr><th id="393">393</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H10" title='llvm::AArch64::H10' data-ref="llvm::AArch64::H10" data-ref-filename="llvm..AArch64..H10">H10</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H11" title='llvm::AArch64::H11' data-ref="llvm::AArch64::H11" data-ref-filename="llvm..AArch64..H11">H11</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H12" title='llvm::AArch64::H12' data-ref="llvm::AArch64::H12" data-ref-filename="llvm..AArch64..H12">H12</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H13" title='llvm::AArch64::H13' data-ref="llvm::AArch64::H13" data-ref-filename="llvm..AArch64..H13">H13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H14" title='llvm::AArch64::H14' data-ref="llvm::AArch64::H14" data-ref-filename="llvm..AArch64..H14">H14</a>,</td></tr>
<tr><th id="394">394</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H15" title='llvm::AArch64::H15' data-ref="llvm::AArch64::H15" data-ref-filename="llvm..AArch64..H15">H15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H16" title='llvm::AArch64::H16' data-ref="llvm::AArch64::H16" data-ref-filename="llvm..AArch64..H16">H16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H17" title='llvm::AArch64::H17' data-ref="llvm::AArch64::H17" data-ref-filename="llvm..AArch64..H17">H17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H18" title='llvm::AArch64::H18' data-ref="llvm::AArch64::H18" data-ref-filename="llvm..AArch64..H18">H18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H19" title='llvm::AArch64::H19' data-ref="llvm::AArch64::H19" data-ref-filename="llvm..AArch64..H19">H19</a>,</td></tr>
<tr><th id="395">395</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H20" title='llvm::AArch64::H20' data-ref="llvm::AArch64::H20" data-ref-filename="llvm..AArch64..H20">H20</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H21" title='llvm::AArch64::H21' data-ref="llvm::AArch64::H21" data-ref-filename="llvm..AArch64..H21">H21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H22" title='llvm::AArch64::H22' data-ref="llvm::AArch64::H22" data-ref-filename="llvm..AArch64..H22">H22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H23" title='llvm::AArch64::H23' data-ref="llvm::AArch64::H23" data-ref-filename="llvm..AArch64..H23">H23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H24" title='llvm::AArch64::H24' data-ref="llvm::AArch64::H24" data-ref-filename="llvm..AArch64..H24">H24</a>,</td></tr>
<tr><th id="396">396</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H25" title='llvm::AArch64::H25' data-ref="llvm::AArch64::H25" data-ref-filename="llvm..AArch64..H25">H25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H26" title='llvm::AArch64::H26' data-ref="llvm::AArch64::H26" data-ref-filename="llvm..AArch64..H26">H26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H27" title='llvm::AArch64::H27' data-ref="llvm::AArch64::H27" data-ref-filename="llvm..AArch64..H27">H27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H28" title='llvm::AArch64::H28' data-ref="llvm::AArch64::H28" data-ref-filename="llvm..AArch64..H28">H28</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H29" title='llvm::AArch64::H29' data-ref="llvm::AArch64::H29" data-ref-filename="llvm..AArch64..H29">H29</a>,</td></tr>
<tr><th id="397">397</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H30" title='llvm::AArch64::H30' data-ref="llvm::AArch64::H30" data-ref-filename="llvm..AArch64..H30">H30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H31" title='llvm::AArch64::H31' data-ref="llvm::AArch64::H31" data-ref-filename="llvm..AArch64..H31">H31</a></td></tr>
<tr><th id="398">398</th><td>};</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR16RegisterClass' data-type='DecodeStatus DecodeFPR16RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR16RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="383Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="383Inst" data-ref-filename="383Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="384RegNo" title='RegNo' data-type='unsigned int' data-ref="384RegNo" data-ref-filename="384RegNo">RegNo</dfn>,</td></tr>
<tr><th id="401">401</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="385Addr" title='Addr' data-type='uint64_t' data-ref="385Addr" data-ref-filename="385Addr">Addr</dfn>,</td></tr>
<tr><th id="402">402</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="386Decoder" title='Decoder' data-type='const void *' data-ref="386Decoder" data-ref-filename="386Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="403">403</th><td>  <b>if</b> (<a class="local col4 ref" href="#384RegNo" title='RegNo' data-ref="384RegNo" data-ref-filename="384RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="387Register" title='Register' data-type='unsigned int' data-ref="387Register" data-ref-filename="387Register">Register</dfn> = <a class="tu ref" href="#FPR16DecoderTable" title='FPR16DecoderTable' data-use='r' data-ref="FPR16DecoderTable" data-ref-filename="FPR16DecoderTable">FPR16DecoderTable</a>[<a class="local col4 ref" href="#384RegNo" title='RegNo' data-ref="384RegNo" data-ref-filename="384RegNo">RegNo</a>];</td></tr>
<tr><th id="407">407</th><td>  <a class="local col3 ref" href="#383Inst" title='Inst' data-ref="383Inst" data-ref-filename="383Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#387Register" title='Register' data-ref="387Register" data-ref-filename="387Register">Register</a>));</td></tr>
<tr><th id="408">408</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="409">409</th><td>}</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="FPR8DecoderTable" title='FPR8DecoderTable' data-type='const unsigned int [32]' data-ref="FPR8DecoderTable" data-ref-filename="FPR8DecoderTable">FPR8DecoderTable</dfn>[] = {</td></tr>
<tr><th id="412">412</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B0" title='llvm::AArch64::B0' data-ref="llvm::AArch64::B0" data-ref-filename="llvm..AArch64..B0">B0</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B1" title='llvm::AArch64::B1' data-ref="llvm::AArch64::B1" data-ref-filename="llvm..AArch64..B1">B1</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B2" title='llvm::AArch64::B2' data-ref="llvm::AArch64::B2" data-ref-filename="llvm..AArch64..B2">B2</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B3" title='llvm::AArch64::B3' data-ref="llvm::AArch64::B3" data-ref-filename="llvm..AArch64..B3">B3</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B4" title='llvm::AArch64::B4' data-ref="llvm::AArch64::B4" data-ref-filename="llvm..AArch64..B4">B4</a>,</td></tr>
<tr><th id="413">413</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B5" title='llvm::AArch64::B5' data-ref="llvm::AArch64::B5" data-ref-filename="llvm..AArch64..B5">B5</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B6" title='llvm::AArch64::B6' data-ref="llvm::AArch64::B6" data-ref-filename="llvm..AArch64..B6">B6</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B7" title='llvm::AArch64::B7' data-ref="llvm::AArch64::B7" data-ref-filename="llvm..AArch64..B7">B7</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B8" title='llvm::AArch64::B8' data-ref="llvm::AArch64::B8" data-ref-filename="llvm..AArch64..B8">B8</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B9" title='llvm::AArch64::B9' data-ref="llvm::AArch64::B9" data-ref-filename="llvm..AArch64..B9">B9</a>,</td></tr>
<tr><th id="414">414</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B10" title='llvm::AArch64::B10' data-ref="llvm::AArch64::B10" data-ref-filename="llvm..AArch64..B10">B10</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B11" title='llvm::AArch64::B11' data-ref="llvm::AArch64::B11" data-ref-filename="llvm..AArch64..B11">B11</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B12" title='llvm::AArch64::B12' data-ref="llvm::AArch64::B12" data-ref-filename="llvm..AArch64..B12">B12</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B13" title='llvm::AArch64::B13' data-ref="llvm::AArch64::B13" data-ref-filename="llvm..AArch64..B13">B13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B14" title='llvm::AArch64::B14' data-ref="llvm::AArch64::B14" data-ref-filename="llvm..AArch64..B14">B14</a>,</td></tr>
<tr><th id="415">415</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B15" title='llvm::AArch64::B15' data-ref="llvm::AArch64::B15" data-ref-filename="llvm..AArch64..B15">B15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B16" title='llvm::AArch64::B16' data-ref="llvm::AArch64::B16" data-ref-filename="llvm..AArch64..B16">B16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B17" title='llvm::AArch64::B17' data-ref="llvm::AArch64::B17" data-ref-filename="llvm..AArch64..B17">B17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B18" title='llvm::AArch64::B18' data-ref="llvm::AArch64::B18" data-ref-filename="llvm..AArch64..B18">B18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B19" title='llvm::AArch64::B19' data-ref="llvm::AArch64::B19" data-ref-filename="llvm..AArch64..B19">B19</a>,</td></tr>
<tr><th id="416">416</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B20" title='llvm::AArch64::B20' data-ref="llvm::AArch64::B20" data-ref-filename="llvm..AArch64..B20">B20</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B21" title='llvm::AArch64::B21' data-ref="llvm::AArch64::B21" data-ref-filename="llvm..AArch64..B21">B21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B22" title='llvm::AArch64::B22' data-ref="llvm::AArch64::B22" data-ref-filename="llvm..AArch64..B22">B22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B23" title='llvm::AArch64::B23' data-ref="llvm::AArch64::B23" data-ref-filename="llvm..AArch64..B23">B23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B24" title='llvm::AArch64::B24' data-ref="llvm::AArch64::B24" data-ref-filename="llvm..AArch64..B24">B24</a>,</td></tr>
<tr><th id="417">417</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B25" title='llvm::AArch64::B25' data-ref="llvm::AArch64::B25" data-ref-filename="llvm..AArch64..B25">B25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B26" title='llvm::AArch64::B26' data-ref="llvm::AArch64::B26" data-ref-filename="llvm..AArch64..B26">B26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B27" title='llvm::AArch64::B27' data-ref="llvm::AArch64::B27" data-ref-filename="llvm..AArch64..B27">B27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B28" title='llvm::AArch64::B28' data-ref="llvm::AArch64::B28" data-ref-filename="llvm..AArch64..B28">B28</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B29" title='llvm::AArch64::B29' data-ref="llvm::AArch64::B29" data-ref-filename="llvm..AArch64..B29">B29</a>,</td></tr>
<tr><th id="418">418</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B30" title='llvm::AArch64::B30' data-ref="llvm::AArch64::B30" data-ref-filename="llvm..AArch64..B30">B30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::B31" title='llvm::AArch64::B31' data-ref="llvm::AArch64::B31" data-ref-filename="llvm..AArch64..B31">B31</a></td></tr>
<tr><th id="419">419</th><td>};</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR8RegisterClass' data-type='DecodeStatus DecodeFPR8RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR8RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="388Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="388Inst" data-ref-filename="388Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="389RegNo" title='RegNo' data-type='unsigned int' data-ref="389RegNo" data-ref-filename="389RegNo">RegNo</dfn>,</td></tr>
<tr><th id="422">422</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="390Addr" title='Addr' data-type='uint64_t' data-ref="390Addr" data-ref-filename="390Addr">Addr</dfn>,</td></tr>
<tr><th id="423">423</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="391Decoder" title='Decoder' data-type='const void *' data-ref="391Decoder" data-ref-filename="391Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="424">424</th><td>  <b>if</b> (<a class="local col9 ref" href="#389RegNo" title='RegNo' data-ref="389RegNo" data-ref-filename="389RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="425">425</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="392Register" title='Register' data-type='unsigned int' data-ref="392Register" data-ref-filename="392Register">Register</dfn> = <a class="tu ref" href="#FPR8DecoderTable" title='FPR8DecoderTable' data-use='r' data-ref="FPR8DecoderTable" data-ref-filename="FPR8DecoderTable">FPR8DecoderTable</a>[<a class="local col9 ref" href="#389RegNo" title='RegNo' data-ref="389RegNo" data-ref-filename="389RegNo">RegNo</a>];</td></tr>
<tr><th id="428">428</th><td>  <a class="local col8 ref" href="#388Inst" title='Inst' data-ref="388Inst" data-ref-filename="388Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col2 ref" href="#392Register" title='Register' data-ref="392Register" data-ref-filename="392Register">Register</a>));</td></tr>
<tr><th id="429">429</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="430">430</th><td>}</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="GPR64DecoderTable" title='GPR64DecoderTable' data-type='const unsigned int [32]' data-ref="GPR64DecoderTable" data-ref-filename="GPR64DecoderTable">GPR64DecoderTable</dfn>[] = {</td></tr>
<tr><th id="433">433</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X0" title='llvm::AArch64::X0' data-ref="llvm::AArch64::X0" data-ref-filename="llvm..AArch64..X0">X0</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X1" title='llvm::AArch64::X1' data-ref="llvm::AArch64::X1" data-ref-filename="llvm..AArch64..X1">X1</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X2" title='llvm::AArch64::X2' data-ref="llvm::AArch64::X2" data-ref-filename="llvm..AArch64..X2">X2</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X3" title='llvm::AArch64::X3' data-ref="llvm::AArch64::X3" data-ref-filename="llvm..AArch64..X3">X3</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X4" title='llvm::AArch64::X4' data-ref="llvm::AArch64::X4" data-ref-filename="llvm..AArch64..X4">X4</a>,</td></tr>
<tr><th id="434">434</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X5" title='llvm::AArch64::X5' data-ref="llvm::AArch64::X5" data-ref-filename="llvm..AArch64..X5">X5</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X6" title='llvm::AArch64::X6' data-ref="llvm::AArch64::X6" data-ref-filename="llvm..AArch64..X6">X6</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X7" title='llvm::AArch64::X7' data-ref="llvm::AArch64::X7" data-ref-filename="llvm..AArch64..X7">X7</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X8" title='llvm::AArch64::X8' data-ref="llvm::AArch64::X8" data-ref-filename="llvm..AArch64..X8">X8</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X9" title='llvm::AArch64::X9' data-ref="llvm::AArch64::X9" data-ref-filename="llvm..AArch64..X9">X9</a>,</td></tr>
<tr><th id="435">435</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X10" title='llvm::AArch64::X10' data-ref="llvm::AArch64::X10" data-ref-filename="llvm..AArch64..X10">X10</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X11" title='llvm::AArch64::X11' data-ref="llvm::AArch64::X11" data-ref-filename="llvm..AArch64..X11">X11</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X12" title='llvm::AArch64::X12' data-ref="llvm::AArch64::X12" data-ref-filename="llvm..AArch64..X12">X12</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X13" title='llvm::AArch64::X13' data-ref="llvm::AArch64::X13" data-ref-filename="llvm..AArch64..X13">X13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X14" title='llvm::AArch64::X14' data-ref="llvm::AArch64::X14" data-ref-filename="llvm..AArch64..X14">X14</a>,</td></tr>
<tr><th id="436">436</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X15" title='llvm::AArch64::X15' data-ref="llvm::AArch64::X15" data-ref-filename="llvm..AArch64..X15">X15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X16" title='llvm::AArch64::X16' data-ref="llvm::AArch64::X16" data-ref-filename="llvm..AArch64..X16">X16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X17" title='llvm::AArch64::X17' data-ref="llvm::AArch64::X17" data-ref-filename="llvm..AArch64..X17">X17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X18" title='llvm::AArch64::X18' data-ref="llvm::AArch64::X18" data-ref-filename="llvm..AArch64..X18">X18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X19" title='llvm::AArch64::X19' data-ref="llvm::AArch64::X19" data-ref-filename="llvm..AArch64..X19">X19</a>,</td></tr>
<tr><th id="437">437</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X20" title='llvm::AArch64::X20' data-ref="llvm::AArch64::X20" data-ref-filename="llvm..AArch64..X20">X20</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X21" title='llvm::AArch64::X21' data-ref="llvm::AArch64::X21" data-ref-filename="llvm..AArch64..X21">X21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X22" title='llvm::AArch64::X22' data-ref="llvm::AArch64::X22" data-ref-filename="llvm..AArch64..X22">X22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X23" title='llvm::AArch64::X23' data-ref="llvm::AArch64::X23" data-ref-filename="llvm..AArch64..X23">X23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X24" title='llvm::AArch64::X24' data-ref="llvm::AArch64::X24" data-ref-filename="llvm..AArch64..X24">X24</a>,</td></tr>
<tr><th id="438">438</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X25" title='llvm::AArch64::X25' data-ref="llvm::AArch64::X25" data-ref-filename="llvm..AArch64..X25">X25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X26" title='llvm::AArch64::X26' data-ref="llvm::AArch64::X26" data-ref-filename="llvm..AArch64..X26">X26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X27" title='llvm::AArch64::X27' data-ref="llvm::AArch64::X27" data-ref-filename="llvm..AArch64..X27">X27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X28" title='llvm::AArch64::X28' data-ref="llvm::AArch64::X28" data-ref-filename="llvm..AArch64..X28">X28</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FP" title='llvm::AArch64::FP' data-ref="llvm::AArch64::FP" data-ref-filename="llvm..AArch64..FP">FP</a>,</td></tr>
<tr><th id="439">439</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a></td></tr>
<tr><th id="440">440</th><td>};</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64commonRegisterClass' data-type='DecodeStatus DecodeGPR64commonRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64commonRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="393Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="393Inst" data-ref-filename="393Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="394RegNo" title='RegNo' data-type='unsigned int' data-ref="394RegNo" data-ref-filename="394RegNo">RegNo</dfn>,</td></tr>
<tr><th id="443">443</th><td>                                                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="395Addr" title='Addr' data-type='uint64_t' data-ref="395Addr" data-ref-filename="395Addr">Addr</dfn>,</td></tr>
<tr><th id="444">444</th><td>                                                   <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="396Decoder" title='Decoder' data-type='const void *' data-ref="396Decoder" data-ref-filename="396Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="445">445</th><td>  <b>if</b> (<a class="local col4 ref" href="#394RegNo" title='RegNo' data-ref="394RegNo" data-ref-filename="394RegNo">RegNo</a> &gt; <var>30</var>)</td></tr>
<tr><th id="446">446</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="397Register" title='Register' data-type='unsigned int' data-ref="397Register" data-ref-filename="397Register">Register</dfn> = <a class="tu ref" href="#GPR64DecoderTable" title='GPR64DecoderTable' data-use='r' data-ref="GPR64DecoderTable" data-ref-filename="GPR64DecoderTable">GPR64DecoderTable</a>[<a class="local col4 ref" href="#394RegNo" title='RegNo' data-ref="394RegNo" data-ref-filename="394RegNo">RegNo</a>];</td></tr>
<tr><th id="449">449</th><td>  <a class="local col3 ref" href="#393Inst" title='Inst' data-ref="393Inst" data-ref-filename="393Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#397Register" title='Register' data-ref="397Register" data-ref-filename="397Register">Register</a>));</td></tr>
<tr><th id="450">450</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="451">451</th><td>}</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-type='DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="398Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="398Inst" data-ref-filename="398Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="399RegNo" title='RegNo' data-type='unsigned int' data-ref="399RegNo" data-ref-filename="399RegNo">RegNo</dfn>,</td></tr>
<tr><th id="454">454</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="400Addr" title='Addr' data-type='uint64_t' data-ref="400Addr" data-ref-filename="400Addr">Addr</dfn>,</td></tr>
<tr><th id="455">455</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="401Decoder" title='Decoder' data-type='const void *' data-ref="401Decoder" data-ref-filename="401Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="456">456</th><td>  <b>if</b> (<a class="local col9 ref" href="#399RegNo" title='RegNo' data-ref="399RegNo" data-ref-filename="399RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="457">457</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="402Register" title='Register' data-type='unsigned int' data-ref="402Register" data-ref-filename="402Register">Register</dfn> = <a class="tu ref" href="#GPR64DecoderTable" title='GPR64DecoderTable' data-use='r' data-ref="GPR64DecoderTable" data-ref-filename="GPR64DecoderTable">GPR64DecoderTable</a>[<a class="local col9 ref" href="#399RegNo" title='RegNo' data-ref="399RegNo" data-ref-filename="399RegNo">RegNo</a>];</td></tr>
<tr><th id="460">460</th><td>  <a class="local col8 ref" href="#398Inst" title='Inst' data-ref="398Inst" data-ref-filename="398Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col2 ref" href="#402Register" title='Register' data-ref="402Register" data-ref-filename="402Register">Register</a>));</td></tr>
<tr><th id="461">461</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="462">462</th><td>}</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="GPR64x8DecoderTable" title='GPR64x8DecoderTable' data-type='const unsigned int [12]' data-ref="GPR64x8DecoderTable" data-ref-filename="GPR64x8DecoderTable">GPR64x8DecoderTable</dfn>[] = {</td></tr>
<tr><th id="465">465</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X0_X1_X2_X3_X4_X5_X6_X7" title='llvm::AArch64::X0_X1_X2_X3_X4_X5_X6_X7' data-ref="llvm::AArch64::X0_X1_X2_X3_X4_X5_X6_X7" data-ref-filename="llvm..AArch64..X0_X1_X2_X3_X4_X5_X6_X7">X0_X1_X2_X3_X4_X5_X6_X7</a>,</td></tr>
<tr><th id="466">466</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X2_X3_X4_X5_X6_X7_X8_X9" title='llvm::AArch64::X2_X3_X4_X5_X6_X7_X8_X9' data-ref="llvm::AArch64::X2_X3_X4_X5_X6_X7_X8_X9" data-ref-filename="llvm..AArch64..X2_X3_X4_X5_X6_X7_X8_X9">X2_X3_X4_X5_X6_X7_X8_X9</a>,</td></tr>
<tr><th id="467">467</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X4_X5_X6_X7_X8_X9_X10_X11" title='llvm::AArch64::X4_X5_X6_X7_X8_X9_X10_X11' data-ref="llvm::AArch64::X4_X5_X6_X7_X8_X9_X10_X11" data-ref-filename="llvm..AArch64..X4_X5_X6_X7_X8_X9_X10_X11">X4_X5_X6_X7_X8_X9_X10_X11</a>,</td></tr>
<tr><th id="468">468</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X6_X7_X8_X9_X10_X11_X12_X13" title='llvm::AArch64::X6_X7_X8_X9_X10_X11_X12_X13' data-ref="llvm::AArch64::X6_X7_X8_X9_X10_X11_X12_X13" data-ref-filename="llvm..AArch64..X6_X7_X8_X9_X10_X11_X12_X13">X6_X7_X8_X9_X10_X11_X12_X13</a>,</td></tr>
<tr><th id="469">469</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X8_X9_X10_X11_X12_X13_X14_X15" title='llvm::AArch64::X8_X9_X10_X11_X12_X13_X14_X15' data-ref="llvm::AArch64::X8_X9_X10_X11_X12_X13_X14_X15" data-ref-filename="llvm..AArch64..X8_X9_X10_X11_X12_X13_X14_X15">X8_X9_X10_X11_X12_X13_X14_X15</a>,</td></tr>
<tr><th id="470">470</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X10_X11_X12_X13_X14_X15_X16_X17" title='llvm::AArch64::X10_X11_X12_X13_X14_X15_X16_X17' data-ref="llvm::AArch64::X10_X11_X12_X13_X14_X15_X16_X17" data-ref-filename="llvm..AArch64..X10_X11_X12_X13_X14_X15_X16_X17">X10_X11_X12_X13_X14_X15_X16_X17</a>,</td></tr>
<tr><th id="471">471</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X12_X13_X14_X15_X16_X17_X18_X19" title='llvm::AArch64::X12_X13_X14_X15_X16_X17_X18_X19' data-ref="llvm::AArch64::X12_X13_X14_X15_X16_X17_X18_X19" data-ref-filename="llvm..AArch64..X12_X13_X14_X15_X16_X17_X18_X19">X12_X13_X14_X15_X16_X17_X18_X19</a>,</td></tr>
<tr><th id="472">472</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X14_X15_X16_X17_X18_X19_X20_X21" title='llvm::AArch64::X14_X15_X16_X17_X18_X19_X20_X21' data-ref="llvm::AArch64::X14_X15_X16_X17_X18_X19_X20_X21" data-ref-filename="llvm..AArch64..X14_X15_X16_X17_X18_X19_X20_X21">X14_X15_X16_X17_X18_X19_X20_X21</a>,</td></tr>
<tr><th id="473">473</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X16_X17_X18_X19_X20_X21_X22_X23" title='llvm::AArch64::X16_X17_X18_X19_X20_X21_X22_X23' data-ref="llvm::AArch64::X16_X17_X18_X19_X20_X21_X22_X23" data-ref-filename="llvm..AArch64..X16_X17_X18_X19_X20_X21_X22_X23">X16_X17_X18_X19_X20_X21_X22_X23</a>,</td></tr>
<tr><th id="474">474</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X18_X19_X20_X21_X22_X23_X24_X25" title='llvm::AArch64::X18_X19_X20_X21_X22_X23_X24_X25' data-ref="llvm::AArch64::X18_X19_X20_X21_X22_X23_X24_X25" data-ref-filename="llvm..AArch64..X18_X19_X20_X21_X22_X23_X24_X25">X18_X19_X20_X21_X22_X23_X24_X25</a>,</td></tr>
<tr><th id="475">475</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X20_X21_X22_X23_X24_X25_X26_X27" title='llvm::AArch64::X20_X21_X22_X23_X24_X25_X26_X27' data-ref="llvm::AArch64::X20_X21_X22_X23_X24_X25_X26_X27" data-ref-filename="llvm..AArch64..X20_X21_X22_X23_X24_X25_X26_X27">X20_X21_X22_X23_X24_X25_X26_X27</a>,</td></tr>
<tr><th id="476">476</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X22_X23_X24_X25_X26_X27_X28_FP" title='llvm::AArch64::X22_X23_X24_X25_X26_X27_X28_FP' data-ref="llvm::AArch64::X22_X23_X24_X25_X26_X27_X28_FP" data-ref-filename="llvm..AArch64..X22_X23_X24_X25_X26_X27_X28_FP">X22_X23_X24_X25_X26_X27_X28_FP</a>,</td></tr>
<tr><th id="477">477</th><td>};</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL31DecodeGPR64x8ClassRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64x8ClassRegisterClass' data-type='DecodeStatus DecodeGPR64x8ClassRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL31DecodeGPR64x8ClassRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL31DecodeGPR64x8ClassRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64x8ClassRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="403Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="403Inst" data-ref-filename="403Inst">Inst</dfn>,</td></tr>
<tr><th id="480">480</th><td>                                                    <em>unsigned</em> <dfn class="local col4 decl" id="404RegNo" title='RegNo' data-type='unsigned int' data-ref="404RegNo" data-ref-filename="404RegNo">RegNo</dfn>,</td></tr>
<tr><th id="481">481</th><td>                                                    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="405Address" title='Address' data-type='uint64_t' data-ref="405Address" data-ref-filename="405Address">Address</dfn>,</td></tr>
<tr><th id="482">482</th><td>                                                    <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="406Decoder" title='Decoder' data-type='const void *' data-ref="406Decoder" data-ref-filename="406Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="483">483</th><td>  <b>if</b> (<a class="local col4 ref" href="#404RegNo" title='RegNo' data-ref="404RegNo" data-ref-filename="404RegNo">RegNo</a> &gt; <var>22</var>)</td></tr>
<tr><th id="484">484</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="485">485</th><td>  <b>if</b> (<a class="local col4 ref" href="#404RegNo" title='RegNo' data-ref="404RegNo" data-ref-filename="404RegNo">RegNo</a> &amp; <var>1</var>)</td></tr>
<tr><th id="486">486</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="407Register" title='Register' data-type='unsigned int' data-ref="407Register" data-ref-filename="407Register">Register</dfn> = <a class="tu ref" href="#GPR64x8DecoderTable" title='GPR64x8DecoderTable' data-use='r' data-ref="GPR64x8DecoderTable" data-ref-filename="GPR64x8DecoderTable">GPR64x8DecoderTable</a>[<a class="local col4 ref" href="#404RegNo" title='RegNo' data-ref="404RegNo" data-ref-filename="404RegNo">RegNo</a> &gt;&gt; <var>1</var>];</td></tr>
<tr><th id="489">489</th><td>  <a class="local col3 ref" href="#403Inst" title='Inst' data-ref="403Inst" data-ref-filename="403Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#407Register" title='Register' data-ref="407Register" data-ref-filename="407Register">Register</a>));</td></tr>
<tr><th id="490">490</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="491">491</th><td>}</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-type='DecodeStatus DecodeGPR64spRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="408Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="408Inst" data-ref-filename="408Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="409RegNo" title='RegNo' data-type='unsigned int' data-ref="409RegNo" data-ref-filename="409RegNo">RegNo</dfn>,</td></tr>
<tr><th id="494">494</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="410Addr" title='Addr' data-type='uint64_t' data-ref="410Addr" data-ref-filename="410Addr">Addr</dfn>,</td></tr>
<tr><th id="495">495</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="411Decoder" title='Decoder' data-type='const void *' data-ref="411Decoder" data-ref-filename="411Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="496">496</th><td>  <b>if</b> (<a class="local col9 ref" href="#409RegNo" title='RegNo' data-ref="409RegNo" data-ref-filename="409RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="497">497</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="498">498</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="412Register" title='Register' data-type='unsigned int' data-ref="412Register" data-ref-filename="412Register">Register</dfn> = <a class="tu ref" href="#GPR64DecoderTable" title='GPR64DecoderTable' data-use='r' data-ref="GPR64DecoderTable" data-ref-filename="GPR64DecoderTable">GPR64DecoderTable</a>[<a class="local col9 ref" href="#409RegNo" title='RegNo' data-ref="409RegNo" data-ref-filename="409RegNo">RegNo</a>];</td></tr>
<tr><th id="499">499</th><td>  <b>if</b> (<a class="local col2 ref" href="#412Register" title='Register' data-ref="412Register" data-ref-filename="412Register">Register</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>)</td></tr>
<tr><th id="500">500</th><td>    <a class="local col2 ref" href="#412Register" title='Register' data-ref="412Register" data-ref-filename="412Register">Register</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>;</td></tr>
<tr><th id="501">501</th><td>  <a class="local col8 ref" href="#408Inst" title='Inst' data-ref="408Inst" data-ref-filename="408Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col2 ref" href="#412Register" title='Register' data-ref="412Register" data-ref-filename="412Register">Register</a>));</td></tr>
<tr><th id="502">502</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="503">503</th><td>}</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="GPR32DecoderTable" title='GPR32DecoderTable' data-type='const unsigned int [32]' data-ref="GPR32DecoderTable" data-ref-filename="GPR32DecoderTable">GPR32DecoderTable</dfn>[] = {</td></tr>
<tr><th id="506">506</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W0" title='llvm::AArch64::W0' data-ref="llvm::AArch64::W0" data-ref-filename="llvm..AArch64..W0">W0</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W1" title='llvm::AArch64::W1' data-ref="llvm::AArch64::W1" data-ref-filename="llvm..AArch64..W1">W1</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W2" title='llvm::AArch64::W2' data-ref="llvm::AArch64::W2" data-ref-filename="llvm..AArch64..W2">W2</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W3" title='llvm::AArch64::W3' data-ref="llvm::AArch64::W3" data-ref-filename="llvm..AArch64..W3">W3</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W4" title='llvm::AArch64::W4' data-ref="llvm::AArch64::W4" data-ref-filename="llvm..AArch64..W4">W4</a>,</td></tr>
<tr><th id="507">507</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W5" title='llvm::AArch64::W5' data-ref="llvm::AArch64::W5" data-ref-filename="llvm..AArch64..W5">W5</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W6" title='llvm::AArch64::W6' data-ref="llvm::AArch64::W6" data-ref-filename="llvm..AArch64..W6">W6</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W7" title='llvm::AArch64::W7' data-ref="llvm::AArch64::W7" data-ref-filename="llvm..AArch64..W7">W7</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W8" title='llvm::AArch64::W8' data-ref="llvm::AArch64::W8" data-ref-filename="llvm..AArch64..W8">W8</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W9" title='llvm::AArch64::W9' data-ref="llvm::AArch64::W9" data-ref-filename="llvm..AArch64..W9">W9</a>,</td></tr>
<tr><th id="508">508</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W10" title='llvm::AArch64::W10' data-ref="llvm::AArch64::W10" data-ref-filename="llvm..AArch64..W10">W10</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W11" title='llvm::AArch64::W11' data-ref="llvm::AArch64::W11" data-ref-filename="llvm..AArch64..W11">W11</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W12" title='llvm::AArch64::W12' data-ref="llvm::AArch64::W12" data-ref-filename="llvm..AArch64..W12">W12</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W13" title='llvm::AArch64::W13' data-ref="llvm::AArch64::W13" data-ref-filename="llvm..AArch64..W13">W13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W14" title='llvm::AArch64::W14' data-ref="llvm::AArch64::W14" data-ref-filename="llvm..AArch64..W14">W14</a>,</td></tr>
<tr><th id="509">509</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W15" title='llvm::AArch64::W15' data-ref="llvm::AArch64::W15" data-ref-filename="llvm..AArch64..W15">W15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W16" title='llvm::AArch64::W16' data-ref="llvm::AArch64::W16" data-ref-filename="llvm..AArch64..W16">W16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W17" title='llvm::AArch64::W17' data-ref="llvm::AArch64::W17" data-ref-filename="llvm..AArch64..W17">W17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W18" title='llvm::AArch64::W18' data-ref="llvm::AArch64::W18" data-ref-filename="llvm..AArch64..W18">W18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W19" title='llvm::AArch64::W19' data-ref="llvm::AArch64::W19" data-ref-filename="llvm..AArch64..W19">W19</a>,</td></tr>
<tr><th id="510">510</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W20" title='llvm::AArch64::W20' data-ref="llvm::AArch64::W20" data-ref-filename="llvm..AArch64..W20">W20</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W21" title='llvm::AArch64::W21' data-ref="llvm::AArch64::W21" data-ref-filename="llvm..AArch64..W21">W21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W22" title='llvm::AArch64::W22' data-ref="llvm::AArch64::W22" data-ref-filename="llvm..AArch64..W22">W22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W23" title='llvm::AArch64::W23' data-ref="llvm::AArch64::W23" data-ref-filename="llvm..AArch64..W23">W23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W24" title='llvm::AArch64::W24' data-ref="llvm::AArch64::W24" data-ref-filename="llvm..AArch64..W24">W24</a>,</td></tr>
<tr><th id="511">511</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W25" title='llvm::AArch64::W25' data-ref="llvm::AArch64::W25" data-ref-filename="llvm..AArch64..W25">W25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W26" title='llvm::AArch64::W26' data-ref="llvm::AArch64::W26" data-ref-filename="llvm..AArch64..W26">W26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W27" title='llvm::AArch64::W27' data-ref="llvm::AArch64::W27" data-ref-filename="llvm..AArch64..W27">W27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W28" title='llvm::AArch64::W28' data-ref="llvm::AArch64::W28" data-ref-filename="llvm..AArch64..W28">W28</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W29" title='llvm::AArch64::W29' data-ref="llvm::AArch64::W29" data-ref-filename="llvm..AArch64..W29">W29</a>,</td></tr>
<tr><th id="512">512</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W30" title='llvm::AArch64::W30' data-ref="llvm::AArch64::W30" data-ref-filename="llvm..AArch64..W30">W30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a></td></tr>
<tr><th id="513">513</th><td>};</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-type='DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="413Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="413Inst" data-ref-filename="413Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="414RegNo" title='RegNo' data-type='unsigned int' data-ref="414RegNo" data-ref-filename="414RegNo">RegNo</dfn>,</td></tr>
<tr><th id="516">516</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="415Addr" title='Addr' data-type='uint64_t' data-ref="415Addr" data-ref-filename="415Addr">Addr</dfn>,</td></tr>
<tr><th id="517">517</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="416Decoder" title='Decoder' data-type='const void *' data-ref="416Decoder" data-ref-filename="416Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="518">518</th><td>  <b>if</b> (<a class="local col4 ref" href="#414RegNo" title='RegNo' data-ref="414RegNo" data-ref-filename="414RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="519">519</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="417Register" title='Register' data-type='unsigned int' data-ref="417Register" data-ref-filename="417Register">Register</dfn> = <a class="tu ref" href="#GPR32DecoderTable" title='GPR32DecoderTable' data-use='r' data-ref="GPR32DecoderTable" data-ref-filename="GPR32DecoderTable">GPR32DecoderTable</a>[<a class="local col4 ref" href="#414RegNo" title='RegNo' data-ref="414RegNo" data-ref-filename="414RegNo">RegNo</a>];</td></tr>
<tr><th id="522">522</th><td>  <a class="local col3 ref" href="#413Inst" title='Inst' data-ref="413Inst" data-ref-filename="413Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#417Register" title='Register' data-ref="417Register" data-ref-filename="417Register">Register</a>));</td></tr>
<tr><th id="523">523</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="524">524</th><td>}</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32spRegisterClass' data-type='DecodeStatus DecodeGPR32spRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32spRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="418Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="418Inst" data-ref-filename="418Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="419RegNo" title='RegNo' data-type='unsigned int' data-ref="419RegNo" data-ref-filename="419RegNo">RegNo</dfn>,</td></tr>
<tr><th id="527">527</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="420Addr" title='Addr' data-type='uint64_t' data-ref="420Addr" data-ref-filename="420Addr">Addr</dfn>,</td></tr>
<tr><th id="528">528</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="421Decoder" title='Decoder' data-type='const void *' data-ref="421Decoder" data-ref-filename="421Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="529">529</th><td>  <b>if</b> (<a class="local col9 ref" href="#419RegNo" title='RegNo' data-ref="419RegNo" data-ref-filename="419RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="530">530</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="422Register" title='Register' data-type='unsigned int' data-ref="422Register" data-ref-filename="422Register">Register</dfn> = <a class="tu ref" href="#GPR32DecoderTable" title='GPR32DecoderTable' data-use='r' data-ref="GPR32DecoderTable" data-ref-filename="GPR32DecoderTable">GPR32DecoderTable</a>[<a class="local col9 ref" href="#419RegNo" title='RegNo' data-ref="419RegNo" data-ref-filename="419RegNo">RegNo</a>];</td></tr>
<tr><th id="533">533</th><td>  <b>if</b> (<a class="local col2 ref" href="#422Register" title='Register' data-ref="422Register" data-ref-filename="422Register">Register</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>)</td></tr>
<tr><th id="534">534</th><td>    <a class="local col2 ref" href="#422Register" title='Register' data-ref="422Register" data-ref-filename="422Register">Register</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WSP" title='llvm::AArch64::WSP' data-ref="llvm::AArch64::WSP" data-ref-filename="llvm..AArch64..WSP">WSP</a>;</td></tr>
<tr><th id="535">535</th><td>  <a class="local col8 ref" href="#418Inst" title='Inst' data-ref="418Inst" data-ref-filename="418Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col2 ref" href="#422Register" title='Register' data-ref="422Register" data-ref-filename="422Register">Register</a>));</td></tr>
<tr><th id="536">536</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="537">537</th><td>}</td></tr>
<tr><th id="538">538</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="ZPRDecoderTable" title='ZPRDecoderTable' data-type='const unsigned int [32]' data-ref="ZPRDecoderTable" data-ref-filename="ZPRDecoderTable">ZPRDecoderTable</dfn>[] = {</td></tr>
<tr><th id="539">539</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z0" title='llvm::AArch64::Z0' data-ref="llvm::AArch64::Z0" data-ref-filename="llvm..AArch64..Z0">Z0</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z1" title='llvm::AArch64::Z1' data-ref="llvm::AArch64::Z1" data-ref-filename="llvm..AArch64..Z1">Z1</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z2" title='llvm::AArch64::Z2' data-ref="llvm::AArch64::Z2" data-ref-filename="llvm..AArch64..Z2">Z2</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z3" title='llvm::AArch64::Z3' data-ref="llvm::AArch64::Z3" data-ref-filename="llvm..AArch64..Z3">Z3</a>,</td></tr>
<tr><th id="540">540</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z4" title='llvm::AArch64::Z4' data-ref="llvm::AArch64::Z4" data-ref-filename="llvm..AArch64..Z4">Z4</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z5" title='llvm::AArch64::Z5' data-ref="llvm::AArch64::Z5" data-ref-filename="llvm..AArch64..Z5">Z5</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z6" title='llvm::AArch64::Z6' data-ref="llvm::AArch64::Z6" data-ref-filename="llvm..AArch64..Z6">Z6</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z7" title='llvm::AArch64::Z7' data-ref="llvm::AArch64::Z7" data-ref-filename="llvm..AArch64..Z7">Z7</a>,</td></tr>
<tr><th id="541">541</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z8" title='llvm::AArch64::Z8' data-ref="llvm::AArch64::Z8" data-ref-filename="llvm..AArch64..Z8">Z8</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z9" title='llvm::AArch64::Z9' data-ref="llvm::AArch64::Z9" data-ref-filename="llvm..AArch64..Z9">Z9</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z10" title='llvm::AArch64::Z10' data-ref="llvm::AArch64::Z10" data-ref-filename="llvm..AArch64..Z10">Z10</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z11" title='llvm::AArch64::Z11' data-ref="llvm::AArch64::Z11" data-ref-filename="llvm..AArch64..Z11">Z11</a>,</td></tr>
<tr><th id="542">542</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z12" title='llvm::AArch64::Z12' data-ref="llvm::AArch64::Z12" data-ref-filename="llvm..AArch64..Z12">Z12</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z13" title='llvm::AArch64::Z13' data-ref="llvm::AArch64::Z13" data-ref-filename="llvm..AArch64..Z13">Z13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z14" title='llvm::AArch64::Z14' data-ref="llvm::AArch64::Z14" data-ref-filename="llvm..AArch64..Z14">Z14</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z15" title='llvm::AArch64::Z15' data-ref="llvm::AArch64::Z15" data-ref-filename="llvm..AArch64..Z15">Z15</a>,</td></tr>
<tr><th id="543">543</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z16" title='llvm::AArch64::Z16' data-ref="llvm::AArch64::Z16" data-ref-filename="llvm..AArch64..Z16">Z16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z17" title='llvm::AArch64::Z17' data-ref="llvm::AArch64::Z17" data-ref-filename="llvm..AArch64..Z17">Z17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z18" title='llvm::AArch64::Z18' data-ref="llvm::AArch64::Z18" data-ref-filename="llvm..AArch64..Z18">Z18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z19" title='llvm::AArch64::Z19' data-ref="llvm::AArch64::Z19" data-ref-filename="llvm..AArch64..Z19">Z19</a>,</td></tr>
<tr><th id="544">544</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z20" title='llvm::AArch64::Z20' data-ref="llvm::AArch64::Z20" data-ref-filename="llvm..AArch64..Z20">Z20</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z21" title='llvm::AArch64::Z21' data-ref="llvm::AArch64::Z21" data-ref-filename="llvm..AArch64..Z21">Z21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z22" title='llvm::AArch64::Z22' data-ref="llvm::AArch64::Z22" data-ref-filename="llvm..AArch64..Z22">Z22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z23" title='llvm::AArch64::Z23' data-ref="llvm::AArch64::Z23" data-ref-filename="llvm..AArch64..Z23">Z23</a>,</td></tr>
<tr><th id="545">545</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z24" title='llvm::AArch64::Z24' data-ref="llvm::AArch64::Z24" data-ref-filename="llvm..AArch64..Z24">Z24</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z25" title='llvm::AArch64::Z25' data-ref="llvm::AArch64::Z25" data-ref-filename="llvm..AArch64..Z25">Z25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z26" title='llvm::AArch64::Z26' data-ref="llvm::AArch64::Z26" data-ref-filename="llvm..AArch64..Z26">Z26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z27" title='llvm::AArch64::Z27' data-ref="llvm::AArch64::Z27" data-ref-filename="llvm..AArch64..Z27">Z27</a>,</td></tr>
<tr><th id="546">546</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z28" title='llvm::AArch64::Z28' data-ref="llvm::AArch64::Z28" data-ref-filename="llvm..AArch64..Z28">Z28</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z29" title='llvm::AArch64::Z29' data-ref="llvm::AArch64::Z29" data-ref-filename="llvm..AArch64..Z29">Z29</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z30" title='llvm::AArch64::Z30' data-ref="llvm::AArch64::Z30" data-ref-filename="llvm..AArch64..Z30">Z30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z31" title='llvm::AArch64::Z31' data-ref="llvm::AArch64::Z31" data-ref-filename="llvm..AArch64..Z31">Z31</a></td></tr>
<tr><th id="547">547</th><td>};</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPRRegisterClass' data-type='DecodeStatus DecodeZPRRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv">DecodeZPRRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="423Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="423Inst" data-ref-filename="423Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="424RegNo" title='RegNo' data-type='unsigned int' data-ref="424RegNo" data-ref-filename="424RegNo">RegNo</dfn>,</td></tr>
<tr><th id="550">550</th><td>                                           <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="425Address" title='Address' data-type='uint64_t' data-ref="425Address" data-ref-filename="425Address">Address</dfn>,</td></tr>
<tr><th id="551">551</th><td>                                           <em>const</em> <em>void</em>* <dfn class="local col6 decl" id="426Decoder" title='Decoder' data-type='const void *' data-ref="426Decoder" data-ref-filename="426Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="552">552</th><td>  <b>if</b> (<a class="local col4 ref" href="#424RegNo" title='RegNo' data-ref="424RegNo" data-ref-filename="424RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="553">553</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="427Register" title='Register' data-type='unsigned int' data-ref="427Register" data-ref-filename="427Register">Register</dfn> = <a class="tu ref" href="#ZPRDecoderTable" title='ZPRDecoderTable' data-use='r' data-ref="ZPRDecoderTable" data-ref-filename="ZPRDecoderTable">ZPRDecoderTable</a>[<a class="local col4 ref" href="#424RegNo" title='RegNo' data-ref="424RegNo" data-ref-filename="424RegNo">RegNo</a>];</td></tr>
<tr><th id="556">556</th><td>  <a class="local col3 ref" href="#423Inst" title='Inst' data-ref="423Inst" data-ref-filename="423Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#427Register" title='Register' data-ref="427Register" data-ref-filename="427Register">Register</a>));</td></tr>
<tr><th id="557">557</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="558">558</th><td>}</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPR_4bRegisterClass' data-type='DecodeStatus DecodeZPR_4bRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv">DecodeZPR_4bRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="428Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="428Inst" data-ref-filename="428Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="429RegNo" title='RegNo' data-type='unsigned int' data-ref="429RegNo" data-ref-filename="429RegNo">RegNo</dfn>,</td></tr>
<tr><th id="561">561</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="430Address" title='Address' data-type='uint64_t' data-ref="430Address" data-ref-filename="430Address">Address</dfn>,</td></tr>
<tr><th id="562">562</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="431Decoder" title='Decoder' data-type='const void *' data-ref="431Decoder" data-ref-filename="431Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="563">563</th><td>  <b>if</b> (<a class="local col9 ref" href="#429RegNo" title='RegNo' data-ref="429RegNo" data-ref-filename="429RegNo">RegNo</a> &gt; <var>15</var>)</td></tr>
<tr><th id="564">564</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="565">565</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPRRegisterClass' data-use='c' data-ref="_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv">DecodeZPRRegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#428Inst" title='Inst' data-ref="428Inst" data-ref-filename="428Inst">Inst</a></span>, <a class="local col9 ref" href="#429RegNo" title='RegNo' data-ref="429RegNo" data-ref-filename="429RegNo">RegNo</a>, <a class="local col0 ref" href="#430Address" title='Address' data-ref="430Address" data-ref-filename="430Address">Address</a>, <a class="local col1 ref" href="#431Decoder" title='Decoder' data-ref="431Decoder" data-ref-filename="431Decoder">Decoder</a>);</td></tr>
<tr><th id="566">566</th><td>}</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPR_3bRegisterClass' data-type='DecodeStatus DecodeZPR_3bRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv">DecodeZPR_3bRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="432Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="432Inst" data-ref-filename="432Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="433RegNo" title='RegNo' data-type='unsigned int' data-ref="433RegNo" data-ref-filename="433RegNo">RegNo</dfn>,</td></tr>
<tr><th id="569">569</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="434Address" title='Address' data-type='uint64_t' data-ref="434Address" data-ref-filename="434Address">Address</dfn>,</td></tr>
<tr><th id="570">570</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="435Decoder" title='Decoder' data-type='const void *' data-ref="435Decoder" data-ref-filename="435Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="571">571</th><td>  <b>if</b> (<a class="local col3 ref" href="#433RegNo" title='RegNo' data-ref="433RegNo" data-ref-filename="433RegNo">RegNo</a> &gt; <var>7</var>)</td></tr>
<tr><th id="572">572</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="573">573</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPRRegisterClass' data-use='c' data-ref="_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv">DecodeZPRRegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#432Inst" title='Inst' data-ref="432Inst" data-ref-filename="432Inst">Inst</a></span>, <a class="local col3 ref" href="#433RegNo" title='RegNo' data-ref="433RegNo" data-ref-filename="433RegNo">RegNo</a>, <a class="local col4 ref" href="#434Address" title='Address' data-ref="434Address" data-ref-filename="434Address">Address</a>, <a class="local col5 ref" href="#435Decoder" title='Decoder' data-ref="435Decoder" data-ref-filename="435Decoder">Decoder</a>);</td></tr>
<tr><th id="574">574</th><td>}</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="ZZDecoderTable" title='ZZDecoderTable' data-type='const unsigned int [32]' data-ref="ZZDecoderTable" data-ref-filename="ZZDecoderTable">ZZDecoderTable</dfn>[] = {</td></tr>
<tr><th id="577">577</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z0_Z1" title='llvm::AArch64::Z0_Z1' data-ref="llvm::AArch64::Z0_Z1" data-ref-filename="llvm..AArch64..Z0_Z1">Z0_Z1</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z1_Z2" title='llvm::AArch64::Z1_Z2' data-ref="llvm::AArch64::Z1_Z2" data-ref-filename="llvm..AArch64..Z1_Z2">Z1_Z2</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z2_Z3" title='llvm::AArch64::Z2_Z3' data-ref="llvm::AArch64::Z2_Z3" data-ref-filename="llvm..AArch64..Z2_Z3">Z2_Z3</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z3_Z4" title='llvm::AArch64::Z3_Z4' data-ref="llvm::AArch64::Z3_Z4" data-ref-filename="llvm..AArch64..Z3_Z4">Z3_Z4</a>,</td></tr>
<tr><th id="578">578</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z4_Z5" title='llvm::AArch64::Z4_Z5' data-ref="llvm::AArch64::Z4_Z5" data-ref-filename="llvm..AArch64..Z4_Z5">Z4_Z5</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z5_Z6" title='llvm::AArch64::Z5_Z6' data-ref="llvm::AArch64::Z5_Z6" data-ref-filename="llvm..AArch64..Z5_Z6">Z5_Z6</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z6_Z7" title='llvm::AArch64::Z6_Z7' data-ref="llvm::AArch64::Z6_Z7" data-ref-filename="llvm..AArch64..Z6_Z7">Z6_Z7</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z7_Z8" title='llvm::AArch64::Z7_Z8' data-ref="llvm::AArch64::Z7_Z8" data-ref-filename="llvm..AArch64..Z7_Z8">Z7_Z8</a>,</td></tr>
<tr><th id="579">579</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z8_Z9" title='llvm::AArch64::Z8_Z9' data-ref="llvm::AArch64::Z8_Z9" data-ref-filename="llvm..AArch64..Z8_Z9">Z8_Z9</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z9_Z10" title='llvm::AArch64::Z9_Z10' data-ref="llvm::AArch64::Z9_Z10" data-ref-filename="llvm..AArch64..Z9_Z10">Z9_Z10</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z10_Z11" title='llvm::AArch64::Z10_Z11' data-ref="llvm::AArch64::Z10_Z11" data-ref-filename="llvm..AArch64..Z10_Z11">Z10_Z11</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z11_Z12" title='llvm::AArch64::Z11_Z12' data-ref="llvm::AArch64::Z11_Z12" data-ref-filename="llvm..AArch64..Z11_Z12">Z11_Z12</a>,</td></tr>
<tr><th id="580">580</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z12_Z13" title='llvm::AArch64::Z12_Z13' data-ref="llvm::AArch64::Z12_Z13" data-ref-filename="llvm..AArch64..Z12_Z13">Z12_Z13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z13_Z14" title='llvm::AArch64::Z13_Z14' data-ref="llvm::AArch64::Z13_Z14" data-ref-filename="llvm..AArch64..Z13_Z14">Z13_Z14</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z14_Z15" title='llvm::AArch64::Z14_Z15' data-ref="llvm::AArch64::Z14_Z15" data-ref-filename="llvm..AArch64..Z14_Z15">Z14_Z15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z15_Z16" title='llvm::AArch64::Z15_Z16' data-ref="llvm::AArch64::Z15_Z16" data-ref-filename="llvm..AArch64..Z15_Z16">Z15_Z16</a>,</td></tr>
<tr><th id="581">581</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z16_Z17" title='llvm::AArch64::Z16_Z17' data-ref="llvm::AArch64::Z16_Z17" data-ref-filename="llvm..AArch64..Z16_Z17">Z16_Z17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z17_Z18" title='llvm::AArch64::Z17_Z18' data-ref="llvm::AArch64::Z17_Z18" data-ref-filename="llvm..AArch64..Z17_Z18">Z17_Z18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z18_Z19" title='llvm::AArch64::Z18_Z19' data-ref="llvm::AArch64::Z18_Z19" data-ref-filename="llvm..AArch64..Z18_Z19">Z18_Z19</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z19_Z20" title='llvm::AArch64::Z19_Z20' data-ref="llvm::AArch64::Z19_Z20" data-ref-filename="llvm..AArch64..Z19_Z20">Z19_Z20</a>,</td></tr>
<tr><th id="582">582</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z20_Z21" title='llvm::AArch64::Z20_Z21' data-ref="llvm::AArch64::Z20_Z21" data-ref-filename="llvm..AArch64..Z20_Z21">Z20_Z21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z21_Z22" title='llvm::AArch64::Z21_Z22' data-ref="llvm::AArch64::Z21_Z22" data-ref-filename="llvm..AArch64..Z21_Z22">Z21_Z22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z22_Z23" title='llvm::AArch64::Z22_Z23' data-ref="llvm::AArch64::Z22_Z23" data-ref-filename="llvm..AArch64..Z22_Z23">Z22_Z23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z23_Z24" title='llvm::AArch64::Z23_Z24' data-ref="llvm::AArch64::Z23_Z24" data-ref-filename="llvm..AArch64..Z23_Z24">Z23_Z24</a>,</td></tr>
<tr><th id="583">583</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z24_Z25" title='llvm::AArch64::Z24_Z25' data-ref="llvm::AArch64::Z24_Z25" data-ref-filename="llvm..AArch64..Z24_Z25">Z24_Z25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z25_Z26" title='llvm::AArch64::Z25_Z26' data-ref="llvm::AArch64::Z25_Z26" data-ref-filename="llvm..AArch64..Z25_Z26">Z25_Z26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z26_Z27" title='llvm::AArch64::Z26_Z27' data-ref="llvm::AArch64::Z26_Z27" data-ref-filename="llvm..AArch64..Z26_Z27">Z26_Z27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z27_Z28" title='llvm::AArch64::Z27_Z28' data-ref="llvm::AArch64::Z27_Z28" data-ref-filename="llvm..AArch64..Z27_Z28">Z27_Z28</a>,</td></tr>
<tr><th id="584">584</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z28_Z29" title='llvm::AArch64::Z28_Z29' data-ref="llvm::AArch64::Z28_Z29" data-ref-filename="llvm..AArch64..Z28_Z29">Z28_Z29</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z29_Z30" title='llvm::AArch64::Z29_Z30' data-ref="llvm::AArch64::Z29_Z30" data-ref-filename="llvm..AArch64..Z29_Z30">Z29_Z30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z30_Z31" title='llvm::AArch64::Z30_Z31' data-ref="llvm::AArch64::Z30_Z31" data-ref-filename="llvm..AArch64..Z30_Z31">Z30_Z31</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z31_Z0" title='llvm::AArch64::Z31_Z0' data-ref="llvm::AArch64::Z31_Z0" data-ref-filename="llvm..AArch64..Z31_Z0">Z31_Z0</a></td></tr>
<tr><th id="585">585</th><td>};</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPR2RegisterClass' data-type='DecodeStatus DecodeZPR2RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv">DecodeZPR2RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="436Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="436Inst" data-ref-filename="436Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="437RegNo" title='RegNo' data-type='unsigned int' data-ref="437RegNo" data-ref-filename="437RegNo">RegNo</dfn>,</td></tr>
<tr><th id="588">588</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="438Address" title='Address' data-type='uint64_t' data-ref="438Address" data-ref-filename="438Address">Address</dfn>,</td></tr>
<tr><th id="589">589</th><td>                                            <em>const</em> <em>void</em>* <dfn class="local col9 decl" id="439Decoder" title='Decoder' data-type='const void *' data-ref="439Decoder" data-ref-filename="439Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="590">590</th><td>  <b>if</b> (<a class="local col7 ref" href="#437RegNo" title='RegNo' data-ref="437RegNo" data-ref-filename="437RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="591">591</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="592">592</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="440Register" title='Register' data-type='unsigned int' data-ref="440Register" data-ref-filename="440Register">Register</dfn> = <a class="tu ref" href="#ZZDecoderTable" title='ZZDecoderTable' data-use='r' data-ref="ZZDecoderTable" data-ref-filename="ZZDecoderTable">ZZDecoderTable</a>[<a class="local col7 ref" href="#437RegNo" title='RegNo' data-ref="437RegNo" data-ref-filename="437RegNo">RegNo</a>];</td></tr>
<tr><th id="593">593</th><td>  <a class="local col6 ref" href="#436Inst" title='Inst' data-ref="436Inst" data-ref-filename="436Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col0 ref" href="#440Register" title='Register' data-ref="440Register" data-ref-filename="440Register">Register</a>));</td></tr>
<tr><th id="594">594</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="595">595</th><td>}</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="ZZZDecoderTable" title='ZZZDecoderTable' data-type='const unsigned int [32]' data-ref="ZZZDecoderTable" data-ref-filename="ZZZDecoderTable">ZZZDecoderTable</dfn>[] = {</td></tr>
<tr><th id="598">598</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z0_Z1_Z2" title='llvm::AArch64::Z0_Z1_Z2' data-ref="llvm::AArch64::Z0_Z1_Z2" data-ref-filename="llvm..AArch64..Z0_Z1_Z2">Z0_Z1_Z2</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z1_Z2_Z3" title='llvm::AArch64::Z1_Z2_Z3' data-ref="llvm::AArch64::Z1_Z2_Z3" data-ref-filename="llvm..AArch64..Z1_Z2_Z3">Z1_Z2_Z3</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z2_Z3_Z4" title='llvm::AArch64::Z2_Z3_Z4' data-ref="llvm::AArch64::Z2_Z3_Z4" data-ref-filename="llvm..AArch64..Z2_Z3_Z4">Z2_Z3_Z4</a>,</td></tr>
<tr><th id="599">599</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z3_Z4_Z5" title='llvm::AArch64::Z3_Z4_Z5' data-ref="llvm::AArch64::Z3_Z4_Z5" data-ref-filename="llvm..AArch64..Z3_Z4_Z5">Z3_Z4_Z5</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z4_Z5_Z6" title='llvm::AArch64::Z4_Z5_Z6' data-ref="llvm::AArch64::Z4_Z5_Z6" data-ref-filename="llvm..AArch64..Z4_Z5_Z6">Z4_Z5_Z6</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z5_Z6_Z7" title='llvm::AArch64::Z5_Z6_Z7' data-ref="llvm::AArch64::Z5_Z6_Z7" data-ref-filename="llvm..AArch64..Z5_Z6_Z7">Z5_Z6_Z7</a>,</td></tr>
<tr><th id="600">600</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z6_Z7_Z8" title='llvm::AArch64::Z6_Z7_Z8' data-ref="llvm::AArch64::Z6_Z7_Z8" data-ref-filename="llvm..AArch64..Z6_Z7_Z8">Z6_Z7_Z8</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z7_Z8_Z9" title='llvm::AArch64::Z7_Z8_Z9' data-ref="llvm::AArch64::Z7_Z8_Z9" data-ref-filename="llvm..AArch64..Z7_Z8_Z9">Z7_Z8_Z9</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z8_Z9_Z10" title='llvm::AArch64::Z8_Z9_Z10' data-ref="llvm::AArch64::Z8_Z9_Z10" data-ref-filename="llvm..AArch64..Z8_Z9_Z10">Z8_Z9_Z10</a>,</td></tr>
<tr><th id="601">601</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z9_Z10_Z11" title='llvm::AArch64::Z9_Z10_Z11' data-ref="llvm::AArch64::Z9_Z10_Z11" data-ref-filename="llvm..AArch64..Z9_Z10_Z11">Z9_Z10_Z11</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z10_Z11_Z12" title='llvm::AArch64::Z10_Z11_Z12' data-ref="llvm::AArch64::Z10_Z11_Z12" data-ref-filename="llvm..AArch64..Z10_Z11_Z12">Z10_Z11_Z12</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z11_Z12_Z13" title='llvm::AArch64::Z11_Z12_Z13' data-ref="llvm::AArch64::Z11_Z12_Z13" data-ref-filename="llvm..AArch64..Z11_Z12_Z13">Z11_Z12_Z13</a>,</td></tr>
<tr><th id="602">602</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z12_Z13_Z14" title='llvm::AArch64::Z12_Z13_Z14' data-ref="llvm::AArch64::Z12_Z13_Z14" data-ref-filename="llvm..AArch64..Z12_Z13_Z14">Z12_Z13_Z14</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z13_Z14_Z15" title='llvm::AArch64::Z13_Z14_Z15' data-ref="llvm::AArch64::Z13_Z14_Z15" data-ref-filename="llvm..AArch64..Z13_Z14_Z15">Z13_Z14_Z15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z14_Z15_Z16" title='llvm::AArch64::Z14_Z15_Z16' data-ref="llvm::AArch64::Z14_Z15_Z16" data-ref-filename="llvm..AArch64..Z14_Z15_Z16">Z14_Z15_Z16</a>,</td></tr>
<tr><th id="603">603</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z15_Z16_Z17" title='llvm::AArch64::Z15_Z16_Z17' data-ref="llvm::AArch64::Z15_Z16_Z17" data-ref-filename="llvm..AArch64..Z15_Z16_Z17">Z15_Z16_Z17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z16_Z17_Z18" title='llvm::AArch64::Z16_Z17_Z18' data-ref="llvm::AArch64::Z16_Z17_Z18" data-ref-filename="llvm..AArch64..Z16_Z17_Z18">Z16_Z17_Z18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z17_Z18_Z19" title='llvm::AArch64::Z17_Z18_Z19' data-ref="llvm::AArch64::Z17_Z18_Z19" data-ref-filename="llvm..AArch64..Z17_Z18_Z19">Z17_Z18_Z19</a>,</td></tr>
<tr><th id="604">604</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z18_Z19_Z20" title='llvm::AArch64::Z18_Z19_Z20' data-ref="llvm::AArch64::Z18_Z19_Z20" data-ref-filename="llvm..AArch64..Z18_Z19_Z20">Z18_Z19_Z20</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z19_Z20_Z21" title='llvm::AArch64::Z19_Z20_Z21' data-ref="llvm::AArch64::Z19_Z20_Z21" data-ref-filename="llvm..AArch64..Z19_Z20_Z21">Z19_Z20_Z21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z20_Z21_Z22" title='llvm::AArch64::Z20_Z21_Z22' data-ref="llvm::AArch64::Z20_Z21_Z22" data-ref-filename="llvm..AArch64..Z20_Z21_Z22">Z20_Z21_Z22</a>,</td></tr>
<tr><th id="605">605</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z21_Z22_Z23" title='llvm::AArch64::Z21_Z22_Z23' data-ref="llvm::AArch64::Z21_Z22_Z23" data-ref-filename="llvm..AArch64..Z21_Z22_Z23">Z21_Z22_Z23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z22_Z23_Z24" title='llvm::AArch64::Z22_Z23_Z24' data-ref="llvm::AArch64::Z22_Z23_Z24" data-ref-filename="llvm..AArch64..Z22_Z23_Z24">Z22_Z23_Z24</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z23_Z24_Z25" title='llvm::AArch64::Z23_Z24_Z25' data-ref="llvm::AArch64::Z23_Z24_Z25" data-ref-filename="llvm..AArch64..Z23_Z24_Z25">Z23_Z24_Z25</a>,</td></tr>
<tr><th id="606">606</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z24_Z25_Z26" title='llvm::AArch64::Z24_Z25_Z26' data-ref="llvm::AArch64::Z24_Z25_Z26" data-ref-filename="llvm..AArch64..Z24_Z25_Z26">Z24_Z25_Z26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z25_Z26_Z27" title='llvm::AArch64::Z25_Z26_Z27' data-ref="llvm::AArch64::Z25_Z26_Z27" data-ref-filename="llvm..AArch64..Z25_Z26_Z27">Z25_Z26_Z27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z26_Z27_Z28" title='llvm::AArch64::Z26_Z27_Z28' data-ref="llvm::AArch64::Z26_Z27_Z28" data-ref-filename="llvm..AArch64..Z26_Z27_Z28">Z26_Z27_Z28</a>,</td></tr>
<tr><th id="607">607</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z27_Z28_Z29" title='llvm::AArch64::Z27_Z28_Z29' data-ref="llvm::AArch64::Z27_Z28_Z29" data-ref-filename="llvm..AArch64..Z27_Z28_Z29">Z27_Z28_Z29</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z28_Z29_Z30" title='llvm::AArch64::Z28_Z29_Z30' data-ref="llvm::AArch64::Z28_Z29_Z30" data-ref-filename="llvm..AArch64..Z28_Z29_Z30">Z28_Z29_Z30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z29_Z30_Z31" title='llvm::AArch64::Z29_Z30_Z31' data-ref="llvm::AArch64::Z29_Z30_Z31" data-ref-filename="llvm..AArch64..Z29_Z30_Z31">Z29_Z30_Z31</a>,</td></tr>
<tr><th id="608">608</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z30_Z31_Z0" title='llvm::AArch64::Z30_Z31_Z0' data-ref="llvm::AArch64::Z30_Z31_Z0" data-ref-filename="llvm..AArch64..Z30_Z31_Z0">Z30_Z31_Z0</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z31_Z0_Z1" title='llvm::AArch64::Z31_Z0_Z1' data-ref="llvm::AArch64::Z31_Z0_Z1" data-ref-filename="llvm..AArch64..Z31_Z0_Z1">Z31_Z0_Z1</a></td></tr>
<tr><th id="609">609</th><td>};</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL23DecodeZPR3RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPR3RegisterClass' data-type='DecodeStatus DecodeZPR3RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeZPR3RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeZPR3RegisterClassRN4llvm6MCInstEjmPKv">DecodeZPR3RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="441Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="441Inst" data-ref-filename="441Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="442RegNo" title='RegNo' data-type='unsigned int' data-ref="442RegNo" data-ref-filename="442RegNo">RegNo</dfn>,</td></tr>
<tr><th id="612">612</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="443Address" title='Address' data-type='uint64_t' data-ref="443Address" data-ref-filename="443Address">Address</dfn>,</td></tr>
<tr><th id="613">613</th><td>                                            <em>const</em> <em>void</em>* <dfn class="local col4 decl" id="444Decoder" title='Decoder' data-type='const void *' data-ref="444Decoder" data-ref-filename="444Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="614">614</th><td>  <b>if</b> (<a class="local col2 ref" href="#442RegNo" title='RegNo' data-ref="442RegNo" data-ref-filename="442RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="615">615</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="616">616</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="445Register" title='Register' data-type='unsigned int' data-ref="445Register" data-ref-filename="445Register">Register</dfn> = <a class="tu ref" href="#ZZZDecoderTable" title='ZZZDecoderTable' data-use='r' data-ref="ZZZDecoderTable" data-ref-filename="ZZZDecoderTable">ZZZDecoderTable</a>[<a class="local col2 ref" href="#442RegNo" title='RegNo' data-ref="442RegNo" data-ref-filename="442RegNo">RegNo</a>];</td></tr>
<tr><th id="617">617</th><td>  <a class="local col1 ref" href="#441Inst" title='Inst' data-ref="441Inst" data-ref-filename="441Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col5 ref" href="#445Register" title='Register' data-ref="445Register" data-ref-filename="445Register">Register</a>));</td></tr>
<tr><th id="618">618</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="619">619</th><td>}</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="ZZZZDecoderTable" title='ZZZZDecoderTable' data-type='const unsigned int [32]' data-ref="ZZZZDecoderTable" data-ref-filename="ZZZZDecoderTable">ZZZZDecoderTable</dfn>[] = {</td></tr>
<tr><th id="622">622</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z0_Z1_Z2_Z3" title='llvm::AArch64::Z0_Z1_Z2_Z3' data-ref="llvm::AArch64::Z0_Z1_Z2_Z3" data-ref-filename="llvm..AArch64..Z0_Z1_Z2_Z3">Z0_Z1_Z2_Z3</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z1_Z2_Z3_Z4" title='llvm::AArch64::Z1_Z2_Z3_Z4' data-ref="llvm::AArch64::Z1_Z2_Z3_Z4" data-ref-filename="llvm..AArch64..Z1_Z2_Z3_Z4">Z1_Z2_Z3_Z4</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z2_Z3_Z4_Z5" title='llvm::AArch64::Z2_Z3_Z4_Z5' data-ref="llvm::AArch64::Z2_Z3_Z4_Z5" data-ref-filename="llvm..AArch64..Z2_Z3_Z4_Z5">Z2_Z3_Z4_Z5</a>,</td></tr>
<tr><th id="623">623</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z3_Z4_Z5_Z6" title='llvm::AArch64::Z3_Z4_Z5_Z6' data-ref="llvm::AArch64::Z3_Z4_Z5_Z6" data-ref-filename="llvm..AArch64..Z3_Z4_Z5_Z6">Z3_Z4_Z5_Z6</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z4_Z5_Z6_Z7" title='llvm::AArch64::Z4_Z5_Z6_Z7' data-ref="llvm::AArch64::Z4_Z5_Z6_Z7" data-ref-filename="llvm..AArch64..Z4_Z5_Z6_Z7">Z4_Z5_Z6_Z7</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z5_Z6_Z7_Z8" title='llvm::AArch64::Z5_Z6_Z7_Z8' data-ref="llvm::AArch64::Z5_Z6_Z7_Z8" data-ref-filename="llvm..AArch64..Z5_Z6_Z7_Z8">Z5_Z6_Z7_Z8</a>,</td></tr>
<tr><th id="624">624</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z6_Z7_Z8_Z9" title='llvm::AArch64::Z6_Z7_Z8_Z9' data-ref="llvm::AArch64::Z6_Z7_Z8_Z9" data-ref-filename="llvm..AArch64..Z6_Z7_Z8_Z9">Z6_Z7_Z8_Z9</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z7_Z8_Z9_Z10" title='llvm::AArch64::Z7_Z8_Z9_Z10' data-ref="llvm::AArch64::Z7_Z8_Z9_Z10" data-ref-filename="llvm..AArch64..Z7_Z8_Z9_Z10">Z7_Z8_Z9_Z10</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z8_Z9_Z10_Z11" title='llvm::AArch64::Z8_Z9_Z10_Z11' data-ref="llvm::AArch64::Z8_Z9_Z10_Z11" data-ref-filename="llvm..AArch64..Z8_Z9_Z10_Z11">Z8_Z9_Z10_Z11</a>,</td></tr>
<tr><th id="625">625</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z9_Z10_Z11_Z12" title='llvm::AArch64::Z9_Z10_Z11_Z12' data-ref="llvm::AArch64::Z9_Z10_Z11_Z12" data-ref-filename="llvm..AArch64..Z9_Z10_Z11_Z12">Z9_Z10_Z11_Z12</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z10_Z11_Z12_Z13" title='llvm::AArch64::Z10_Z11_Z12_Z13' data-ref="llvm::AArch64::Z10_Z11_Z12_Z13" data-ref-filename="llvm..AArch64..Z10_Z11_Z12_Z13">Z10_Z11_Z12_Z13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z11_Z12_Z13_Z14" title='llvm::AArch64::Z11_Z12_Z13_Z14' data-ref="llvm::AArch64::Z11_Z12_Z13_Z14" data-ref-filename="llvm..AArch64..Z11_Z12_Z13_Z14">Z11_Z12_Z13_Z14</a>,</td></tr>
<tr><th id="626">626</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z12_Z13_Z14_Z15" title='llvm::AArch64::Z12_Z13_Z14_Z15' data-ref="llvm::AArch64::Z12_Z13_Z14_Z15" data-ref-filename="llvm..AArch64..Z12_Z13_Z14_Z15">Z12_Z13_Z14_Z15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z13_Z14_Z15_Z16" title='llvm::AArch64::Z13_Z14_Z15_Z16' data-ref="llvm::AArch64::Z13_Z14_Z15_Z16" data-ref-filename="llvm..AArch64..Z13_Z14_Z15_Z16">Z13_Z14_Z15_Z16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z14_Z15_Z16_Z17" title='llvm::AArch64::Z14_Z15_Z16_Z17' data-ref="llvm::AArch64::Z14_Z15_Z16_Z17" data-ref-filename="llvm..AArch64..Z14_Z15_Z16_Z17">Z14_Z15_Z16_Z17</a>,</td></tr>
<tr><th id="627">627</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z15_Z16_Z17_Z18" title='llvm::AArch64::Z15_Z16_Z17_Z18' data-ref="llvm::AArch64::Z15_Z16_Z17_Z18" data-ref-filename="llvm..AArch64..Z15_Z16_Z17_Z18">Z15_Z16_Z17_Z18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z16_Z17_Z18_Z19" title='llvm::AArch64::Z16_Z17_Z18_Z19' data-ref="llvm::AArch64::Z16_Z17_Z18_Z19" data-ref-filename="llvm..AArch64..Z16_Z17_Z18_Z19">Z16_Z17_Z18_Z19</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z17_Z18_Z19_Z20" title='llvm::AArch64::Z17_Z18_Z19_Z20' data-ref="llvm::AArch64::Z17_Z18_Z19_Z20" data-ref-filename="llvm..AArch64..Z17_Z18_Z19_Z20">Z17_Z18_Z19_Z20</a>,</td></tr>
<tr><th id="628">628</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z18_Z19_Z20_Z21" title='llvm::AArch64::Z18_Z19_Z20_Z21' data-ref="llvm::AArch64::Z18_Z19_Z20_Z21" data-ref-filename="llvm..AArch64..Z18_Z19_Z20_Z21">Z18_Z19_Z20_Z21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z19_Z20_Z21_Z22" title='llvm::AArch64::Z19_Z20_Z21_Z22' data-ref="llvm::AArch64::Z19_Z20_Z21_Z22" data-ref-filename="llvm..AArch64..Z19_Z20_Z21_Z22">Z19_Z20_Z21_Z22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z20_Z21_Z22_Z23" title='llvm::AArch64::Z20_Z21_Z22_Z23' data-ref="llvm::AArch64::Z20_Z21_Z22_Z23" data-ref-filename="llvm..AArch64..Z20_Z21_Z22_Z23">Z20_Z21_Z22_Z23</a>,</td></tr>
<tr><th id="629">629</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z21_Z22_Z23_Z24" title='llvm::AArch64::Z21_Z22_Z23_Z24' data-ref="llvm::AArch64::Z21_Z22_Z23_Z24" data-ref-filename="llvm..AArch64..Z21_Z22_Z23_Z24">Z21_Z22_Z23_Z24</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z22_Z23_Z24_Z25" title='llvm::AArch64::Z22_Z23_Z24_Z25' data-ref="llvm::AArch64::Z22_Z23_Z24_Z25" data-ref-filename="llvm..AArch64..Z22_Z23_Z24_Z25">Z22_Z23_Z24_Z25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z23_Z24_Z25_Z26" title='llvm::AArch64::Z23_Z24_Z25_Z26' data-ref="llvm::AArch64::Z23_Z24_Z25_Z26" data-ref-filename="llvm..AArch64..Z23_Z24_Z25_Z26">Z23_Z24_Z25_Z26</a>,</td></tr>
<tr><th id="630">630</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z24_Z25_Z26_Z27" title='llvm::AArch64::Z24_Z25_Z26_Z27' data-ref="llvm::AArch64::Z24_Z25_Z26_Z27" data-ref-filename="llvm..AArch64..Z24_Z25_Z26_Z27">Z24_Z25_Z26_Z27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z25_Z26_Z27_Z28" title='llvm::AArch64::Z25_Z26_Z27_Z28' data-ref="llvm::AArch64::Z25_Z26_Z27_Z28" data-ref-filename="llvm..AArch64..Z25_Z26_Z27_Z28">Z25_Z26_Z27_Z28</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z26_Z27_Z28_Z29" title='llvm::AArch64::Z26_Z27_Z28_Z29' data-ref="llvm::AArch64::Z26_Z27_Z28_Z29" data-ref-filename="llvm..AArch64..Z26_Z27_Z28_Z29">Z26_Z27_Z28_Z29</a>,</td></tr>
<tr><th id="631">631</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z27_Z28_Z29_Z30" title='llvm::AArch64::Z27_Z28_Z29_Z30' data-ref="llvm::AArch64::Z27_Z28_Z29_Z30" data-ref-filename="llvm..AArch64..Z27_Z28_Z29_Z30">Z27_Z28_Z29_Z30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z28_Z29_Z30_Z31" title='llvm::AArch64::Z28_Z29_Z30_Z31' data-ref="llvm::AArch64::Z28_Z29_Z30_Z31" data-ref-filename="llvm..AArch64..Z28_Z29_Z30_Z31">Z28_Z29_Z30_Z31</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z29_Z30_Z31_Z0" title='llvm::AArch64::Z29_Z30_Z31_Z0' data-ref="llvm::AArch64::Z29_Z30_Z31_Z0" data-ref-filename="llvm..AArch64..Z29_Z30_Z31_Z0">Z29_Z30_Z31_Z0</a>,</td></tr>
<tr><th id="632">632</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z30_Z31_Z0_Z1" title='llvm::AArch64::Z30_Z31_Z0_Z1' data-ref="llvm::AArch64::Z30_Z31_Z0_Z1" data-ref-filename="llvm..AArch64..Z30_Z31_Z0_Z1">Z30_Z31_Z0_Z1</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z31_Z0_Z1_Z2" title='llvm::AArch64::Z31_Z0_Z1_Z2' data-ref="llvm::AArch64::Z31_Z0_Z1_Z2" data-ref-filename="llvm..AArch64..Z31_Z0_Z1_Z2">Z31_Z0_Z1_Z2</a></td></tr>
<tr><th id="633">633</th><td>};</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL23DecodeZPR4RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPR4RegisterClass' data-type='DecodeStatus DecodeZPR4RegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeZPR4RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeZPR4RegisterClassRN4llvm6MCInstEjmPKv">DecodeZPR4RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="446Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="446Inst" data-ref-filename="446Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="447RegNo" title='RegNo' data-type='unsigned int' data-ref="447RegNo" data-ref-filename="447RegNo">RegNo</dfn>,</td></tr>
<tr><th id="636">636</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="448Address" title='Address' data-type='uint64_t' data-ref="448Address" data-ref-filename="448Address">Address</dfn>,</td></tr>
<tr><th id="637">637</th><td>                                            <em>const</em> <em>void</em>* <dfn class="local col9 decl" id="449Decoder" title='Decoder' data-type='const void *' data-ref="449Decoder" data-ref-filename="449Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="638">638</th><td>  <b>if</b> (<a class="local col7 ref" href="#447RegNo" title='RegNo' data-ref="447RegNo" data-ref-filename="447RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="639">639</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="640">640</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="450Register" title='Register' data-type='unsigned int' data-ref="450Register" data-ref-filename="450Register">Register</dfn> = <a class="tu ref" href="#ZZZZDecoderTable" title='ZZZZDecoderTable' data-use='r' data-ref="ZZZZDecoderTable" data-ref-filename="ZZZZDecoderTable">ZZZZDecoderTable</a>[<a class="local col7 ref" href="#447RegNo" title='RegNo' data-ref="447RegNo" data-ref-filename="447RegNo">RegNo</a>];</td></tr>
<tr><th id="641">641</th><td>  <a class="local col6 ref" href="#446Inst" title='Inst' data-ref="446Inst" data-ref-filename="446Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col0 ref" href="#450Register" title='Register' data-ref="450Register" data-ref-filename="450Register">Register</a>));</td></tr>
<tr><th id="642">642</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="643">643</th><td>}</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="PPRDecoderTable" title='PPRDecoderTable' data-type='const unsigned int [16]' data-ref="PPRDecoderTable" data-ref-filename="PPRDecoderTable">PPRDecoderTable</dfn>[] = {</td></tr>
<tr><th id="646">646</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P0" title='llvm::AArch64::P0' data-ref="llvm::AArch64::P0" data-ref-filename="llvm..AArch64..P0">P0</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P1" title='llvm::AArch64::P1' data-ref="llvm::AArch64::P1" data-ref-filename="llvm..AArch64..P1">P1</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P2" title='llvm::AArch64::P2' data-ref="llvm::AArch64::P2" data-ref-filename="llvm..AArch64..P2">P2</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P3" title='llvm::AArch64::P3' data-ref="llvm::AArch64::P3" data-ref-filename="llvm..AArch64..P3">P3</a>,</td></tr>
<tr><th id="647">647</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P4" title='llvm::AArch64::P4' data-ref="llvm::AArch64::P4" data-ref-filename="llvm..AArch64..P4">P4</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P5" title='llvm::AArch64::P5' data-ref="llvm::AArch64::P5" data-ref-filename="llvm..AArch64..P5">P5</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P6" title='llvm::AArch64::P6' data-ref="llvm::AArch64::P6" data-ref-filename="llvm..AArch64..P6">P6</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P7" title='llvm::AArch64::P7' data-ref="llvm::AArch64::P7" data-ref-filename="llvm..AArch64..P7">P7</a>,</td></tr>
<tr><th id="648">648</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P8" title='llvm::AArch64::P8' data-ref="llvm::AArch64::P8" data-ref-filename="llvm..AArch64..P8">P8</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P9" title='llvm::AArch64::P9' data-ref="llvm::AArch64::P9" data-ref-filename="llvm..AArch64..P9">P9</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P10" title='llvm::AArch64::P10' data-ref="llvm::AArch64::P10" data-ref-filename="llvm..AArch64..P10">P10</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P11" title='llvm::AArch64::P11' data-ref="llvm::AArch64::P11" data-ref-filename="llvm..AArch64..P11">P11</a>,</td></tr>
<tr><th id="649">649</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P12" title='llvm::AArch64::P12' data-ref="llvm::AArch64::P12" data-ref-filename="llvm..AArch64..P12">P12</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P13" title='llvm::AArch64::P13' data-ref="llvm::AArch64::P13" data-ref-filename="llvm..AArch64..P13">P13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P14" title='llvm::AArch64::P14' data-ref="llvm::AArch64::P14" data-ref-filename="llvm..AArch64..P14">P14</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::P15" title='llvm::AArch64::P15' data-ref="llvm::AArch64::P15" data-ref-filename="llvm..AArch64..P15">P15</a></td></tr>
<tr><th id="650">650</th><td>};</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv" title='DecodePPRRegisterClass' data-type='DecodeStatus DecodePPRRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv">DecodePPRRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="451Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="451Inst" data-ref-filename="451Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="452RegNo" title='RegNo' data-type='unsigned int' data-ref="452RegNo" data-ref-filename="452RegNo">RegNo</dfn>,</td></tr>
<tr><th id="653">653</th><td>                                           <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="453Addr" title='Addr' data-type='uint64_t' data-ref="453Addr" data-ref-filename="453Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col4 decl" id="454Decoder" title='Decoder' data-type='const void *' data-ref="454Decoder" data-ref-filename="454Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="654">654</th><td>  <b>if</b> (<a class="local col2 ref" href="#452RegNo" title='RegNo' data-ref="452RegNo" data-ref-filename="452RegNo">RegNo</a> &gt; <var>15</var>)</td></tr>
<tr><th id="655">655</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="455Register" title='Register' data-type='unsigned int' data-ref="455Register" data-ref-filename="455Register">Register</dfn> = <a class="tu ref" href="#PPRDecoderTable" title='PPRDecoderTable' data-use='r' data-ref="PPRDecoderTable" data-ref-filename="PPRDecoderTable">PPRDecoderTable</a>[<a class="local col2 ref" href="#452RegNo" title='RegNo' data-ref="452RegNo" data-ref-filename="452RegNo">RegNo</a>];</td></tr>
<tr><th id="658">658</th><td>  <a class="local col1 ref" href="#451Inst" title='Inst' data-ref="451Inst" data-ref-filename="451Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col5 ref" href="#455Register" title='Register' data-ref="455Register" data-ref-filename="455Register">Register</a>));</td></tr>
<tr><th id="659">659</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="660">660</th><td>}</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv" title='DecodePPR_3bRegisterClass' data-type='DecodeStatus DecodePPR_3bRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv">DecodePPR_3bRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="456Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="456Inst" data-ref-filename="456Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="457RegNo" title='RegNo' data-type='unsigned int' data-ref="457RegNo" data-ref-filename="457RegNo">RegNo</dfn>,</td></tr>
<tr><th id="663">663</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="458Addr" title='Addr' data-type='uint64_t' data-ref="458Addr" data-ref-filename="458Addr">Addr</dfn>,</td></tr>
<tr><th id="664">664</th><td>                                              <em>const</em> <em>void</em>* <dfn class="local col9 decl" id="459Decoder" title='Decoder' data-type='const void *' data-ref="459Decoder" data-ref-filename="459Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="665">665</th><td>  <b>if</b> (<a class="local col7 ref" href="#457RegNo" title='RegNo' data-ref="457RegNo" data-ref-filename="457RegNo">RegNo</a> &gt; <var>7</var>)</td></tr>
<tr><th id="666">666</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>  <i>// Just reuse the PPR decode table</i></td></tr>
<tr><th id="669">669</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv" title='DecodePPRRegisterClass' data-use='c' data-ref="_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv">DecodePPRRegisterClass</a>(<span class='refarg'><a class="local col6 ref" href="#456Inst" title='Inst' data-ref="456Inst" data-ref-filename="456Inst">Inst</a></span>, <a class="local col7 ref" href="#457RegNo" title='RegNo' data-ref="457RegNo" data-ref-filename="457RegNo">RegNo</a>, <a class="local col8 ref" href="#458Addr" title='Addr' data-ref="458Addr" data-ref-filename="458Addr">Addr</a>, <a class="local col9 ref" href="#459Decoder" title='Decoder' data-ref="459Decoder" data-ref-filename="459Decoder">Decoder</a>);</td></tr>
<tr><th id="670">670</th><td>}</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="VectorDecoderTable" title='VectorDecoderTable' data-type='const unsigned int [32]' data-ref="VectorDecoderTable" data-ref-filename="VectorDecoderTable">VectorDecoderTable</dfn>[] = {</td></tr>
<tr><th id="673">673</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q0" title='llvm::AArch64::Q0' data-ref="llvm::AArch64::Q0" data-ref-filename="llvm..AArch64..Q0">Q0</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q1" title='llvm::AArch64::Q1' data-ref="llvm::AArch64::Q1" data-ref-filename="llvm..AArch64..Q1">Q1</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q2" title='llvm::AArch64::Q2' data-ref="llvm::AArch64::Q2" data-ref-filename="llvm..AArch64..Q2">Q2</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q3" title='llvm::AArch64::Q3' data-ref="llvm::AArch64::Q3" data-ref-filename="llvm..AArch64..Q3">Q3</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q4" title='llvm::AArch64::Q4' data-ref="llvm::AArch64::Q4" data-ref-filename="llvm..AArch64..Q4">Q4</a>,</td></tr>
<tr><th id="674">674</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q5" title='llvm::AArch64::Q5' data-ref="llvm::AArch64::Q5" data-ref-filename="llvm..AArch64..Q5">Q5</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q6" title='llvm::AArch64::Q6' data-ref="llvm::AArch64::Q6" data-ref-filename="llvm..AArch64..Q6">Q6</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q7" title='llvm::AArch64::Q7' data-ref="llvm::AArch64::Q7" data-ref-filename="llvm..AArch64..Q7">Q7</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q8" title='llvm::AArch64::Q8' data-ref="llvm::AArch64::Q8" data-ref-filename="llvm..AArch64..Q8">Q8</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q9" title='llvm::AArch64::Q9' data-ref="llvm::AArch64::Q9" data-ref-filename="llvm..AArch64..Q9">Q9</a>,</td></tr>
<tr><th id="675">675</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q10" title='llvm::AArch64::Q10' data-ref="llvm::AArch64::Q10" data-ref-filename="llvm..AArch64..Q10">Q10</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q11" title='llvm::AArch64::Q11' data-ref="llvm::AArch64::Q11" data-ref-filename="llvm..AArch64..Q11">Q11</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q12" title='llvm::AArch64::Q12' data-ref="llvm::AArch64::Q12" data-ref-filename="llvm..AArch64..Q12">Q12</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q13" title='llvm::AArch64::Q13' data-ref="llvm::AArch64::Q13" data-ref-filename="llvm..AArch64..Q13">Q13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q14" title='llvm::AArch64::Q14' data-ref="llvm::AArch64::Q14" data-ref-filename="llvm..AArch64..Q14">Q14</a>,</td></tr>
<tr><th id="676">676</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q15" title='llvm::AArch64::Q15' data-ref="llvm::AArch64::Q15" data-ref-filename="llvm..AArch64..Q15">Q15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q16" title='llvm::AArch64::Q16' data-ref="llvm::AArch64::Q16" data-ref-filename="llvm..AArch64..Q16">Q16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q17" title='llvm::AArch64::Q17' data-ref="llvm::AArch64::Q17" data-ref-filename="llvm..AArch64..Q17">Q17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q18" title='llvm::AArch64::Q18' data-ref="llvm::AArch64::Q18" data-ref-filename="llvm..AArch64..Q18">Q18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q19" title='llvm::AArch64::Q19' data-ref="llvm::AArch64::Q19" data-ref-filename="llvm..AArch64..Q19">Q19</a>,</td></tr>
<tr><th id="677">677</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q20" title='llvm::AArch64::Q20' data-ref="llvm::AArch64::Q20" data-ref-filename="llvm..AArch64..Q20">Q20</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q21" title='llvm::AArch64::Q21' data-ref="llvm::AArch64::Q21" data-ref-filename="llvm..AArch64..Q21">Q21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q22" title='llvm::AArch64::Q22' data-ref="llvm::AArch64::Q22" data-ref-filename="llvm..AArch64..Q22">Q22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q23" title='llvm::AArch64::Q23' data-ref="llvm::AArch64::Q23" data-ref-filename="llvm..AArch64..Q23">Q23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q24" title='llvm::AArch64::Q24' data-ref="llvm::AArch64::Q24" data-ref-filename="llvm..AArch64..Q24">Q24</a>,</td></tr>
<tr><th id="678">678</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q25" title='llvm::AArch64::Q25' data-ref="llvm::AArch64::Q25" data-ref-filename="llvm..AArch64..Q25">Q25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q26" title='llvm::AArch64::Q26' data-ref="llvm::AArch64::Q26" data-ref-filename="llvm..AArch64..Q26">Q26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q27" title='llvm::AArch64::Q27' data-ref="llvm::AArch64::Q27" data-ref-filename="llvm..AArch64..Q27">Q27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q28" title='llvm::AArch64::Q28' data-ref="llvm::AArch64::Q28" data-ref-filename="llvm..AArch64..Q28">Q28</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q29" title='llvm::AArch64::Q29' data-ref="llvm::AArch64::Q29" data-ref-filename="llvm..AArch64..Q29">Q29</a>,</td></tr>
<tr><th id="679">679</th><td>    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q30" title='llvm::AArch64::Q30' data-ref="llvm::AArch64::Q30" data-ref-filename="llvm..AArch64..Q30">Q30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q31" title='llvm::AArch64::Q31' data-ref="llvm::AArch64::Q31" data-ref-filename="llvm..AArch64..Q31">Q31</a></td></tr>
<tr><th id="680">680</th><td>};</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeVectorRegisterClass' data-type='DecodeStatus DecodeVectorRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv">DecodeVectorRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="460Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="460Inst" data-ref-filename="460Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="461RegNo" title='RegNo' data-type='unsigned int' data-ref="461RegNo" data-ref-filename="461RegNo">RegNo</dfn>,</td></tr>
<tr><th id="683">683</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="462Addr" title='Addr' data-type='uint64_t' data-ref="462Addr" data-ref-filename="462Addr">Addr</dfn>,</td></tr>
<tr><th id="684">684</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="463Decoder" title='Decoder' data-type='const void *' data-ref="463Decoder" data-ref-filename="463Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="685">685</th><td>  <b>if</b> (<a class="local col1 ref" href="#461RegNo" title='RegNo' data-ref="461RegNo" data-ref-filename="461RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="686">686</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="464Register" title='Register' data-type='unsigned int' data-ref="464Register" data-ref-filename="464Register">Register</dfn> = <a class="tu ref" href="#VectorDecoderTable" title='VectorDecoderTable' data-use='r' data-ref="VectorDecoderTable" data-ref-filename="VectorDecoderTable">VectorDecoderTable</a>[<a class="local col1 ref" href="#461RegNo" title='RegNo' data-ref="461RegNo" data-ref-filename="461RegNo">RegNo</a>];</td></tr>
<tr><th id="689">689</th><td>  <a class="local col0 ref" href="#460Inst" title='Inst' data-ref="460Inst" data-ref-filename="460Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col4 ref" href="#464Register" title='Register' data-ref="464Register" data-ref-filename="464Register">Register</a>));</td></tr>
<tr><th id="690">690</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="691">691</th><td>}</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="QQDecoderTable" title='QQDecoderTable' data-type='const unsigned int [32]' data-ref="QQDecoderTable" data-ref-filename="QQDecoderTable">QQDecoderTable</dfn>[] = {</td></tr>
<tr><th id="694">694</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q0_Q1" title='llvm::AArch64::Q0_Q1' data-ref="llvm::AArch64::Q0_Q1" data-ref-filename="llvm..AArch64..Q0_Q1">Q0_Q1</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q1_Q2" title='llvm::AArch64::Q1_Q2' data-ref="llvm::AArch64::Q1_Q2" data-ref-filename="llvm..AArch64..Q1_Q2">Q1_Q2</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q2_Q3" title='llvm::AArch64::Q2_Q3' data-ref="llvm::AArch64::Q2_Q3" data-ref-filename="llvm..AArch64..Q2_Q3">Q2_Q3</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q3_Q4" title='llvm::AArch64::Q3_Q4' data-ref="llvm::AArch64::Q3_Q4" data-ref-filename="llvm..AArch64..Q3_Q4">Q3_Q4</a>,</td></tr>
<tr><th id="695">695</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q4_Q5" title='llvm::AArch64::Q4_Q5' data-ref="llvm::AArch64::Q4_Q5" data-ref-filename="llvm..AArch64..Q4_Q5">Q4_Q5</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q5_Q6" title='llvm::AArch64::Q5_Q6' data-ref="llvm::AArch64::Q5_Q6" data-ref-filename="llvm..AArch64..Q5_Q6">Q5_Q6</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q6_Q7" title='llvm::AArch64::Q6_Q7' data-ref="llvm::AArch64::Q6_Q7" data-ref-filename="llvm..AArch64..Q6_Q7">Q6_Q7</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q7_Q8" title='llvm::AArch64::Q7_Q8' data-ref="llvm::AArch64::Q7_Q8" data-ref-filename="llvm..AArch64..Q7_Q8">Q7_Q8</a>,</td></tr>
<tr><th id="696">696</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q8_Q9" title='llvm::AArch64::Q8_Q9' data-ref="llvm::AArch64::Q8_Q9" data-ref-filename="llvm..AArch64..Q8_Q9">Q8_Q9</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q9_Q10" title='llvm::AArch64::Q9_Q10' data-ref="llvm::AArch64::Q9_Q10" data-ref-filename="llvm..AArch64..Q9_Q10">Q9_Q10</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q10_Q11" title='llvm::AArch64::Q10_Q11' data-ref="llvm::AArch64::Q10_Q11" data-ref-filename="llvm..AArch64..Q10_Q11">Q10_Q11</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q11_Q12" title='llvm::AArch64::Q11_Q12' data-ref="llvm::AArch64::Q11_Q12" data-ref-filename="llvm..AArch64..Q11_Q12">Q11_Q12</a>,</td></tr>
<tr><th id="697">697</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q12_Q13" title='llvm::AArch64::Q12_Q13' data-ref="llvm::AArch64::Q12_Q13" data-ref-filename="llvm..AArch64..Q12_Q13">Q12_Q13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q13_Q14" title='llvm::AArch64::Q13_Q14' data-ref="llvm::AArch64::Q13_Q14" data-ref-filename="llvm..AArch64..Q13_Q14">Q13_Q14</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q14_Q15" title='llvm::AArch64::Q14_Q15' data-ref="llvm::AArch64::Q14_Q15" data-ref-filename="llvm..AArch64..Q14_Q15">Q14_Q15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q15_Q16" title='llvm::AArch64::Q15_Q16' data-ref="llvm::AArch64::Q15_Q16" data-ref-filename="llvm..AArch64..Q15_Q16">Q15_Q16</a>,</td></tr>
<tr><th id="698">698</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q16_Q17" title='llvm::AArch64::Q16_Q17' data-ref="llvm::AArch64::Q16_Q17" data-ref-filename="llvm..AArch64..Q16_Q17">Q16_Q17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q17_Q18" title='llvm::AArch64::Q17_Q18' data-ref="llvm::AArch64::Q17_Q18" data-ref-filename="llvm..AArch64..Q17_Q18">Q17_Q18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q18_Q19" title='llvm::AArch64::Q18_Q19' data-ref="llvm::AArch64::Q18_Q19" data-ref-filename="llvm..AArch64..Q18_Q19">Q18_Q19</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q19_Q20" title='llvm::AArch64::Q19_Q20' data-ref="llvm::AArch64::Q19_Q20" data-ref-filename="llvm..AArch64..Q19_Q20">Q19_Q20</a>,</td></tr>
<tr><th id="699">699</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q20_Q21" title='llvm::AArch64::Q20_Q21' data-ref="llvm::AArch64::Q20_Q21" data-ref-filename="llvm..AArch64..Q20_Q21">Q20_Q21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q21_Q22" title='llvm::AArch64::Q21_Q22' data-ref="llvm::AArch64::Q21_Q22" data-ref-filename="llvm..AArch64..Q21_Q22">Q21_Q22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q22_Q23" title='llvm::AArch64::Q22_Q23' data-ref="llvm::AArch64::Q22_Q23" data-ref-filename="llvm..AArch64..Q22_Q23">Q22_Q23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q23_Q24" title='llvm::AArch64::Q23_Q24' data-ref="llvm::AArch64::Q23_Q24" data-ref-filename="llvm..AArch64..Q23_Q24">Q23_Q24</a>,</td></tr>
<tr><th id="700">700</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q24_Q25" title='llvm::AArch64::Q24_Q25' data-ref="llvm::AArch64::Q24_Q25" data-ref-filename="llvm..AArch64..Q24_Q25">Q24_Q25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q25_Q26" title='llvm::AArch64::Q25_Q26' data-ref="llvm::AArch64::Q25_Q26" data-ref-filename="llvm..AArch64..Q25_Q26">Q25_Q26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q26_Q27" title='llvm::AArch64::Q26_Q27' data-ref="llvm::AArch64::Q26_Q27" data-ref-filename="llvm..AArch64..Q26_Q27">Q26_Q27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q27_Q28" title='llvm::AArch64::Q27_Q28' data-ref="llvm::AArch64::Q27_Q28" data-ref-filename="llvm..AArch64..Q27_Q28">Q27_Q28</a>,</td></tr>
<tr><th id="701">701</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q28_Q29" title='llvm::AArch64::Q28_Q29' data-ref="llvm::AArch64::Q28_Q29" data-ref-filename="llvm..AArch64..Q28_Q29">Q28_Q29</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q29_Q30" title='llvm::AArch64::Q29_Q30' data-ref="llvm::AArch64::Q29_Q30" data-ref-filename="llvm..AArch64..Q29_Q30">Q29_Q30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q30_Q31" title='llvm::AArch64::Q30_Q31' data-ref="llvm::AArch64::Q30_Q31" data-ref-filename="llvm..AArch64..Q30_Q31">Q30_Q31</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q31_Q0" title='llvm::AArch64::Q31_Q0' data-ref="llvm::AArch64::Q31_Q0" data-ref-filename="llvm..AArch64..Q31_Q0">Q31_Q0</a></td></tr>
<tr><th id="702">702</th><td>};</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeQQRegisterClass' data-type='DecodeStatus DecodeQQRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv">DecodeQQRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="465Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="465Inst" data-ref-filename="465Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="466RegNo" title='RegNo' data-type='unsigned int' data-ref="466RegNo" data-ref-filename="466RegNo">RegNo</dfn>,</td></tr>
<tr><th id="705">705</th><td>                                          <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="467Addr" title='Addr' data-type='uint64_t' data-ref="467Addr" data-ref-filename="467Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="468Decoder" title='Decoder' data-type='const void *' data-ref="468Decoder" data-ref-filename="468Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="706">706</th><td>  <b>if</b> (<a class="local col6 ref" href="#466RegNo" title='RegNo' data-ref="466RegNo" data-ref-filename="466RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="707">707</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="708">708</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="469Register" title='Register' data-type='unsigned int' data-ref="469Register" data-ref-filename="469Register">Register</dfn> = <a class="tu ref" href="#QQDecoderTable" title='QQDecoderTable' data-use='r' data-ref="QQDecoderTable" data-ref-filename="QQDecoderTable">QQDecoderTable</a>[<a class="local col6 ref" href="#466RegNo" title='RegNo' data-ref="466RegNo" data-ref-filename="466RegNo">RegNo</a>];</td></tr>
<tr><th id="709">709</th><td>  <a class="local col5 ref" href="#465Inst" title='Inst' data-ref="465Inst" data-ref-filename="465Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col9 ref" href="#469Register" title='Register' data-ref="469Register" data-ref-filename="469Register">Register</a>));</td></tr>
<tr><th id="710">710</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="711">711</th><td>}</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="QQQDecoderTable" title='QQQDecoderTable' data-type='const unsigned int [32]' data-ref="QQQDecoderTable" data-ref-filename="QQQDecoderTable">QQQDecoderTable</dfn>[] = {</td></tr>
<tr><th id="714">714</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q0_Q1_Q2" title='llvm::AArch64::Q0_Q1_Q2' data-ref="llvm::AArch64::Q0_Q1_Q2" data-ref-filename="llvm..AArch64..Q0_Q1_Q2">Q0_Q1_Q2</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q1_Q2_Q3" title='llvm::AArch64::Q1_Q2_Q3' data-ref="llvm::AArch64::Q1_Q2_Q3" data-ref-filename="llvm..AArch64..Q1_Q2_Q3">Q1_Q2_Q3</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q2_Q3_Q4" title='llvm::AArch64::Q2_Q3_Q4' data-ref="llvm::AArch64::Q2_Q3_Q4" data-ref-filename="llvm..AArch64..Q2_Q3_Q4">Q2_Q3_Q4</a>,</td></tr>
<tr><th id="715">715</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q3_Q4_Q5" title='llvm::AArch64::Q3_Q4_Q5' data-ref="llvm::AArch64::Q3_Q4_Q5" data-ref-filename="llvm..AArch64..Q3_Q4_Q5">Q3_Q4_Q5</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q4_Q5_Q6" title='llvm::AArch64::Q4_Q5_Q6' data-ref="llvm::AArch64::Q4_Q5_Q6" data-ref-filename="llvm..AArch64..Q4_Q5_Q6">Q4_Q5_Q6</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q5_Q6_Q7" title='llvm::AArch64::Q5_Q6_Q7' data-ref="llvm::AArch64::Q5_Q6_Q7" data-ref-filename="llvm..AArch64..Q5_Q6_Q7">Q5_Q6_Q7</a>,</td></tr>
<tr><th id="716">716</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q6_Q7_Q8" title='llvm::AArch64::Q6_Q7_Q8' data-ref="llvm::AArch64::Q6_Q7_Q8" data-ref-filename="llvm..AArch64..Q6_Q7_Q8">Q6_Q7_Q8</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q7_Q8_Q9" title='llvm::AArch64::Q7_Q8_Q9' data-ref="llvm::AArch64::Q7_Q8_Q9" data-ref-filename="llvm..AArch64..Q7_Q8_Q9">Q7_Q8_Q9</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q8_Q9_Q10" title='llvm::AArch64::Q8_Q9_Q10' data-ref="llvm::AArch64::Q8_Q9_Q10" data-ref-filename="llvm..AArch64..Q8_Q9_Q10">Q8_Q9_Q10</a>,</td></tr>
<tr><th id="717">717</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q9_Q10_Q11" title='llvm::AArch64::Q9_Q10_Q11' data-ref="llvm::AArch64::Q9_Q10_Q11" data-ref-filename="llvm..AArch64..Q9_Q10_Q11">Q9_Q10_Q11</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q10_Q11_Q12" title='llvm::AArch64::Q10_Q11_Q12' data-ref="llvm::AArch64::Q10_Q11_Q12" data-ref-filename="llvm..AArch64..Q10_Q11_Q12">Q10_Q11_Q12</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q11_Q12_Q13" title='llvm::AArch64::Q11_Q12_Q13' data-ref="llvm::AArch64::Q11_Q12_Q13" data-ref-filename="llvm..AArch64..Q11_Q12_Q13">Q11_Q12_Q13</a>,</td></tr>
<tr><th id="718">718</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q12_Q13_Q14" title='llvm::AArch64::Q12_Q13_Q14' data-ref="llvm::AArch64::Q12_Q13_Q14" data-ref-filename="llvm..AArch64..Q12_Q13_Q14">Q12_Q13_Q14</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q13_Q14_Q15" title='llvm::AArch64::Q13_Q14_Q15' data-ref="llvm::AArch64::Q13_Q14_Q15" data-ref-filename="llvm..AArch64..Q13_Q14_Q15">Q13_Q14_Q15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q14_Q15_Q16" title='llvm::AArch64::Q14_Q15_Q16' data-ref="llvm::AArch64::Q14_Q15_Q16" data-ref-filename="llvm..AArch64..Q14_Q15_Q16">Q14_Q15_Q16</a>,</td></tr>
<tr><th id="719">719</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q15_Q16_Q17" title='llvm::AArch64::Q15_Q16_Q17' data-ref="llvm::AArch64::Q15_Q16_Q17" data-ref-filename="llvm..AArch64..Q15_Q16_Q17">Q15_Q16_Q17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q16_Q17_Q18" title='llvm::AArch64::Q16_Q17_Q18' data-ref="llvm::AArch64::Q16_Q17_Q18" data-ref-filename="llvm..AArch64..Q16_Q17_Q18">Q16_Q17_Q18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q17_Q18_Q19" title='llvm::AArch64::Q17_Q18_Q19' data-ref="llvm::AArch64::Q17_Q18_Q19" data-ref-filename="llvm..AArch64..Q17_Q18_Q19">Q17_Q18_Q19</a>,</td></tr>
<tr><th id="720">720</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q18_Q19_Q20" title='llvm::AArch64::Q18_Q19_Q20' data-ref="llvm::AArch64::Q18_Q19_Q20" data-ref-filename="llvm..AArch64..Q18_Q19_Q20">Q18_Q19_Q20</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q19_Q20_Q21" title='llvm::AArch64::Q19_Q20_Q21' data-ref="llvm::AArch64::Q19_Q20_Q21" data-ref-filename="llvm..AArch64..Q19_Q20_Q21">Q19_Q20_Q21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q20_Q21_Q22" title='llvm::AArch64::Q20_Q21_Q22' data-ref="llvm::AArch64::Q20_Q21_Q22" data-ref-filename="llvm..AArch64..Q20_Q21_Q22">Q20_Q21_Q22</a>,</td></tr>
<tr><th id="721">721</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q21_Q22_Q23" title='llvm::AArch64::Q21_Q22_Q23' data-ref="llvm::AArch64::Q21_Q22_Q23" data-ref-filename="llvm..AArch64..Q21_Q22_Q23">Q21_Q22_Q23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q22_Q23_Q24" title='llvm::AArch64::Q22_Q23_Q24' data-ref="llvm::AArch64::Q22_Q23_Q24" data-ref-filename="llvm..AArch64..Q22_Q23_Q24">Q22_Q23_Q24</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q23_Q24_Q25" title='llvm::AArch64::Q23_Q24_Q25' data-ref="llvm::AArch64::Q23_Q24_Q25" data-ref-filename="llvm..AArch64..Q23_Q24_Q25">Q23_Q24_Q25</a>,</td></tr>
<tr><th id="722">722</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q24_Q25_Q26" title='llvm::AArch64::Q24_Q25_Q26' data-ref="llvm::AArch64::Q24_Q25_Q26" data-ref-filename="llvm..AArch64..Q24_Q25_Q26">Q24_Q25_Q26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q25_Q26_Q27" title='llvm::AArch64::Q25_Q26_Q27' data-ref="llvm::AArch64::Q25_Q26_Q27" data-ref-filename="llvm..AArch64..Q25_Q26_Q27">Q25_Q26_Q27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q26_Q27_Q28" title='llvm::AArch64::Q26_Q27_Q28' data-ref="llvm::AArch64::Q26_Q27_Q28" data-ref-filename="llvm..AArch64..Q26_Q27_Q28">Q26_Q27_Q28</a>,</td></tr>
<tr><th id="723">723</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q27_Q28_Q29" title='llvm::AArch64::Q27_Q28_Q29' data-ref="llvm::AArch64::Q27_Q28_Q29" data-ref-filename="llvm..AArch64..Q27_Q28_Q29">Q27_Q28_Q29</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q28_Q29_Q30" title='llvm::AArch64::Q28_Q29_Q30' data-ref="llvm::AArch64::Q28_Q29_Q30" data-ref-filename="llvm..AArch64..Q28_Q29_Q30">Q28_Q29_Q30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q29_Q30_Q31" title='llvm::AArch64::Q29_Q30_Q31' data-ref="llvm::AArch64::Q29_Q30_Q31" data-ref-filename="llvm..AArch64..Q29_Q30_Q31">Q29_Q30_Q31</a>,</td></tr>
<tr><th id="724">724</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q30_Q31_Q0" title='llvm::AArch64::Q30_Q31_Q0' data-ref="llvm::AArch64::Q30_Q31_Q0" data-ref-filename="llvm..AArch64..Q30_Q31_Q0">Q30_Q31_Q0</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q31_Q0_Q1" title='llvm::AArch64::Q31_Q0_Q1' data-ref="llvm::AArch64::Q31_Q0_Q1" data-ref-filename="llvm..AArch64..Q31_Q0_Q1">Q31_Q0_Q1</a></td></tr>
<tr><th id="725">725</th><td>};</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeQQQRegisterClass' data-type='DecodeStatus DecodeQQQRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv">DecodeQQQRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="470Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="470Inst" data-ref-filename="470Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="471RegNo" title='RegNo' data-type='unsigned int' data-ref="471RegNo" data-ref-filename="471RegNo">RegNo</dfn>,</td></tr>
<tr><th id="728">728</th><td>                                           <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="472Addr" title='Addr' data-type='uint64_t' data-ref="472Addr" data-ref-filename="472Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="473Decoder" title='Decoder' data-type='const void *' data-ref="473Decoder" data-ref-filename="473Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="729">729</th><td>  <b>if</b> (<a class="local col1 ref" href="#471RegNo" title='RegNo' data-ref="471RegNo" data-ref-filename="471RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="730">730</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="731">731</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="474Register" title='Register' data-type='unsigned int' data-ref="474Register" data-ref-filename="474Register">Register</dfn> = <a class="tu ref" href="#QQQDecoderTable" title='QQQDecoderTable' data-use='r' data-ref="QQQDecoderTable" data-ref-filename="QQQDecoderTable">QQQDecoderTable</a>[<a class="local col1 ref" href="#471RegNo" title='RegNo' data-ref="471RegNo" data-ref-filename="471RegNo">RegNo</a>];</td></tr>
<tr><th id="732">732</th><td>  <a class="local col0 ref" href="#470Inst" title='Inst' data-ref="470Inst" data-ref-filename="470Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col4 ref" href="#474Register" title='Register' data-ref="474Register" data-ref-filename="474Register">Register</a>));</td></tr>
<tr><th id="733">733</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="734">734</th><td>}</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="QQQQDecoderTable" title='QQQQDecoderTable' data-type='const unsigned int [32]' data-ref="QQQQDecoderTable" data-ref-filename="QQQQDecoderTable">QQQQDecoderTable</dfn>[] = {</td></tr>
<tr><th id="737">737</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q0_Q1_Q2_Q3" title='llvm::AArch64::Q0_Q1_Q2_Q3' data-ref="llvm::AArch64::Q0_Q1_Q2_Q3" data-ref-filename="llvm..AArch64..Q0_Q1_Q2_Q3">Q0_Q1_Q2_Q3</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q1_Q2_Q3_Q4" title='llvm::AArch64::Q1_Q2_Q3_Q4' data-ref="llvm::AArch64::Q1_Q2_Q3_Q4" data-ref-filename="llvm..AArch64..Q1_Q2_Q3_Q4">Q1_Q2_Q3_Q4</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q2_Q3_Q4_Q5" title='llvm::AArch64::Q2_Q3_Q4_Q5' data-ref="llvm::AArch64::Q2_Q3_Q4_Q5" data-ref-filename="llvm..AArch64..Q2_Q3_Q4_Q5">Q2_Q3_Q4_Q5</a>,</td></tr>
<tr><th id="738">738</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q3_Q4_Q5_Q6" title='llvm::AArch64::Q3_Q4_Q5_Q6' data-ref="llvm::AArch64::Q3_Q4_Q5_Q6" data-ref-filename="llvm..AArch64..Q3_Q4_Q5_Q6">Q3_Q4_Q5_Q6</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q4_Q5_Q6_Q7" title='llvm::AArch64::Q4_Q5_Q6_Q7' data-ref="llvm::AArch64::Q4_Q5_Q6_Q7" data-ref-filename="llvm..AArch64..Q4_Q5_Q6_Q7">Q4_Q5_Q6_Q7</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q5_Q6_Q7_Q8" title='llvm::AArch64::Q5_Q6_Q7_Q8' data-ref="llvm::AArch64::Q5_Q6_Q7_Q8" data-ref-filename="llvm..AArch64..Q5_Q6_Q7_Q8">Q5_Q6_Q7_Q8</a>,</td></tr>
<tr><th id="739">739</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q6_Q7_Q8_Q9" title='llvm::AArch64::Q6_Q7_Q8_Q9' data-ref="llvm::AArch64::Q6_Q7_Q8_Q9" data-ref-filename="llvm..AArch64..Q6_Q7_Q8_Q9">Q6_Q7_Q8_Q9</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q7_Q8_Q9_Q10" title='llvm::AArch64::Q7_Q8_Q9_Q10' data-ref="llvm::AArch64::Q7_Q8_Q9_Q10" data-ref-filename="llvm..AArch64..Q7_Q8_Q9_Q10">Q7_Q8_Q9_Q10</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q8_Q9_Q10_Q11" title='llvm::AArch64::Q8_Q9_Q10_Q11' data-ref="llvm::AArch64::Q8_Q9_Q10_Q11" data-ref-filename="llvm..AArch64..Q8_Q9_Q10_Q11">Q8_Q9_Q10_Q11</a>,</td></tr>
<tr><th id="740">740</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q9_Q10_Q11_Q12" title='llvm::AArch64::Q9_Q10_Q11_Q12' data-ref="llvm::AArch64::Q9_Q10_Q11_Q12" data-ref-filename="llvm..AArch64..Q9_Q10_Q11_Q12">Q9_Q10_Q11_Q12</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q10_Q11_Q12_Q13" title='llvm::AArch64::Q10_Q11_Q12_Q13' data-ref="llvm::AArch64::Q10_Q11_Q12_Q13" data-ref-filename="llvm..AArch64..Q10_Q11_Q12_Q13">Q10_Q11_Q12_Q13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q11_Q12_Q13_Q14" title='llvm::AArch64::Q11_Q12_Q13_Q14' data-ref="llvm::AArch64::Q11_Q12_Q13_Q14" data-ref-filename="llvm..AArch64..Q11_Q12_Q13_Q14">Q11_Q12_Q13_Q14</a>,</td></tr>
<tr><th id="741">741</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q12_Q13_Q14_Q15" title='llvm::AArch64::Q12_Q13_Q14_Q15' data-ref="llvm::AArch64::Q12_Q13_Q14_Q15" data-ref-filename="llvm..AArch64..Q12_Q13_Q14_Q15">Q12_Q13_Q14_Q15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q13_Q14_Q15_Q16" title='llvm::AArch64::Q13_Q14_Q15_Q16' data-ref="llvm::AArch64::Q13_Q14_Q15_Q16" data-ref-filename="llvm..AArch64..Q13_Q14_Q15_Q16">Q13_Q14_Q15_Q16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q14_Q15_Q16_Q17" title='llvm::AArch64::Q14_Q15_Q16_Q17' data-ref="llvm::AArch64::Q14_Q15_Q16_Q17" data-ref-filename="llvm..AArch64..Q14_Q15_Q16_Q17">Q14_Q15_Q16_Q17</a>,</td></tr>
<tr><th id="742">742</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q15_Q16_Q17_Q18" title='llvm::AArch64::Q15_Q16_Q17_Q18' data-ref="llvm::AArch64::Q15_Q16_Q17_Q18" data-ref-filename="llvm..AArch64..Q15_Q16_Q17_Q18">Q15_Q16_Q17_Q18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q16_Q17_Q18_Q19" title='llvm::AArch64::Q16_Q17_Q18_Q19' data-ref="llvm::AArch64::Q16_Q17_Q18_Q19" data-ref-filename="llvm..AArch64..Q16_Q17_Q18_Q19">Q16_Q17_Q18_Q19</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q17_Q18_Q19_Q20" title='llvm::AArch64::Q17_Q18_Q19_Q20' data-ref="llvm::AArch64::Q17_Q18_Q19_Q20" data-ref-filename="llvm..AArch64..Q17_Q18_Q19_Q20">Q17_Q18_Q19_Q20</a>,</td></tr>
<tr><th id="743">743</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q18_Q19_Q20_Q21" title='llvm::AArch64::Q18_Q19_Q20_Q21' data-ref="llvm::AArch64::Q18_Q19_Q20_Q21" data-ref-filename="llvm..AArch64..Q18_Q19_Q20_Q21">Q18_Q19_Q20_Q21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q19_Q20_Q21_Q22" title='llvm::AArch64::Q19_Q20_Q21_Q22' data-ref="llvm::AArch64::Q19_Q20_Q21_Q22" data-ref-filename="llvm..AArch64..Q19_Q20_Q21_Q22">Q19_Q20_Q21_Q22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q20_Q21_Q22_Q23" title='llvm::AArch64::Q20_Q21_Q22_Q23' data-ref="llvm::AArch64::Q20_Q21_Q22_Q23" data-ref-filename="llvm..AArch64..Q20_Q21_Q22_Q23">Q20_Q21_Q22_Q23</a>,</td></tr>
<tr><th id="744">744</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q21_Q22_Q23_Q24" title='llvm::AArch64::Q21_Q22_Q23_Q24' data-ref="llvm::AArch64::Q21_Q22_Q23_Q24" data-ref-filename="llvm..AArch64..Q21_Q22_Q23_Q24">Q21_Q22_Q23_Q24</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q22_Q23_Q24_Q25" title='llvm::AArch64::Q22_Q23_Q24_Q25' data-ref="llvm::AArch64::Q22_Q23_Q24_Q25" data-ref-filename="llvm..AArch64..Q22_Q23_Q24_Q25">Q22_Q23_Q24_Q25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q23_Q24_Q25_Q26" title='llvm::AArch64::Q23_Q24_Q25_Q26' data-ref="llvm::AArch64::Q23_Q24_Q25_Q26" data-ref-filename="llvm..AArch64..Q23_Q24_Q25_Q26">Q23_Q24_Q25_Q26</a>,</td></tr>
<tr><th id="745">745</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q24_Q25_Q26_Q27" title='llvm::AArch64::Q24_Q25_Q26_Q27' data-ref="llvm::AArch64::Q24_Q25_Q26_Q27" data-ref-filename="llvm..AArch64..Q24_Q25_Q26_Q27">Q24_Q25_Q26_Q27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q25_Q26_Q27_Q28" title='llvm::AArch64::Q25_Q26_Q27_Q28' data-ref="llvm::AArch64::Q25_Q26_Q27_Q28" data-ref-filename="llvm..AArch64..Q25_Q26_Q27_Q28">Q25_Q26_Q27_Q28</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q26_Q27_Q28_Q29" title='llvm::AArch64::Q26_Q27_Q28_Q29' data-ref="llvm::AArch64::Q26_Q27_Q28_Q29" data-ref-filename="llvm..AArch64..Q26_Q27_Q28_Q29">Q26_Q27_Q28_Q29</a>,</td></tr>
<tr><th id="746">746</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q27_Q28_Q29_Q30" title='llvm::AArch64::Q27_Q28_Q29_Q30' data-ref="llvm::AArch64::Q27_Q28_Q29_Q30" data-ref-filename="llvm..AArch64..Q27_Q28_Q29_Q30">Q27_Q28_Q29_Q30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q28_Q29_Q30_Q31" title='llvm::AArch64::Q28_Q29_Q30_Q31' data-ref="llvm::AArch64::Q28_Q29_Q30_Q31" data-ref-filename="llvm..AArch64..Q28_Q29_Q30_Q31">Q28_Q29_Q30_Q31</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q29_Q30_Q31_Q0" title='llvm::AArch64::Q29_Q30_Q31_Q0' data-ref="llvm::AArch64::Q29_Q30_Q31_Q0" data-ref-filename="llvm..AArch64..Q29_Q30_Q31_Q0">Q29_Q30_Q31_Q0</a>,</td></tr>
<tr><th id="747">747</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q30_Q31_Q0_Q1" title='llvm::AArch64::Q30_Q31_Q0_Q1' data-ref="llvm::AArch64::Q30_Q31_Q0_Q1" data-ref-filename="llvm..AArch64..Q30_Q31_Q0_Q1">Q30_Q31_Q0_Q1</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q31_Q0_Q1_Q2" title='llvm::AArch64::Q31_Q0_Q1_Q2' data-ref="llvm::AArch64::Q31_Q0_Q1_Q2" data-ref-filename="llvm..AArch64..Q31_Q0_Q1_Q2">Q31_Q0_Q1_Q2</a></td></tr>
<tr><th id="748">748</th><td>};</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeQQQQRegisterClass' data-type='DecodeStatus DecodeQQQQRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv">DecodeQQQQRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="475Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="475Inst" data-ref-filename="475Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="476RegNo" title='RegNo' data-type='unsigned int' data-ref="476RegNo" data-ref-filename="476RegNo">RegNo</dfn>,</td></tr>
<tr><th id="751">751</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="477Addr" title='Addr' data-type='uint64_t' data-ref="477Addr" data-ref-filename="477Addr">Addr</dfn>,</td></tr>
<tr><th id="752">752</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="478Decoder" title='Decoder' data-type='const void *' data-ref="478Decoder" data-ref-filename="478Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="753">753</th><td>  <b>if</b> (<a class="local col6 ref" href="#476RegNo" title='RegNo' data-ref="476RegNo" data-ref-filename="476RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="754">754</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="755">755</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="479Register" title='Register' data-type='unsigned int' data-ref="479Register" data-ref-filename="479Register">Register</dfn> = <a class="tu ref" href="#QQQQDecoderTable" title='QQQQDecoderTable' data-use='r' data-ref="QQQQDecoderTable" data-ref-filename="QQQQDecoderTable">QQQQDecoderTable</a>[<a class="local col6 ref" href="#476RegNo" title='RegNo' data-ref="476RegNo" data-ref-filename="476RegNo">RegNo</a>];</td></tr>
<tr><th id="756">756</th><td>  <a class="local col5 ref" href="#475Inst" title='Inst' data-ref="475Inst" data-ref-filename="475Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col9 ref" href="#479Register" title='Register' data-ref="479Register" data-ref-filename="479Register">Register</a>));</td></tr>
<tr><th id="757">757</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="758">758</th><td>}</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="DDDecoderTable" title='DDDecoderTable' data-type='const unsigned int [32]' data-ref="DDDecoderTable" data-ref-filename="DDDecoderTable">DDDecoderTable</dfn>[] = {</td></tr>
<tr><th id="761">761</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D0_D1" title='llvm::AArch64::D0_D1' data-ref="llvm::AArch64::D0_D1" data-ref-filename="llvm..AArch64..D0_D1">D0_D1</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D1_D2" title='llvm::AArch64::D1_D2' data-ref="llvm::AArch64::D1_D2" data-ref-filename="llvm..AArch64..D1_D2">D1_D2</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D2_D3" title='llvm::AArch64::D2_D3' data-ref="llvm::AArch64::D2_D3" data-ref-filename="llvm..AArch64..D2_D3">D2_D3</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D3_D4" title='llvm::AArch64::D3_D4' data-ref="llvm::AArch64::D3_D4" data-ref-filename="llvm..AArch64..D3_D4">D3_D4</a>,</td></tr>
<tr><th id="762">762</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D4_D5" title='llvm::AArch64::D4_D5' data-ref="llvm::AArch64::D4_D5" data-ref-filename="llvm..AArch64..D4_D5">D4_D5</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D5_D6" title='llvm::AArch64::D5_D6' data-ref="llvm::AArch64::D5_D6" data-ref-filename="llvm..AArch64..D5_D6">D5_D6</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D6_D7" title='llvm::AArch64::D6_D7' data-ref="llvm::AArch64::D6_D7" data-ref-filename="llvm..AArch64..D6_D7">D6_D7</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D7_D8" title='llvm::AArch64::D7_D8' data-ref="llvm::AArch64::D7_D8" data-ref-filename="llvm..AArch64..D7_D8">D7_D8</a>,</td></tr>
<tr><th id="763">763</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D8_D9" title='llvm::AArch64::D8_D9' data-ref="llvm::AArch64::D8_D9" data-ref-filename="llvm..AArch64..D8_D9">D8_D9</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D9_D10" title='llvm::AArch64::D9_D10' data-ref="llvm::AArch64::D9_D10" data-ref-filename="llvm..AArch64..D9_D10">D9_D10</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D10_D11" title='llvm::AArch64::D10_D11' data-ref="llvm::AArch64::D10_D11" data-ref-filename="llvm..AArch64..D10_D11">D10_D11</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D11_D12" title='llvm::AArch64::D11_D12' data-ref="llvm::AArch64::D11_D12" data-ref-filename="llvm..AArch64..D11_D12">D11_D12</a>,</td></tr>
<tr><th id="764">764</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D12_D13" title='llvm::AArch64::D12_D13' data-ref="llvm::AArch64::D12_D13" data-ref-filename="llvm..AArch64..D12_D13">D12_D13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D13_D14" title='llvm::AArch64::D13_D14' data-ref="llvm::AArch64::D13_D14" data-ref-filename="llvm..AArch64..D13_D14">D13_D14</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D14_D15" title='llvm::AArch64::D14_D15' data-ref="llvm::AArch64::D14_D15" data-ref-filename="llvm..AArch64..D14_D15">D14_D15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D15_D16" title='llvm::AArch64::D15_D16' data-ref="llvm::AArch64::D15_D16" data-ref-filename="llvm..AArch64..D15_D16">D15_D16</a>,</td></tr>
<tr><th id="765">765</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D16_D17" title='llvm::AArch64::D16_D17' data-ref="llvm::AArch64::D16_D17" data-ref-filename="llvm..AArch64..D16_D17">D16_D17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D17_D18" title='llvm::AArch64::D17_D18' data-ref="llvm::AArch64::D17_D18" data-ref-filename="llvm..AArch64..D17_D18">D17_D18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D18_D19" title='llvm::AArch64::D18_D19' data-ref="llvm::AArch64::D18_D19" data-ref-filename="llvm..AArch64..D18_D19">D18_D19</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D19_D20" title='llvm::AArch64::D19_D20' data-ref="llvm::AArch64::D19_D20" data-ref-filename="llvm..AArch64..D19_D20">D19_D20</a>,</td></tr>
<tr><th id="766">766</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D20_D21" title='llvm::AArch64::D20_D21' data-ref="llvm::AArch64::D20_D21" data-ref-filename="llvm..AArch64..D20_D21">D20_D21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D21_D22" title='llvm::AArch64::D21_D22' data-ref="llvm::AArch64::D21_D22" data-ref-filename="llvm..AArch64..D21_D22">D21_D22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D22_D23" title='llvm::AArch64::D22_D23' data-ref="llvm::AArch64::D22_D23" data-ref-filename="llvm..AArch64..D22_D23">D22_D23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D23_D24" title='llvm::AArch64::D23_D24' data-ref="llvm::AArch64::D23_D24" data-ref-filename="llvm..AArch64..D23_D24">D23_D24</a>,</td></tr>
<tr><th id="767">767</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D24_D25" title='llvm::AArch64::D24_D25' data-ref="llvm::AArch64::D24_D25" data-ref-filename="llvm..AArch64..D24_D25">D24_D25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D25_D26" title='llvm::AArch64::D25_D26' data-ref="llvm::AArch64::D25_D26" data-ref-filename="llvm..AArch64..D25_D26">D25_D26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D26_D27" title='llvm::AArch64::D26_D27' data-ref="llvm::AArch64::D26_D27" data-ref-filename="llvm..AArch64..D26_D27">D26_D27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D27_D28" title='llvm::AArch64::D27_D28' data-ref="llvm::AArch64::D27_D28" data-ref-filename="llvm..AArch64..D27_D28">D27_D28</a>,</td></tr>
<tr><th id="768">768</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D28_D29" title='llvm::AArch64::D28_D29' data-ref="llvm::AArch64::D28_D29" data-ref-filename="llvm..AArch64..D28_D29">D28_D29</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D29_D30" title='llvm::AArch64::D29_D30' data-ref="llvm::AArch64::D29_D30" data-ref-filename="llvm..AArch64..D29_D30">D29_D30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D30_D31" title='llvm::AArch64::D30_D31' data-ref="llvm::AArch64::D30_D31" data-ref-filename="llvm..AArch64..D30_D31">D30_D31</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D31_D0" title='llvm::AArch64::D31_D0' data-ref="llvm::AArch64::D31_D0" data-ref-filename="llvm..AArch64..D31_D0">D31_D0</a></td></tr>
<tr><th id="769">769</th><td>};</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL21DecodeDDRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeDDRegisterClass' data-type='DecodeStatus DecodeDDRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL21DecodeDDRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL21DecodeDDRegisterClassRN4llvm6MCInstEjmPKv">DecodeDDRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="480Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="480Inst" data-ref-filename="480Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="481RegNo" title='RegNo' data-type='unsigned int' data-ref="481RegNo" data-ref-filename="481RegNo">RegNo</dfn>,</td></tr>
<tr><th id="772">772</th><td>                                          <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="482Addr" title='Addr' data-type='uint64_t' data-ref="482Addr" data-ref-filename="482Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="483Decoder" title='Decoder' data-type='const void *' data-ref="483Decoder" data-ref-filename="483Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="773">773</th><td>  <b>if</b> (<a class="local col1 ref" href="#481RegNo" title='RegNo' data-ref="481RegNo" data-ref-filename="481RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="774">774</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="775">775</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="484Register" title='Register' data-type='unsigned int' data-ref="484Register" data-ref-filename="484Register">Register</dfn> = <a class="tu ref" href="#DDDecoderTable" title='DDDecoderTable' data-use='r' data-ref="DDDecoderTable" data-ref-filename="DDDecoderTable">DDDecoderTable</a>[<a class="local col1 ref" href="#481RegNo" title='RegNo' data-ref="481RegNo" data-ref-filename="481RegNo">RegNo</a>];</td></tr>
<tr><th id="776">776</th><td>  <a class="local col0 ref" href="#480Inst" title='Inst' data-ref="480Inst" data-ref-filename="480Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col4 ref" href="#484Register" title='Register' data-ref="484Register" data-ref-filename="484Register">Register</a>));</td></tr>
<tr><th id="777">777</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="778">778</th><td>}</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="DDDDecoderTable" title='DDDDecoderTable' data-type='const unsigned int [32]' data-ref="DDDDecoderTable" data-ref-filename="DDDDecoderTable">DDDDecoderTable</dfn>[] = {</td></tr>
<tr><th id="781">781</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D0_D1_D2" title='llvm::AArch64::D0_D1_D2' data-ref="llvm::AArch64::D0_D1_D2" data-ref-filename="llvm..AArch64..D0_D1_D2">D0_D1_D2</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D1_D2_D3" title='llvm::AArch64::D1_D2_D3' data-ref="llvm::AArch64::D1_D2_D3" data-ref-filename="llvm..AArch64..D1_D2_D3">D1_D2_D3</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D2_D3_D4" title='llvm::AArch64::D2_D3_D4' data-ref="llvm::AArch64::D2_D3_D4" data-ref-filename="llvm..AArch64..D2_D3_D4">D2_D3_D4</a>,</td></tr>
<tr><th id="782">782</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D3_D4_D5" title='llvm::AArch64::D3_D4_D5' data-ref="llvm::AArch64::D3_D4_D5" data-ref-filename="llvm..AArch64..D3_D4_D5">D3_D4_D5</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D4_D5_D6" title='llvm::AArch64::D4_D5_D6' data-ref="llvm::AArch64::D4_D5_D6" data-ref-filename="llvm..AArch64..D4_D5_D6">D4_D5_D6</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D5_D6_D7" title='llvm::AArch64::D5_D6_D7' data-ref="llvm::AArch64::D5_D6_D7" data-ref-filename="llvm..AArch64..D5_D6_D7">D5_D6_D7</a>,</td></tr>
<tr><th id="783">783</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D6_D7_D8" title='llvm::AArch64::D6_D7_D8' data-ref="llvm::AArch64::D6_D7_D8" data-ref-filename="llvm..AArch64..D6_D7_D8">D6_D7_D8</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D7_D8_D9" title='llvm::AArch64::D7_D8_D9' data-ref="llvm::AArch64::D7_D8_D9" data-ref-filename="llvm..AArch64..D7_D8_D9">D7_D8_D9</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D8_D9_D10" title='llvm::AArch64::D8_D9_D10' data-ref="llvm::AArch64::D8_D9_D10" data-ref-filename="llvm..AArch64..D8_D9_D10">D8_D9_D10</a>,</td></tr>
<tr><th id="784">784</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D9_D10_D11" title='llvm::AArch64::D9_D10_D11' data-ref="llvm::AArch64::D9_D10_D11" data-ref-filename="llvm..AArch64..D9_D10_D11">D9_D10_D11</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D10_D11_D12" title='llvm::AArch64::D10_D11_D12' data-ref="llvm::AArch64::D10_D11_D12" data-ref-filename="llvm..AArch64..D10_D11_D12">D10_D11_D12</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D11_D12_D13" title='llvm::AArch64::D11_D12_D13' data-ref="llvm::AArch64::D11_D12_D13" data-ref-filename="llvm..AArch64..D11_D12_D13">D11_D12_D13</a>,</td></tr>
<tr><th id="785">785</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D12_D13_D14" title='llvm::AArch64::D12_D13_D14' data-ref="llvm::AArch64::D12_D13_D14" data-ref-filename="llvm..AArch64..D12_D13_D14">D12_D13_D14</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D13_D14_D15" title='llvm::AArch64::D13_D14_D15' data-ref="llvm::AArch64::D13_D14_D15" data-ref-filename="llvm..AArch64..D13_D14_D15">D13_D14_D15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D14_D15_D16" title='llvm::AArch64::D14_D15_D16' data-ref="llvm::AArch64::D14_D15_D16" data-ref-filename="llvm..AArch64..D14_D15_D16">D14_D15_D16</a>,</td></tr>
<tr><th id="786">786</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D15_D16_D17" title='llvm::AArch64::D15_D16_D17' data-ref="llvm::AArch64::D15_D16_D17" data-ref-filename="llvm..AArch64..D15_D16_D17">D15_D16_D17</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D16_D17_D18" title='llvm::AArch64::D16_D17_D18' data-ref="llvm::AArch64::D16_D17_D18" data-ref-filename="llvm..AArch64..D16_D17_D18">D16_D17_D18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D17_D18_D19" title='llvm::AArch64::D17_D18_D19' data-ref="llvm::AArch64::D17_D18_D19" data-ref-filename="llvm..AArch64..D17_D18_D19">D17_D18_D19</a>,</td></tr>
<tr><th id="787">787</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D18_D19_D20" title='llvm::AArch64::D18_D19_D20' data-ref="llvm::AArch64::D18_D19_D20" data-ref-filename="llvm..AArch64..D18_D19_D20">D18_D19_D20</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D19_D20_D21" title='llvm::AArch64::D19_D20_D21' data-ref="llvm::AArch64::D19_D20_D21" data-ref-filename="llvm..AArch64..D19_D20_D21">D19_D20_D21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D20_D21_D22" title='llvm::AArch64::D20_D21_D22' data-ref="llvm::AArch64::D20_D21_D22" data-ref-filename="llvm..AArch64..D20_D21_D22">D20_D21_D22</a>,</td></tr>
<tr><th id="788">788</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D21_D22_D23" title='llvm::AArch64::D21_D22_D23' data-ref="llvm::AArch64::D21_D22_D23" data-ref-filename="llvm..AArch64..D21_D22_D23">D21_D22_D23</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D22_D23_D24" title='llvm::AArch64::D22_D23_D24' data-ref="llvm::AArch64::D22_D23_D24" data-ref-filename="llvm..AArch64..D22_D23_D24">D22_D23_D24</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D23_D24_D25" title='llvm::AArch64::D23_D24_D25' data-ref="llvm::AArch64::D23_D24_D25" data-ref-filename="llvm..AArch64..D23_D24_D25">D23_D24_D25</a>,</td></tr>
<tr><th id="789">789</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D24_D25_D26" title='llvm::AArch64::D24_D25_D26' data-ref="llvm::AArch64::D24_D25_D26" data-ref-filename="llvm..AArch64..D24_D25_D26">D24_D25_D26</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D25_D26_D27" title='llvm::AArch64::D25_D26_D27' data-ref="llvm::AArch64::D25_D26_D27" data-ref-filename="llvm..AArch64..D25_D26_D27">D25_D26_D27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D26_D27_D28" title='llvm::AArch64::D26_D27_D28' data-ref="llvm::AArch64::D26_D27_D28" data-ref-filename="llvm..AArch64..D26_D27_D28">D26_D27_D28</a>,</td></tr>
<tr><th id="790">790</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D27_D28_D29" title='llvm::AArch64::D27_D28_D29' data-ref="llvm::AArch64::D27_D28_D29" data-ref-filename="llvm..AArch64..D27_D28_D29">D27_D28_D29</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D28_D29_D30" title='llvm::AArch64::D28_D29_D30' data-ref="llvm::AArch64::D28_D29_D30" data-ref-filename="llvm..AArch64..D28_D29_D30">D28_D29_D30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D29_D30_D31" title='llvm::AArch64::D29_D30_D31' data-ref="llvm::AArch64::D29_D30_D31" data-ref-filename="llvm..AArch64..D29_D30_D31">D29_D30_D31</a>,</td></tr>
<tr><th id="791">791</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D30_D31_D0" title='llvm::AArch64::D30_D31_D0' data-ref="llvm::AArch64::D30_D31_D0" data-ref-filename="llvm..AArch64..D30_D31_D0">D30_D31_D0</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D31_D0_D1" title='llvm::AArch64::D31_D0_D1' data-ref="llvm::AArch64::D31_D0_D1" data-ref-filename="llvm..AArch64..D31_D0_D1">D31_D0_D1</a></td></tr>
<tr><th id="792">792</th><td>};</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL22DecodeDDDRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeDDDRegisterClass' data-type='DecodeStatus DecodeDDDRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL22DecodeDDDRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22DecodeDDDRegisterClassRN4llvm6MCInstEjmPKv">DecodeDDDRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="485Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="485Inst" data-ref-filename="485Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="486RegNo" title='RegNo' data-type='unsigned int' data-ref="486RegNo" data-ref-filename="486RegNo">RegNo</dfn>,</td></tr>
<tr><th id="795">795</th><td>                                           <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="487Addr" title='Addr' data-type='uint64_t' data-ref="487Addr" data-ref-filename="487Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="488Decoder" title='Decoder' data-type='const void *' data-ref="488Decoder" data-ref-filename="488Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="796">796</th><td>  <b>if</b> (<a class="local col6 ref" href="#486RegNo" title='RegNo' data-ref="486RegNo" data-ref-filename="486RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="797">797</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="798">798</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="489Register" title='Register' data-type='unsigned int' data-ref="489Register" data-ref-filename="489Register">Register</dfn> = <a class="tu ref" href="#DDDDecoderTable" title='DDDDecoderTable' data-use='r' data-ref="DDDDecoderTable" data-ref-filename="DDDDecoderTable">DDDDecoderTable</a>[<a class="local col6 ref" href="#486RegNo" title='RegNo' data-ref="486RegNo" data-ref-filename="486RegNo">RegNo</a>];</td></tr>
<tr><th id="799">799</th><td>  <a class="local col5 ref" href="#485Inst" title='Inst' data-ref="485Inst" data-ref-filename="485Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col9 ref" href="#489Register" title='Register' data-ref="489Register" data-ref-filename="489Register">Register</a>));</td></tr>
<tr><th id="800">800</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="801">801</th><td>}</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="DDDDDecoderTable" title='DDDDDecoderTable' data-type='const unsigned int [32]' data-ref="DDDDDecoderTable" data-ref-filename="DDDDDecoderTable">DDDDDecoderTable</dfn>[] = {</td></tr>
<tr><th id="804">804</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D0_D1_D2_D3" title='llvm::AArch64::D0_D1_D2_D3' data-ref="llvm::AArch64::D0_D1_D2_D3" data-ref-filename="llvm..AArch64..D0_D1_D2_D3">D0_D1_D2_D3</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D1_D2_D3_D4" title='llvm::AArch64::D1_D2_D3_D4' data-ref="llvm::AArch64::D1_D2_D3_D4" data-ref-filename="llvm..AArch64..D1_D2_D3_D4">D1_D2_D3_D4</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D2_D3_D4_D5" title='llvm::AArch64::D2_D3_D4_D5' data-ref="llvm::AArch64::D2_D3_D4_D5" data-ref-filename="llvm..AArch64..D2_D3_D4_D5">D2_D3_D4_D5</a>,</td></tr>
<tr><th id="805">805</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D3_D4_D5_D6" title='llvm::AArch64::D3_D4_D5_D6' data-ref="llvm::AArch64::D3_D4_D5_D6" data-ref-filename="llvm..AArch64..D3_D4_D5_D6">D3_D4_D5_D6</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D4_D5_D6_D7" title='llvm::AArch64::D4_D5_D6_D7' data-ref="llvm::AArch64::D4_D5_D6_D7" data-ref-filename="llvm..AArch64..D4_D5_D6_D7">D4_D5_D6_D7</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D5_D6_D7_D8" title='llvm::AArch64::D5_D6_D7_D8' data-ref="llvm::AArch64::D5_D6_D7_D8" data-ref-filename="llvm..AArch64..D5_D6_D7_D8">D5_D6_D7_D8</a>,</td></tr>
<tr><th id="806">806</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D6_D7_D8_D9" title='llvm::AArch64::D6_D7_D8_D9' data-ref="llvm::AArch64::D6_D7_D8_D9" data-ref-filename="llvm..AArch64..D6_D7_D8_D9">D6_D7_D8_D9</a>,     <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D7_D8_D9_D10" title='llvm::AArch64::D7_D8_D9_D10' data-ref="llvm::AArch64::D7_D8_D9_D10" data-ref-filename="llvm..AArch64..D7_D8_D9_D10">D7_D8_D9_D10</a>,    <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D8_D9_D10_D11" title='llvm::AArch64::D8_D9_D10_D11' data-ref="llvm::AArch64::D8_D9_D10_D11" data-ref-filename="llvm..AArch64..D8_D9_D10_D11">D8_D9_D10_D11</a>,</td></tr>
<tr><th id="807">807</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D9_D10_D11_D12" title='llvm::AArch64::D9_D10_D11_D12' data-ref="llvm::AArch64::D9_D10_D11_D12" data-ref-filename="llvm..AArch64..D9_D10_D11_D12">D9_D10_D11_D12</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D10_D11_D12_D13" title='llvm::AArch64::D10_D11_D12_D13' data-ref="llvm::AArch64::D10_D11_D12_D13" data-ref-filename="llvm..AArch64..D10_D11_D12_D13">D10_D11_D12_D13</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D11_D12_D13_D14" title='llvm::AArch64::D11_D12_D13_D14' data-ref="llvm::AArch64::D11_D12_D13_D14" data-ref-filename="llvm..AArch64..D11_D12_D13_D14">D11_D12_D13_D14</a>,</td></tr>
<tr><th id="808">808</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D12_D13_D14_D15" title='llvm::AArch64::D12_D13_D14_D15' data-ref="llvm::AArch64::D12_D13_D14_D15" data-ref-filename="llvm..AArch64..D12_D13_D14_D15">D12_D13_D14_D15</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D13_D14_D15_D16" title='llvm::AArch64::D13_D14_D15_D16' data-ref="llvm::AArch64::D13_D14_D15_D16" data-ref-filename="llvm..AArch64..D13_D14_D15_D16">D13_D14_D15_D16</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D14_D15_D16_D17" title='llvm::AArch64::D14_D15_D16_D17' data-ref="llvm::AArch64::D14_D15_D16_D17" data-ref-filename="llvm..AArch64..D14_D15_D16_D17">D14_D15_D16_D17</a>,</td></tr>
<tr><th id="809">809</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D15_D16_D17_D18" title='llvm::AArch64::D15_D16_D17_D18' data-ref="llvm::AArch64::D15_D16_D17_D18" data-ref-filename="llvm..AArch64..D15_D16_D17_D18">D15_D16_D17_D18</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D16_D17_D18_D19" title='llvm::AArch64::D16_D17_D18_D19' data-ref="llvm::AArch64::D16_D17_D18_D19" data-ref-filename="llvm..AArch64..D16_D17_D18_D19">D16_D17_D18_D19</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D17_D18_D19_D20" title='llvm::AArch64::D17_D18_D19_D20' data-ref="llvm::AArch64::D17_D18_D19_D20" data-ref-filename="llvm..AArch64..D17_D18_D19_D20">D17_D18_D19_D20</a>,</td></tr>
<tr><th id="810">810</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D18_D19_D20_D21" title='llvm::AArch64::D18_D19_D20_D21' data-ref="llvm::AArch64::D18_D19_D20_D21" data-ref-filename="llvm..AArch64..D18_D19_D20_D21">D18_D19_D20_D21</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D19_D20_D21_D22" title='llvm::AArch64::D19_D20_D21_D22' data-ref="llvm::AArch64::D19_D20_D21_D22" data-ref-filename="llvm..AArch64..D19_D20_D21_D22">D19_D20_D21_D22</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D20_D21_D22_D23" title='llvm::AArch64::D20_D21_D22_D23' data-ref="llvm::AArch64::D20_D21_D22_D23" data-ref-filename="llvm..AArch64..D20_D21_D22_D23">D20_D21_D22_D23</a>,</td></tr>
<tr><th id="811">811</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D21_D22_D23_D24" title='llvm::AArch64::D21_D22_D23_D24' data-ref="llvm::AArch64::D21_D22_D23_D24" data-ref-filename="llvm..AArch64..D21_D22_D23_D24">D21_D22_D23_D24</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D22_D23_D24_D25" title='llvm::AArch64::D22_D23_D24_D25' data-ref="llvm::AArch64::D22_D23_D24_D25" data-ref-filename="llvm..AArch64..D22_D23_D24_D25">D22_D23_D24_D25</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D23_D24_D25_D26" title='llvm::AArch64::D23_D24_D25_D26' data-ref="llvm::AArch64::D23_D24_D25_D26" data-ref-filename="llvm..AArch64..D23_D24_D25_D26">D23_D24_D25_D26</a>,</td></tr>
<tr><th id="812">812</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D24_D25_D26_D27" title='llvm::AArch64::D24_D25_D26_D27' data-ref="llvm::AArch64::D24_D25_D26_D27" data-ref-filename="llvm..AArch64..D24_D25_D26_D27">D24_D25_D26_D27</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D25_D26_D27_D28" title='llvm::AArch64::D25_D26_D27_D28' data-ref="llvm::AArch64::D25_D26_D27_D28" data-ref-filename="llvm..AArch64..D25_D26_D27_D28">D25_D26_D27_D28</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D26_D27_D28_D29" title='llvm::AArch64::D26_D27_D28_D29' data-ref="llvm::AArch64::D26_D27_D28_D29" data-ref-filename="llvm..AArch64..D26_D27_D28_D29">D26_D27_D28_D29</a>,</td></tr>
<tr><th id="813">813</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D27_D28_D29_D30" title='llvm::AArch64::D27_D28_D29_D30' data-ref="llvm::AArch64::D27_D28_D29_D30" data-ref-filename="llvm..AArch64..D27_D28_D29_D30">D27_D28_D29_D30</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D28_D29_D30_D31" title='llvm::AArch64::D28_D29_D30_D31' data-ref="llvm::AArch64::D28_D29_D30_D31" data-ref-filename="llvm..AArch64..D28_D29_D30_D31">D28_D29_D30_D31</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D29_D30_D31_D0" title='llvm::AArch64::D29_D30_D31_D0' data-ref="llvm::AArch64::D29_D30_D31_D0" data-ref-filename="llvm..AArch64..D29_D30_D31_D0">D29_D30_D31_D0</a>,</td></tr>
<tr><th id="814">814</th><td>  <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D30_D31_D0_D1" title='llvm::AArch64::D30_D31_D0_D1' data-ref="llvm::AArch64::D30_D31_D0_D1" data-ref-filename="llvm..AArch64..D30_D31_D0_D1">D30_D31_D0_D1</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D31_D0_D1_D2" title='llvm::AArch64::D31_D0_D1_D2' data-ref="llvm::AArch64::D31_D0_D1_D2" data-ref-filename="llvm..AArch64..D31_D0_D1_D2">D31_D0_D1_D2</a></td></tr>
<tr><th id="815">815</th><td>};</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL23DecodeDDDDRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeDDDDRegisterClass' data-type='DecodeStatus DecodeDDDDRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL23DecodeDDDDRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeDDDDRegisterClassRN4llvm6MCInstEjmPKv">DecodeDDDDRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="490Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="490Inst" data-ref-filename="490Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="491RegNo" title='RegNo' data-type='unsigned int' data-ref="491RegNo" data-ref-filename="491RegNo">RegNo</dfn>,</td></tr>
<tr><th id="818">818</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="492Addr" title='Addr' data-type='uint64_t' data-ref="492Addr" data-ref-filename="492Addr">Addr</dfn>,</td></tr>
<tr><th id="819">819</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="493Decoder" title='Decoder' data-type='const void *' data-ref="493Decoder" data-ref-filename="493Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="820">820</th><td>  <b>if</b> (<a class="local col1 ref" href="#491RegNo" title='RegNo' data-ref="491RegNo" data-ref-filename="491RegNo">RegNo</a> &gt; <var>31</var>)</td></tr>
<tr><th id="821">821</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="822">822</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="494Register" title='Register' data-type='unsigned int' data-ref="494Register" data-ref-filename="494Register">Register</dfn> = <a class="tu ref" href="#DDDDDecoderTable" title='DDDDDecoderTable' data-use='r' data-ref="DDDDDecoderTable" data-ref-filename="DDDDDecoderTable">DDDDDecoderTable</a>[<a class="local col1 ref" href="#491RegNo" title='RegNo' data-ref="491RegNo" data-ref-filename="491RegNo">RegNo</a>];</td></tr>
<tr><th id="823">823</th><td>  <a class="local col0 ref" href="#490Inst" title='Inst' data-ref="490Inst" data-ref-filename="490Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col4 ref" href="#494Register" title='Register' data-ref="494Register" data-ref-filename="494Register">Register</a>));</td></tr>
<tr><th id="824">824</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="825">825</th><td>}</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv" title='DecodeFixedPointScaleImm32' data-type='DecodeStatus DecodeFixedPointScaleImm32(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv">DecodeFixedPointScaleImm32</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="495Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="495Inst" data-ref-filename="495Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="496Imm" title='Imm' data-type='unsigned int' data-ref="496Imm" data-ref-filename="496Imm">Imm</dfn>,</td></tr>
<tr><th id="828">828</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="497Addr" title='Addr' data-type='uint64_t' data-ref="497Addr" data-ref-filename="497Addr">Addr</dfn>,</td></tr>
<tr><th id="829">829</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="498Decoder" title='Decoder' data-type='const void *' data-ref="498Decoder" data-ref-filename="498Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="830">830</th><td>  <i>// scale{5} is asserted as 1 in tblgen.</i></td></tr>
<tr><th id="831">831</th><td>  <a class="local col6 ref" href="#496Imm" title='Imm' data-ref="496Imm" data-ref-filename="496Imm">Imm</a> |= <var>0x20</var>;</td></tr>
<tr><th id="832">832</th><td>  <a class="local col5 ref" href="#495Inst" title='Inst' data-ref="495Inst" data-ref-filename="495Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>64</var> - <a class="local col6 ref" href="#496Imm" title='Imm' data-ref="496Imm" data-ref-filename="496Imm">Imm</a>));</td></tr>
<tr><th id="833">833</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="834">834</th><td>}</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv" title='DecodeFixedPointScaleImm64' data-type='DecodeStatus DecodeFixedPointScaleImm64(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv">DecodeFixedPointScaleImm64</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="499Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="499Inst" data-ref-filename="499Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="500Imm" title='Imm' data-type='unsigned int' data-ref="500Imm" data-ref-filename="500Imm">Imm</dfn>,</td></tr>
<tr><th id="837">837</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="501Addr" title='Addr' data-type='uint64_t' data-ref="501Addr" data-ref-filename="501Addr">Addr</dfn>,</td></tr>
<tr><th id="838">838</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="502Decoder" title='Decoder' data-type='const void *' data-ref="502Decoder" data-ref-filename="502Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="839">839</th><td>  <a class="local col9 ref" href="#499Inst" title='Inst' data-ref="499Inst" data-ref-filename="499Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>64</var> - <a class="local col0 ref" href="#500Imm" title='Imm' data-ref="500Imm" data-ref-filename="500Imm">Imm</a>));</td></tr>
<tr><th id="840">840</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="841">841</th><td>}</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv" title='DecodePCRelLabel19' data-type='DecodeStatus DecodePCRelLabel19(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv">DecodePCRelLabel19</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="503Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="503Inst" data-ref-filename="503Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="504Imm" title='Imm' data-type='unsigned int' data-ref="504Imm" data-ref-filename="504Imm">Imm</dfn>,</td></tr>
<tr><th id="844">844</th><td>                                       <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="505Addr" title='Addr' data-type='uint64_t' data-ref="505Addr" data-ref-filename="505Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="506Decoder" title='Decoder' data-type='const void *' data-ref="506Decoder" data-ref-filename="506Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="845">845</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="507ImmVal" title='ImmVal' data-type='int64_t' data-ref="507ImmVal" data-ref-filename="507ImmVal">ImmVal</dfn> = <a class="local col4 ref" href="#504Imm" title='Imm' data-ref="504Imm" data-ref-filename="504Imm">Imm</a>;</td></tr>
<tr><th id="846">846</th><td>  <em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *<dfn class="local col8 decl" id="508Dis" title='Dis' data-type='const llvm::AArch64Disassembler *' data-ref="508Dis" data-ref-filename="508Dis">Dis</dfn> =</td></tr>
<tr><th id="847">847</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *&gt;(<a class="local col6 ref" href="#506Decoder" title='Decoder' data-ref="506Decoder" data-ref-filename="506Decoder">Decoder</a>);</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  <i>// Sign-extend 19-bit immediate.</i></td></tr>
<tr><th id="850">850</th><td>  <b>if</b> (<a class="local col7 ref" href="#507ImmVal" title='ImmVal' data-ref="507ImmVal" data-ref-filename="507ImmVal">ImmVal</a> &amp; (<var>1</var> &lt;&lt; (<var>19</var> - <var>1</var>)))</td></tr>
<tr><th id="851">851</th><td>    <a class="local col7 ref" href="#507ImmVal" title='ImmVal' data-ref="507ImmVal" data-ref-filename="507ImmVal">ImmVal</a> |= ~((<var>1LL</var> &lt;&lt; <var>19</var>) - <var>1</var>);</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <b>if</b> (!<a class="local col8 ref" href="#508Dis" title='Dis' data-ref="508Dis" data-ref-filename="508Dis">Dis</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" title='llvm::MCDisassembler::tryAddingSymbolicOperand' data-ref="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" data-ref-filename="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm">tryAddingSymbolicOperand</a>(<span class='refarg'><a class="local col3 ref" href="#503Inst" title='Inst' data-ref="503Inst" data-ref-filename="503Inst">Inst</a></span>, <a class="local col7 ref" href="#507ImmVal" title='ImmVal' data-ref="507ImmVal" data-ref-filename="507ImmVal">ImmVal</a> *  <var>4</var>, <a class="local col5 ref" href="#505Addr" title='Addr' data-ref="505Addr" data-ref-filename="505Addr">Addr</a>,</td></tr>
<tr><th id="854">854</th><td>                                     <a class="local col3 ref" href="#503Inst" title='Inst' data-ref="503Inst" data-ref-filename="503Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXl" title='llvm::AArch64::LDRXl' data-ref="llvm::AArch64::LDRXl" data-ref-filename="llvm..AArch64..LDRXl">LDRXl</a>, <var>0</var>, <var>4</var>))</td></tr>
<tr><th id="855">855</th><td>    <a class="local col3 ref" href="#503Inst" title='Inst' data-ref="503Inst" data-ref-filename="503Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col7 ref" href="#507ImmVal" title='ImmVal' data-ref="507ImmVal" data-ref-filename="507ImmVal">ImmVal</a>));</td></tr>
<tr><th id="856">856</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="857">857</th><td>}</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv" title='DecodeMemExtend' data-type='DecodeStatus DecodeMemExtend(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Address, const void * Decoder)' data-ref="_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv">DecodeMemExtend</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="509Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="509Inst" data-ref-filename="509Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="510Imm" title='Imm' data-type='unsigned int' data-ref="510Imm" data-ref-filename="510Imm">Imm</dfn>,</td></tr>
<tr><th id="860">860</th><td>                                    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="511Address" title='Address' data-type='uint64_t' data-ref="511Address" data-ref-filename="511Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="512Decoder" title='Decoder' data-type='const void *' data-ref="512Decoder" data-ref-filename="512Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="861">861</th><td>  <a class="local col9 ref" href="#509Inst" title='Inst' data-ref="509Inst" data-ref-filename="509Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>((<a class="local col0 ref" href="#510Imm" title='Imm' data-ref="510Imm" data-ref-filename="510Imm">Imm</a>  &gt;&gt; <var>1</var>) &amp; <var>1</var>));</td></tr>
<tr><th id="862">862</th><td>  <a class="local col9 ref" href="#509Inst" title='Inst' data-ref="509Inst" data-ref-filename="509Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col0 ref" href="#510Imm" title='Imm' data-ref="510Imm" data-ref-filename="510Imm">Imm</a> &amp; <var>1</var>));</td></tr>
<tr><th id="863">863</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="864">864</th><td>}</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL23DecodeMRSSystemRegisterRN4llvm6MCInstEjmPKv" title='DecodeMRSSystemRegister' data-type='DecodeStatus DecodeMRSSystemRegister(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeMRSSystemRegisterRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeMRSSystemRegisterRN4llvm6MCInstEjmPKv">DecodeMRSSystemRegister</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="513Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="513Inst" data-ref-filename="513Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="514Imm" title='Imm' data-type='unsigned int' data-ref="514Imm" data-ref-filename="514Imm">Imm</dfn>,</td></tr>
<tr><th id="867">867</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="515Address" title='Address' data-type='uint64_t' data-ref="515Address" data-ref-filename="515Address">Address</dfn>,</td></tr>
<tr><th id="868">868</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="516Decoder" title='Decoder' data-type='const void *' data-ref="516Decoder" data-ref-filename="516Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="869">869</th><td>  <a class="local col3 ref" href="#513Inst" title='Inst' data-ref="513Inst" data-ref-filename="513Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#514Imm" title='Imm' data-ref="514Imm" data-ref-filename="514Imm">Imm</a>));</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td>  <i>// Every system register in the encoding space is valid with the syntax</i></td></tr>
<tr><th id="872">872</th><td><i>  // S&lt;op0&gt;_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;, so decoding system registers always succeeds.</i></td></tr>
<tr><th id="873">873</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="874">874</th><td>}</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL23DecodeMSRSystemRegisterRN4llvm6MCInstEjmPKv" title='DecodeMSRSystemRegister' data-type='DecodeStatus DecodeMSRSystemRegister(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeMSRSystemRegisterRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeMSRSystemRegisterRN4llvm6MCInstEjmPKv">DecodeMSRSystemRegister</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="517Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="517Inst" data-ref-filename="517Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="518Imm" title='Imm' data-type='unsigned int' data-ref="518Imm" data-ref-filename="518Imm">Imm</dfn>,</td></tr>
<tr><th id="877">877</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="519Address" title='Address' data-type='uint64_t' data-ref="519Address" data-ref-filename="519Address">Address</dfn>,</td></tr>
<tr><th id="878">878</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col0 decl" id="520Decoder" title='Decoder' data-type='const void *' data-ref="520Decoder" data-ref-filename="520Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="879">879</th><td>  <a class="local col7 ref" href="#517Inst" title='Inst' data-ref="517Inst" data-ref-filename="517Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#518Imm" title='Imm' data-ref="518Imm" data-ref-filename="518Imm">Imm</a>));</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="882">882</th><td>}</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL25DecodeFMOVLaneInstructionRN4llvm6MCInstEjmPKv" title='DecodeFMOVLaneInstruction' data-type='DecodeStatus DecodeFMOVLaneInstruction(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeFMOVLaneInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeFMOVLaneInstructionRN4llvm6MCInstEjmPKv">DecodeFMOVLaneInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="521Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="521Inst" data-ref-filename="521Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="522Insn" title='Insn' data-type='unsigned int' data-ref="522Insn" data-ref-filename="522Insn">Insn</dfn>,</td></tr>
<tr><th id="885">885</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="523Address" title='Address' data-type='uint64_t' data-ref="523Address" data-ref-filename="523Address">Address</dfn>,</td></tr>
<tr><th id="886">886</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col4 decl" id="524Decoder" title='Decoder' data-type='const void *' data-ref="524Decoder" data-ref-filename="524Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="887">887</th><td>  <i>// This decoder exists to add the dummy Lane operand to the MCInst, which must</i></td></tr>
<tr><th id="888">888</th><td><i>  // be 1 in assembly but has no other real manifestation.</i></td></tr>
<tr><th id="889">889</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="525Rd" title='Rd' data-type='unsigned int' data-ref="525Rd" data-ref-filename="525Rd">Rd</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col2 ref" href="#522Insn" title='Insn' data-ref="522Insn" data-ref-filename="522Insn">Insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="890">890</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="526Rn" title='Rn' data-type='unsigned int' data-ref="526Rn" data-ref-filename="526Rn">Rn</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col2 ref" href="#522Insn" title='Insn' data-ref="522Insn" data-ref-filename="522Insn">Insn</a>, <var>5</var>, <var>5</var>);</td></tr>
<tr><th id="891">891</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="527IsToVec" title='IsToVec' data-type='unsigned int' data-ref="527IsToVec" data-ref-filename="527IsToVec">IsToVec</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col2 ref" href="#522Insn" title='Insn' data-ref="522Insn" data-ref-filename="522Insn">Insn</a>, <var>16</var>, <var>1</var>);</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>  <b>if</b> (<a class="local col7 ref" href="#527IsToVec" title='IsToVec' data-ref="527IsToVec" data-ref-filename="527IsToVec">IsToVec</a>) {</td></tr>
<tr><th id="894">894</th><td>    <a class="tu ref fn" href="#_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR128RegisterClass' data-use='c' data-ref="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR128RegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#521Inst" title='Inst' data-ref="521Inst" data-ref-filename="521Inst">Inst</a></span>, <a class="local col5 ref" href="#525Rd" title='Rd' data-ref="525Rd" data-ref-filename="525Rd">Rd</a>, <a class="local col3 ref" href="#523Address" title='Address' data-ref="523Address" data-ref-filename="523Address">Address</a>, <a class="local col4 ref" href="#524Decoder" title='Decoder' data-ref="524Decoder" data-ref-filename="524Decoder">Decoder</a>);</td></tr>
<tr><th id="895">895</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#521Inst" title='Inst' data-ref="521Inst" data-ref-filename="521Inst">Inst</a></span>, <a class="local col6 ref" href="#526Rn" title='Rn' data-ref="526Rn" data-ref-filename="526Rn">Rn</a>, <a class="local col3 ref" href="#523Address" title='Address' data-ref="523Address" data-ref-filename="523Address">Address</a>, <a class="local col4 ref" href="#524Decoder" title='Decoder' data-ref="524Decoder" data-ref-filename="524Decoder">Decoder</a>);</td></tr>
<tr><th id="896">896</th><td>  } <b>else</b> {</td></tr>
<tr><th id="897">897</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#521Inst" title='Inst' data-ref="521Inst" data-ref-filename="521Inst">Inst</a></span>, <a class="local col5 ref" href="#525Rd" title='Rd' data-ref="525Rd" data-ref-filename="525Rd">Rd</a>, <a class="local col3 ref" href="#523Address" title='Address' data-ref="523Address" data-ref-filename="523Address">Address</a>, <a class="local col4 ref" href="#524Decoder" title='Decoder' data-ref="524Decoder" data-ref-filename="524Decoder">Decoder</a>);</td></tr>
<tr><th id="898">898</th><td>    <a class="tu ref fn" href="#_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR128RegisterClass' data-use='c' data-ref="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR128RegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#521Inst" title='Inst' data-ref="521Inst" data-ref-filename="521Inst">Inst</a></span>, <a class="local col6 ref" href="#526Rn" title='Rn' data-ref="526Rn" data-ref-filename="526Rn">Rn</a>, <a class="local col3 ref" href="#523Address" title='Address' data-ref="523Address" data-ref-filename="523Address">Address</a>, <a class="local col4 ref" href="#524Decoder" title='Decoder' data-ref="524Decoder" data-ref-filename="524Decoder">Decoder</a>);</td></tr>
<tr><th id="899">899</th><td>  }</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>  <i>// Add the lane</i></td></tr>
<tr><th id="902">902</th><td>  <a class="local col1 ref" href="#521Inst" title='Inst' data-ref="521Inst" data-ref-filename="521Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>1</var>));</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="905">905</th><td>}</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" title='DecodeVecShiftRImm' data-type='DecodeStatus DecodeVecShiftRImm(llvm::MCInst &amp; Inst, unsigned int Imm, unsigned int Add)' data-ref="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" data-ref-filename="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj">DecodeVecShiftRImm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="528Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="528Inst" data-ref-filename="528Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="529Imm" title='Imm' data-type='unsigned int' data-ref="529Imm" data-ref-filename="529Imm">Imm</dfn>,</td></tr>
<tr><th id="908">908</th><td>                                       <em>unsigned</em> <dfn class="local col0 decl" id="530Add" title='Add' data-type='unsigned int' data-ref="530Add" data-ref-filename="530Add">Add</dfn>) {</td></tr>
<tr><th id="909">909</th><td>  <a class="local col8 ref" href="#528Inst" title='Inst' data-ref="528Inst" data-ref-filename="528Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col0 ref" href="#530Add" title='Add' data-ref="530Add" data-ref-filename="530Add">Add</a> - <a class="local col9 ref" href="#529Imm" title='Imm' data-ref="529Imm" data-ref-filename="529Imm">Imm</a>));</td></tr>
<tr><th id="910">910</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="911">911</th><td>}</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj" title='DecodeVecShiftLImm' data-type='DecodeStatus DecodeVecShiftLImm(llvm::MCInst &amp; Inst, unsigned int Imm, unsigned int Add)' data-ref="_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj" data-ref-filename="_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj">DecodeVecShiftLImm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="531Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="531Inst" data-ref-filename="531Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="532Imm" title='Imm' data-type='unsigned int' data-ref="532Imm" data-ref-filename="532Imm">Imm</dfn>,</td></tr>
<tr><th id="914">914</th><td>                                       <em>unsigned</em> <dfn class="local col3 decl" id="533Add" title='Add' data-type='unsigned int' data-ref="533Add" data-ref-filename="533Add">Add</dfn>) {</td></tr>
<tr><th id="915">915</th><td>  <a class="local col1 ref" href="#531Inst" title='Inst' data-ref="531Inst" data-ref-filename="531Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>((<a class="local col2 ref" href="#532Imm" title='Imm' data-ref="532Imm" data-ref-filename="532Imm">Imm</a> + <a class="local col3 ref" href="#533Add" title='Add' data-ref="533Add" data-ref-filename="533Add">Add</a>) &amp; (<a class="local col3 ref" href="#533Add" title='Add' data-ref="533Add" data-ref-filename="533Add">Add</a> - <var>1</var>)));</td></tr>
<tr><th id="916">916</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="917">917</th><td>}</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR64Imm' data-type='DecodeStatus DecodeVecShiftR64Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftR64Imm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="534Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="534Inst" data-ref-filename="534Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="535Imm" title='Imm' data-type='unsigned int' data-ref="535Imm" data-ref-filename="535Imm">Imm</dfn>,</td></tr>
<tr><th id="920">920</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="536Addr" title='Addr' data-type='uint64_t' data-ref="536Addr" data-ref-filename="536Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="537Decoder" title='Decoder' data-type='const void *' data-ref="537Decoder" data-ref-filename="537Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="921">921</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" title='DecodeVecShiftRImm' data-use='c' data-ref="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" data-ref-filename="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj">DecodeVecShiftRImm</a>(<span class='refarg'><a class="local col4 ref" href="#534Inst" title='Inst' data-ref="534Inst" data-ref-filename="534Inst">Inst</a></span>, <a class="local col5 ref" href="#535Imm" title='Imm' data-ref="535Imm" data-ref-filename="535Imm">Imm</a>, <var>64</var>);</td></tr>
<tr><th id="922">922</th><td>}</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL26DecodeVecShiftR64ImmNarrowRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR64ImmNarrow' data-type='DecodeStatus DecodeVecShiftR64ImmNarrow(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL26DecodeVecShiftR64ImmNarrowRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeVecShiftR64ImmNarrowRN4llvm6MCInstEjmPKv">DecodeVecShiftR64ImmNarrow</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="538Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="538Inst" data-ref-filename="538Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="539Imm" title='Imm' data-type='unsigned int' data-ref="539Imm" data-ref-filename="539Imm">Imm</dfn>,</td></tr>
<tr><th id="925">925</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="540Addr" title='Addr' data-type='uint64_t' data-ref="540Addr" data-ref-filename="540Addr">Addr</dfn>,</td></tr>
<tr><th id="926">926</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="541Decoder" title='Decoder' data-type='const void *' data-ref="541Decoder" data-ref-filename="541Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="927">927</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" title='DecodeVecShiftRImm' data-use='c' data-ref="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" data-ref-filename="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj">DecodeVecShiftRImm</a>(<span class='refarg'><a class="local col8 ref" href="#538Inst" title='Inst' data-ref="538Inst" data-ref-filename="538Inst">Inst</a></span>, <a class="local col9 ref" href="#539Imm" title='Imm' data-ref="539Imm" data-ref-filename="539Imm">Imm</a> | <var>0x20</var>, <var>64</var>);</td></tr>
<tr><th id="928">928</th><td>}</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR32Imm' data-type='DecodeStatus DecodeVecShiftR32Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftR32Imm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="542Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="542Inst" data-ref-filename="542Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="543Imm" title='Imm' data-type='unsigned int' data-ref="543Imm" data-ref-filename="543Imm">Imm</dfn>,</td></tr>
<tr><th id="931">931</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="544Addr" title='Addr' data-type='uint64_t' data-ref="544Addr" data-ref-filename="544Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="545Decoder" title='Decoder' data-type='const void *' data-ref="545Decoder" data-ref-filename="545Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="932">932</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" title='DecodeVecShiftRImm' data-use='c' data-ref="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" data-ref-filename="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj">DecodeVecShiftRImm</a>(<span class='refarg'><a class="local col2 ref" href="#542Inst" title='Inst' data-ref="542Inst" data-ref-filename="542Inst">Inst</a></span>, <a class="local col3 ref" href="#543Imm" title='Imm' data-ref="543Imm" data-ref-filename="543Imm">Imm</a>, <var>32</var>);</td></tr>
<tr><th id="933">933</th><td>}</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL26DecodeVecShiftR32ImmNarrowRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR32ImmNarrow' data-type='DecodeStatus DecodeVecShiftR32ImmNarrow(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL26DecodeVecShiftR32ImmNarrowRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeVecShiftR32ImmNarrowRN4llvm6MCInstEjmPKv">DecodeVecShiftR32ImmNarrow</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="546Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="546Inst" data-ref-filename="546Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="547Imm" title='Imm' data-type='unsigned int' data-ref="547Imm" data-ref-filename="547Imm">Imm</dfn>,</td></tr>
<tr><th id="936">936</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="548Addr" title='Addr' data-type='uint64_t' data-ref="548Addr" data-ref-filename="548Addr">Addr</dfn>,</td></tr>
<tr><th id="937">937</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="549Decoder" title='Decoder' data-type='const void *' data-ref="549Decoder" data-ref-filename="549Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="938">938</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" title='DecodeVecShiftRImm' data-use='c' data-ref="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" data-ref-filename="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj">DecodeVecShiftRImm</a>(<span class='refarg'><a class="local col6 ref" href="#546Inst" title='Inst' data-ref="546Inst" data-ref-filename="546Inst">Inst</a></span>, <a class="local col7 ref" href="#547Imm" title='Imm' data-ref="547Imm" data-ref-filename="547Imm">Imm</a> | <var>0x10</var>, <var>32</var>);</td></tr>
<tr><th id="939">939</th><td>}</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR16Imm' data-type='DecodeStatus DecodeVecShiftR16Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftR16Imm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="550Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="550Inst" data-ref-filename="550Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="551Imm" title='Imm' data-type='unsigned int' data-ref="551Imm" data-ref-filename="551Imm">Imm</dfn>,</td></tr>
<tr><th id="942">942</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="552Addr" title='Addr' data-type='uint64_t' data-ref="552Addr" data-ref-filename="552Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="553Decoder" title='Decoder' data-type='const void *' data-ref="553Decoder" data-ref-filename="553Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="943">943</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" title='DecodeVecShiftRImm' data-use='c' data-ref="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" data-ref-filename="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj">DecodeVecShiftRImm</a>(<span class='refarg'><a class="local col0 ref" href="#550Inst" title='Inst' data-ref="550Inst" data-ref-filename="550Inst">Inst</a></span>, <a class="local col1 ref" href="#551Imm" title='Imm' data-ref="551Imm" data-ref-filename="551Imm">Imm</a>, <var>16</var>);</td></tr>
<tr><th id="944">944</th><td>}</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL26DecodeVecShiftR16ImmNarrowRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR16ImmNarrow' data-type='DecodeStatus DecodeVecShiftR16ImmNarrow(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL26DecodeVecShiftR16ImmNarrowRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeVecShiftR16ImmNarrowRN4llvm6MCInstEjmPKv">DecodeVecShiftR16ImmNarrow</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="554Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="554Inst" data-ref-filename="554Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="555Imm" title='Imm' data-type='unsigned int' data-ref="555Imm" data-ref-filename="555Imm">Imm</dfn>,</td></tr>
<tr><th id="947">947</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="556Addr" title='Addr' data-type='uint64_t' data-ref="556Addr" data-ref-filename="556Addr">Addr</dfn>,</td></tr>
<tr><th id="948">948</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="557Decoder" title='Decoder' data-type='const void *' data-ref="557Decoder" data-ref-filename="557Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="949">949</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" title='DecodeVecShiftRImm' data-use='c' data-ref="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" data-ref-filename="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj">DecodeVecShiftRImm</a>(<span class='refarg'><a class="local col4 ref" href="#554Inst" title='Inst' data-ref="554Inst" data-ref-filename="554Inst">Inst</a></span>, <a class="local col5 ref" href="#555Imm" title='Imm' data-ref="555Imm" data-ref-filename="555Imm">Imm</a> | <var>0x8</var>, <var>16</var>);</td></tr>
<tr><th id="950">950</th><td>}</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftR8Imm' data-type='DecodeStatus DecodeVecShiftR8Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftR8Imm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="558Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="558Inst" data-ref-filename="558Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="559Imm" title='Imm' data-type='unsigned int' data-ref="559Imm" data-ref-filename="559Imm">Imm</dfn>,</td></tr>
<tr><th id="953">953</th><td>                                        <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="560Addr" title='Addr' data-type='uint64_t' data-ref="560Addr" data-ref-filename="560Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="561Decoder" title='Decoder' data-type='const void *' data-ref="561Decoder" data-ref-filename="561Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="954">954</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" title='DecodeVecShiftRImm' data-use='c' data-ref="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj" data-ref-filename="_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj">DecodeVecShiftRImm</a>(<span class='refarg'><a class="local col8 ref" href="#558Inst" title='Inst' data-ref="558Inst" data-ref-filename="558Inst">Inst</a></span>, <a class="local col9 ref" href="#559Imm" title='Imm' data-ref="559Imm" data-ref-filename="559Imm">Imm</a>, <var>8</var>);</td></tr>
<tr><th id="955">955</th><td>}</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftL64Imm' data-type='DecodeStatus DecodeVecShiftL64Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftL64Imm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="562Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="562Inst" data-ref-filename="562Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="563Imm" title='Imm' data-type='unsigned int' data-ref="563Imm" data-ref-filename="563Imm">Imm</dfn>,</td></tr>
<tr><th id="958">958</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="564Addr" title='Addr' data-type='uint64_t' data-ref="564Addr" data-ref-filename="564Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="565Decoder" title='Decoder' data-type='const void *' data-ref="565Decoder" data-ref-filename="565Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="959">959</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj" title='DecodeVecShiftLImm' data-use='c' data-ref="_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj" data-ref-filename="_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj">DecodeVecShiftLImm</a>(<span class='refarg'><a class="local col2 ref" href="#562Inst" title='Inst' data-ref="562Inst" data-ref-filename="562Inst">Inst</a></span>, <a class="local col3 ref" href="#563Imm" title='Imm' data-ref="563Imm" data-ref-filename="563Imm">Imm</a>, <var>64</var>);</td></tr>
<tr><th id="960">960</th><td>}</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftL32Imm' data-type='DecodeStatus DecodeVecShiftL32Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftL32Imm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="566Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="566Inst" data-ref-filename="566Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="567Imm" title='Imm' data-type='unsigned int' data-ref="567Imm" data-ref-filename="567Imm">Imm</dfn>,</td></tr>
<tr><th id="963">963</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="568Addr" title='Addr' data-type='uint64_t' data-ref="568Addr" data-ref-filename="568Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="569Decoder" title='Decoder' data-type='const void *' data-ref="569Decoder" data-ref-filename="569Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="964">964</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj" title='DecodeVecShiftLImm' data-use='c' data-ref="_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj" data-ref-filename="_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj">DecodeVecShiftLImm</a>(<span class='refarg'><a class="local col6 ref" href="#566Inst" title='Inst' data-ref="566Inst" data-ref-filename="566Inst">Inst</a></span>, <a class="local col7 ref" href="#567Imm" title='Imm' data-ref="567Imm" data-ref-filename="567Imm">Imm</a>, <var>32</var>);</td></tr>
<tr><th id="965">965</th><td>}</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftL16Imm' data-type='DecodeStatus DecodeVecShiftL16Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftL16Imm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="570Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="570Inst" data-ref-filename="570Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="571Imm" title='Imm' data-type='unsigned int' data-ref="571Imm" data-ref-filename="571Imm">Imm</dfn>,</td></tr>
<tr><th id="968">968</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="572Addr" title='Addr' data-type='uint64_t' data-ref="572Addr" data-ref-filename="572Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="573Decoder" title='Decoder' data-type='const void *' data-ref="573Decoder" data-ref-filename="573Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="969">969</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj" title='DecodeVecShiftLImm' data-use='c' data-ref="_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj" data-ref-filename="_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj">DecodeVecShiftLImm</a>(<span class='refarg'><a class="local col0 ref" href="#570Inst" title='Inst' data-ref="570Inst" data-ref-filename="570Inst">Inst</a></span>, <a class="local col1 ref" href="#571Imm" title='Imm' data-ref="571Imm" data-ref-filename="571Imm">Imm</a>, <var>16</var>);</td></tr>
<tr><th id="970">970</th><td>}</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv" title='DecodeVecShiftL8Imm' data-type='DecodeStatus DecodeVecShiftL8Imm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv">DecodeVecShiftL8Imm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="574Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="574Inst" data-ref-filename="574Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="575Imm" title='Imm' data-type='unsigned int' data-ref="575Imm" data-ref-filename="575Imm">Imm</dfn>,</td></tr>
<tr><th id="973">973</th><td>                                        <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="576Addr" title='Addr' data-type='uint64_t' data-ref="576Addr" data-ref-filename="576Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="577Decoder" title='Decoder' data-type='const void *' data-ref="577Decoder" data-ref-filename="577Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="974">974</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj" title='DecodeVecShiftLImm' data-use='c' data-ref="_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj" data-ref-filename="_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj">DecodeVecShiftLImm</a>(<span class='refarg'><a class="local col4 ref" href="#574Inst" title='Inst' data-ref="574Inst" data-ref-filename="574Inst">Inst</a></span>, <a class="local col5 ref" href="#575Imm" title='Imm' data-ref="575Imm" data-ref-filename="575Imm">Imm</a>, <var>8</var>);</td></tr>
<tr><th id="975">975</th><td>}</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv" title='DecodeThreeAddrSRegInstruction' data-type='DecodeStatus DecodeThreeAddrSRegInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv">DecodeThreeAddrSRegInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="578Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="578Inst" data-ref-filename="578Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="579insn" title='insn' data-type='uint32_t' data-ref="579insn" data-ref-filename="579insn">insn</dfn>,</td></tr>
<tr><th id="978">978</th><td>                                                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="580Addr" title='Addr' data-type='uint64_t' data-ref="580Addr" data-ref-filename="580Addr">Addr</dfn>,</td></tr>
<tr><th id="979">979</th><td>                                                   <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="581Decoder" title='Decoder' data-type='const void *' data-ref="581Decoder" data-ref-filename="581Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="980">980</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="582Rd" title='Rd' data-type='unsigned int' data-ref="582Rd" data-ref-filename="582Rd">Rd</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#579insn" title='insn' data-ref="579insn" data-ref-filename="579insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="981">981</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="583Rn" title='Rn' data-type='unsigned int' data-ref="583Rn" data-ref-filename="583Rn">Rn</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#579insn" title='insn' data-ref="579insn" data-ref-filename="579insn">insn</a>, <var>5</var>, <var>5</var>);</td></tr>
<tr><th id="982">982</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="584Rm" title='Rm' data-type='unsigned int' data-ref="584Rm" data-ref-filename="584Rm">Rm</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#579insn" title='insn' data-ref="579insn" data-ref-filename="579insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="983">983</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="585shiftHi" title='shiftHi' data-type='unsigned int' data-ref="585shiftHi" data-ref-filename="585shiftHi">shiftHi</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#579insn" title='insn' data-ref="579insn" data-ref-filename="579insn">insn</a>, <var>22</var>, <var>2</var>);</td></tr>
<tr><th id="984">984</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="586shiftLo" title='shiftLo' data-type='unsigned int' data-ref="586shiftLo" data-ref-filename="586shiftLo">shiftLo</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#579insn" title='insn' data-ref="579insn" data-ref-filename="579insn">insn</a>, <var>10</var>, <var>6</var>);</td></tr>
<tr><th id="985">985</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="587shift" title='shift' data-type='unsigned int' data-ref="587shift" data-ref-filename="587shift">shift</dfn> = (<a class="local col5 ref" href="#585shiftHi" title='shiftHi' data-ref="585shiftHi" data-ref-filename="585shiftHi">shiftHi</a> &lt;&lt; <var>6</var>) | <a class="local col6 ref" href="#586shiftLo" title='shiftLo' data-ref="586shiftLo" data-ref-filename="586shiftLo">shiftLo</a>;</td></tr>
<tr><th id="986">986</th><td>  <b>switch</b> (<a class="local col8 ref" href="#578Inst" title='Inst' data-ref="578Inst" data-ref-filename="578Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="987">987</th><td>  <b>default</b>:</td></tr>
<tr><th id="988">988</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="989">989</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrs" title='llvm::AArch64::ADDWrs' data-ref="llvm::AArch64::ADDWrs" data-ref-filename="llvm..AArch64..ADDWrs">ADDWrs</a>:</td></tr>
<tr><th id="990">990</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrs" title='llvm::AArch64::ADDSWrs' data-ref="llvm::AArch64::ADDSWrs" data-ref-filename="llvm..AArch64..ADDSWrs">ADDSWrs</a>:</td></tr>
<tr><th id="991">991</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrs" title='llvm::AArch64::SUBWrs' data-ref="llvm::AArch64::SUBWrs" data-ref-filename="llvm..AArch64..SUBWrs">SUBWrs</a>:</td></tr>
<tr><th id="992">992</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a>:</td></tr>
<tr><th id="993">993</th><td>    <i>// if shift == '11' then ReservedValue()</i></td></tr>
<tr><th id="994">994</th><td>    <b>if</b> (<a class="local col5 ref" href="#585shiftHi" title='shiftHi' data-ref="585shiftHi" data-ref-filename="585shiftHi">shiftHi</a> == <var>0x3</var>)</td></tr>
<tr><th id="995">995</th><td>      <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="996">996</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="997">997</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWrs" title='llvm::AArch64::ANDWrs' data-ref="llvm::AArch64::ANDWrs" data-ref-filename="llvm..AArch64..ANDWrs">ANDWrs</a>:</td></tr>
<tr><th id="998">998</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWrs" title='llvm::AArch64::ANDSWrs' data-ref="llvm::AArch64::ANDSWrs" data-ref-filename="llvm..AArch64..ANDSWrs">ANDSWrs</a>:</td></tr>
<tr><th id="999">999</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICWrs" title='llvm::AArch64::BICWrs' data-ref="llvm::AArch64::BICWrs" data-ref-filename="llvm..AArch64..BICWrs">BICWrs</a>:</td></tr>
<tr><th id="1000">1000</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSWrs" title='llvm::AArch64::BICSWrs' data-ref="llvm::AArch64::BICSWrs" data-ref-filename="llvm..AArch64..BICSWrs">BICSWrs</a>:</td></tr>
<tr><th id="1001">1001</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrs" title='llvm::AArch64::ORRWrs' data-ref="llvm::AArch64::ORRWrs" data-ref-filename="llvm..AArch64..ORRWrs">ORRWrs</a>:</td></tr>
<tr><th id="1002">1002</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORNWrs" title='llvm::AArch64::ORNWrs' data-ref="llvm::AArch64::ORNWrs" data-ref-filename="llvm..AArch64..ORNWrs">ORNWrs</a>:</td></tr>
<tr><th id="1003">1003</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORWrs" title='llvm::AArch64::EORWrs' data-ref="llvm::AArch64::EORWrs" data-ref-filename="llvm..AArch64..EORWrs">EORWrs</a>:</td></tr>
<tr><th id="1004">1004</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EONWrs" title='llvm::AArch64::EONWrs' data-ref="llvm::AArch64::EONWrs" data-ref-filename="llvm..AArch64..EONWrs">EONWrs</a>: {</td></tr>
<tr><th id="1005">1005</th><td>    <i>// if sf == '0' and imm6&lt;5&gt; == '1' then ReservedValue()</i></td></tr>
<tr><th id="1006">1006</th><td>    <b>if</b> (<a class="local col6 ref" href="#586shiftLo" title='shiftLo' data-ref="586shiftLo" data-ref-filename="586shiftLo">shiftLo</a> &gt;&gt; <var>5</var> == <var>1</var>)</td></tr>
<tr><th id="1007">1007</th><td>      <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1008">1008</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#578Inst" title='Inst' data-ref="578Inst" data-ref-filename="578Inst">Inst</a></span>, <a class="local col2 ref" href="#582Rd" title='Rd' data-ref="582Rd" data-ref-filename="582Rd">Rd</a>, <a class="local col0 ref" href="#580Addr" title='Addr' data-ref="580Addr" data-ref-filename="580Addr">Addr</a>, <a class="local col1 ref" href="#581Decoder" title='Decoder' data-ref="581Decoder" data-ref-filename="581Decoder">Decoder</a>);</td></tr>
<tr><th id="1009">1009</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#578Inst" title='Inst' data-ref="578Inst" data-ref-filename="578Inst">Inst</a></span>, <a class="local col3 ref" href="#583Rn" title='Rn' data-ref="583Rn" data-ref-filename="583Rn">Rn</a>, <a class="local col0 ref" href="#580Addr" title='Addr' data-ref="580Addr" data-ref-filename="580Addr">Addr</a>, <a class="local col1 ref" href="#581Decoder" title='Decoder' data-ref="581Decoder" data-ref-filename="581Decoder">Decoder</a>);</td></tr>
<tr><th id="1010">1010</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#578Inst" title='Inst' data-ref="578Inst" data-ref-filename="578Inst">Inst</a></span>, <a class="local col4 ref" href="#584Rm" title='Rm' data-ref="584Rm" data-ref-filename="584Rm">Rm</a>, <a class="local col0 ref" href="#580Addr" title='Addr' data-ref="580Addr" data-ref-filename="580Addr">Addr</a>, <a class="local col1 ref" href="#581Decoder" title='Decoder' data-ref="581Decoder" data-ref-filename="581Decoder">Decoder</a>);</td></tr>
<tr><th id="1011">1011</th><td>    <b>break</b>;</td></tr>
<tr><th id="1012">1012</th><td>  }</td></tr>
<tr><th id="1013">1013</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrs" title='llvm::AArch64::ADDXrs' data-ref="llvm::AArch64::ADDXrs" data-ref-filename="llvm..AArch64..ADDXrs">ADDXrs</a>:</td></tr>
<tr><th id="1014">1014</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrs" title='llvm::AArch64::ADDSXrs' data-ref="llvm::AArch64::ADDSXrs" data-ref-filename="llvm..AArch64..ADDSXrs">ADDSXrs</a>:</td></tr>
<tr><th id="1015">1015</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrs" title='llvm::AArch64::SUBXrs' data-ref="llvm::AArch64::SUBXrs" data-ref-filename="llvm..AArch64..SUBXrs">SUBXrs</a>:</td></tr>
<tr><th id="1016">1016</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a>:</td></tr>
<tr><th id="1017">1017</th><td>    <i>// if shift == '11' then ReservedValue()</i></td></tr>
<tr><th id="1018">1018</th><td>    <b>if</b> (<a class="local col5 ref" href="#585shiftHi" title='shiftHi' data-ref="585shiftHi" data-ref-filename="585shiftHi">shiftHi</a> == <var>0x3</var>)</td></tr>
<tr><th id="1019">1019</th><td>      <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1020">1020</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1021">1021</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXrs" title='llvm::AArch64::ANDXrs' data-ref="llvm::AArch64::ANDXrs" data-ref-filename="llvm..AArch64..ANDXrs">ANDXrs</a>:</td></tr>
<tr><th id="1022">1022</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXrs" title='llvm::AArch64::ANDSXrs' data-ref="llvm::AArch64::ANDSXrs" data-ref-filename="llvm..AArch64..ANDSXrs">ANDSXrs</a>:</td></tr>
<tr><th id="1023">1023</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICXrs" title='llvm::AArch64::BICXrs' data-ref="llvm::AArch64::BICXrs" data-ref-filename="llvm..AArch64..BICXrs">BICXrs</a>:</td></tr>
<tr><th id="1024">1024</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSXrs" title='llvm::AArch64::BICSXrs' data-ref="llvm::AArch64::BICSXrs" data-ref-filename="llvm..AArch64..BICSXrs">BICSXrs</a>:</td></tr>
<tr><th id="1025">1025</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrs" title='llvm::AArch64::ORRXrs' data-ref="llvm::AArch64::ORRXrs" data-ref-filename="llvm..AArch64..ORRXrs">ORRXrs</a>:</td></tr>
<tr><th id="1026">1026</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORNXrs" title='llvm::AArch64::ORNXrs' data-ref="llvm::AArch64::ORNXrs" data-ref-filename="llvm..AArch64..ORNXrs">ORNXrs</a>:</td></tr>
<tr><th id="1027">1027</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORXrs" title='llvm::AArch64::EORXrs' data-ref="llvm::AArch64::EORXrs" data-ref-filename="llvm..AArch64..EORXrs">EORXrs</a>:</td></tr>
<tr><th id="1028">1028</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EONXrs" title='llvm::AArch64::EONXrs' data-ref="llvm::AArch64::EONXrs" data-ref-filename="llvm..AArch64..EONXrs">EONXrs</a>:</td></tr>
<tr><th id="1029">1029</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#578Inst" title='Inst' data-ref="578Inst" data-ref-filename="578Inst">Inst</a></span>, <a class="local col2 ref" href="#582Rd" title='Rd' data-ref="582Rd" data-ref-filename="582Rd">Rd</a>, <a class="local col0 ref" href="#580Addr" title='Addr' data-ref="580Addr" data-ref-filename="580Addr">Addr</a>, <a class="local col1 ref" href="#581Decoder" title='Decoder' data-ref="581Decoder" data-ref-filename="581Decoder">Decoder</a>);</td></tr>
<tr><th id="1030">1030</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#578Inst" title='Inst' data-ref="578Inst" data-ref-filename="578Inst">Inst</a></span>, <a class="local col3 ref" href="#583Rn" title='Rn' data-ref="583Rn" data-ref-filename="583Rn">Rn</a>, <a class="local col0 ref" href="#580Addr" title='Addr' data-ref="580Addr" data-ref-filename="580Addr">Addr</a>, <a class="local col1 ref" href="#581Decoder" title='Decoder' data-ref="581Decoder" data-ref-filename="581Decoder">Decoder</a>);</td></tr>
<tr><th id="1031">1031</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#578Inst" title='Inst' data-ref="578Inst" data-ref-filename="578Inst">Inst</a></span>, <a class="local col4 ref" href="#584Rm" title='Rm' data-ref="584Rm" data-ref-filename="584Rm">Rm</a>, <a class="local col0 ref" href="#580Addr" title='Addr' data-ref="580Addr" data-ref-filename="580Addr">Addr</a>, <a class="local col1 ref" href="#581Decoder" title='Decoder' data-ref="581Decoder" data-ref-filename="581Decoder">Decoder</a>);</td></tr>
<tr><th id="1032">1032</th><td>    <b>break</b>;</td></tr>
<tr><th id="1033">1033</th><td>  }</td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td>  <a class="local col8 ref" href="#578Inst" title='Inst' data-ref="578Inst" data-ref-filename="578Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col7 ref" href="#587shift" title='shift' data-ref="587shift" data-ref-filename="587shift">shift</a>));</td></tr>
<tr><th id="1036">1036</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1037">1037</th><td>}</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv" title='DecodeMoveImmInstruction' data-type='DecodeStatus DecodeMoveImmInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv">DecodeMoveImmInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="588Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="588Inst" data-ref-filename="588Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="589insn" title='insn' data-type='uint32_t' data-ref="589insn" data-ref-filename="589insn">insn</dfn>,</td></tr>
<tr><th id="1040">1040</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="590Addr" title='Addr' data-type='uint64_t' data-ref="590Addr" data-ref-filename="590Addr">Addr</dfn>,</td></tr>
<tr><th id="1041">1041</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="591Decoder" title='Decoder' data-type='const void *' data-ref="591Decoder" data-ref-filename="591Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1042">1042</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="592Rd" title='Rd' data-type='unsigned int' data-ref="592Rd" data-ref-filename="592Rd">Rd</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#589insn" title='insn' data-ref="589insn" data-ref-filename="589insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1043">1043</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="593imm" title='imm' data-type='unsigned int' data-ref="593imm" data-ref-filename="593imm">imm</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#589insn" title='insn' data-ref="589insn" data-ref-filename="589insn">insn</a>, <var>5</var>, <var>16</var>);</td></tr>
<tr><th id="1044">1044</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="594shift" title='shift' data-type='unsigned int' data-ref="594shift" data-ref-filename="594shift">shift</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#589insn" title='insn' data-ref="589insn" data-ref-filename="589insn">insn</a>, <var>21</var>, <var>2</var>);</td></tr>
<tr><th id="1045">1045</th><td>  <a class="local col4 ref" href="#594shift" title='shift' data-ref="594shift" data-ref-filename="594shift">shift</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="1046">1046</th><td>  <b>switch</b> (<a class="local col8 ref" href="#588Inst" title='Inst' data-ref="588Inst" data-ref-filename="588Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1047">1047</th><td>  <b>default</b>:</td></tr>
<tr><th id="1048">1048</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1049">1049</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVZWi" title='llvm::AArch64::MOVZWi' data-ref="llvm::AArch64::MOVZWi" data-ref-filename="llvm..AArch64..MOVZWi">MOVZWi</a>:</td></tr>
<tr><th id="1050">1050</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVNWi" title='llvm::AArch64::MOVNWi' data-ref="llvm::AArch64::MOVNWi" data-ref-filename="llvm..AArch64..MOVNWi">MOVNWi</a>:</td></tr>
<tr><th id="1051">1051</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVKWi" title='llvm::AArch64::MOVKWi' data-ref="llvm::AArch64::MOVKWi" data-ref-filename="llvm..AArch64..MOVKWi">MOVKWi</a>:</td></tr>
<tr><th id="1052">1052</th><td>    <b>if</b> (<a class="local col4 ref" href="#594shift" title='shift' data-ref="594shift" data-ref-filename="594shift">shift</a> &amp; (<var>1U</var> &lt;&lt; <var>5</var>))</td></tr>
<tr><th id="1053">1053</th><td>      <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1054">1054</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#588Inst" title='Inst' data-ref="588Inst" data-ref-filename="588Inst">Inst</a></span>, <a class="local col2 ref" href="#592Rd" title='Rd' data-ref="592Rd" data-ref-filename="592Rd">Rd</a>, <a class="local col0 ref" href="#590Addr" title='Addr' data-ref="590Addr" data-ref-filename="590Addr">Addr</a>, <a class="local col1 ref" href="#591Decoder" title='Decoder' data-ref="591Decoder" data-ref-filename="591Decoder">Decoder</a>);</td></tr>
<tr><th id="1055">1055</th><td>    <b>break</b>;</td></tr>
<tr><th id="1056">1056</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVZXi" title='llvm::AArch64::MOVZXi' data-ref="llvm::AArch64::MOVZXi" data-ref-filename="llvm..AArch64..MOVZXi">MOVZXi</a>:</td></tr>
<tr><th id="1057">1057</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVNXi" title='llvm::AArch64::MOVNXi' data-ref="llvm::AArch64::MOVNXi" data-ref-filename="llvm..AArch64..MOVNXi">MOVNXi</a>:</td></tr>
<tr><th id="1058">1058</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVKXi" title='llvm::AArch64::MOVKXi' data-ref="llvm::AArch64::MOVKXi" data-ref-filename="llvm..AArch64..MOVKXi">MOVKXi</a>:</td></tr>
<tr><th id="1059">1059</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#588Inst" title='Inst' data-ref="588Inst" data-ref-filename="588Inst">Inst</a></span>, <a class="local col2 ref" href="#592Rd" title='Rd' data-ref="592Rd" data-ref-filename="592Rd">Rd</a>, <a class="local col0 ref" href="#590Addr" title='Addr' data-ref="590Addr" data-ref-filename="590Addr">Addr</a>, <a class="local col1 ref" href="#591Decoder" title='Decoder' data-ref="591Decoder" data-ref-filename="591Decoder">Decoder</a>);</td></tr>
<tr><th id="1060">1060</th><td>    <b>break</b>;</td></tr>
<tr><th id="1061">1061</th><td>  }</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <b>if</b> (<a class="local col8 ref" href="#588Inst" title='Inst' data-ref="588Inst" data-ref-filename="588Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVKWi" title='llvm::AArch64::MOVKWi' data-ref="llvm::AArch64::MOVKWi" data-ref-filename="llvm..AArch64..MOVKWi">MOVKWi</a> ||</td></tr>
<tr><th id="1064">1064</th><td>      <a class="local col8 ref" href="#588Inst" title='Inst' data-ref="588Inst" data-ref-filename="588Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVKXi" title='llvm::AArch64::MOVKXi' data-ref="llvm::AArch64::MOVKXi" data-ref-filename="llvm..AArch64..MOVKXi">MOVKXi</a>)</td></tr>
<tr><th id="1065">1065</th><td>    <a class="local col8 ref" href="#588Inst" title='Inst' data-ref="588Inst" data-ref-filename="588Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col8 ref" href="#588Inst" title='Inst' data-ref="588Inst" data-ref-filename="588Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>  <a class="local col8 ref" href="#588Inst" title='Inst' data-ref="588Inst" data-ref-filename="588Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#593imm" title='imm' data-ref="593imm" data-ref-filename="593imm">imm</a>));</td></tr>
<tr><th id="1068">1068</th><td>  <a class="local col8 ref" href="#588Inst" title='Inst' data-ref="588Inst" data-ref-filename="588Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#594shift" title='shift' data-ref="594shift" data-ref-filename="594shift">shift</a>));</td></tr>
<tr><th id="1069">1069</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1070">1070</th><td>}</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv" title='DecodeUnsignedLdStInstruction' data-type='DecodeStatus DecodeUnsignedLdStInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv">DecodeUnsignedLdStInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="595Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="595Inst" data-ref-filename="595Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="596insn" title='insn' data-type='uint32_t' data-ref="596insn" data-ref-filename="596insn">insn</dfn>,</td></tr>
<tr><th id="1073">1073</th><td>                                                  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="597Addr" title='Addr' data-type='uint64_t' data-ref="597Addr" data-ref-filename="597Addr">Addr</dfn>,</td></tr>
<tr><th id="1074">1074</th><td>                                                  <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="598Decoder" title='Decoder' data-type='const void *' data-ref="598Decoder" data-ref-filename="598Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1075">1075</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="599Rt" title='Rt' data-type='unsigned int' data-ref="599Rt" data-ref-filename="599Rt">Rt</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col6 ref" href="#596insn" title='insn' data-ref="596insn" data-ref-filename="596insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1076">1076</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="600Rn" title='Rn' data-type='unsigned int' data-ref="600Rn" data-ref-filename="600Rn">Rn</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col6 ref" href="#596insn" title='insn' data-ref="596insn" data-ref-filename="596insn">insn</a>, <var>5</var>, <var>5</var>);</td></tr>
<tr><th id="1077">1077</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="601offset" title='offset' data-type='unsigned int' data-ref="601offset" data-ref-filename="601offset">offset</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col6 ref" href="#596insn" title='insn' data-ref="596insn" data-ref-filename="596insn">insn</a>, <var>10</var>, <var>12</var>);</td></tr>
<tr><th id="1078">1078</th><td>  <em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *<dfn class="local col2 decl" id="602Dis" title='Dis' data-type='const llvm::AArch64Disassembler *' data-ref="602Dis" data-ref-filename="602Dis">Dis</dfn> =</td></tr>
<tr><th id="1079">1079</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *&gt;(<a class="local col8 ref" href="#598Decoder" title='Decoder' data-ref="598Decoder" data-ref-filename="598Decoder">Decoder</a>);</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>  <b>switch</b> (<a class="local col5 ref" href="#595Inst" title='Inst' data-ref="595Inst" data-ref-filename="595Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1082">1082</th><td>  <b>default</b>:</td></tr>
<tr><th id="1083">1083</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1084">1084</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PRFMui" title='llvm::AArch64::PRFMui' data-ref="llvm::AArch64::PRFMui" data-ref-filename="llvm..AArch64..PRFMui">PRFMui</a>:</td></tr>
<tr><th id="1085">1085</th><td>    <i>// Rt is an immediate in prefetch.</i></td></tr>
<tr><th id="1086">1086</th><td>    <a class="local col5 ref" href="#595Inst" title='Inst' data-ref="595Inst" data-ref-filename="595Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col9 ref" href="#599Rt" title='Rt' data-ref="599Rt" data-ref-filename="599Rt">Rt</a>));</td></tr>
<tr><th id="1087">1087</th><td>    <b>break</b>;</td></tr>
<tr><th id="1088">1088</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a>:</td></tr>
<tr><th id="1089">1089</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>:</td></tr>
<tr><th id="1090">1090</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWui" title='llvm::AArch64::LDRSBWui' data-ref="llvm::AArch64::LDRSBWui" data-ref-filename="llvm..AArch64..LDRSBWui">LDRSBWui</a>:</td></tr>
<tr><th id="1091">1091</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>:</td></tr>
<tr><th id="1092">1092</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>:</td></tr>
<tr><th id="1093">1093</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWui" title='llvm::AArch64::LDRSHWui' data-ref="llvm::AArch64::LDRSHWui" data-ref-filename="llvm..AArch64..LDRSHWui">LDRSHWui</a>:</td></tr>
<tr><th id="1094">1094</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>:</td></tr>
<tr><th id="1095">1095</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="1096">1096</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#595Inst" title='Inst' data-ref="595Inst" data-ref-filename="595Inst">Inst</a></span>, <a class="local col9 ref" href="#599Rt" title='Rt' data-ref="599Rt" data-ref-filename="599Rt">Rt</a>, <a class="local col7 ref" href="#597Addr" title='Addr' data-ref="597Addr" data-ref-filename="597Addr">Addr</a>, <a class="local col8 ref" href="#598Decoder" title='Decoder' data-ref="598Decoder" data-ref-filename="598Decoder">Decoder</a>);</td></tr>
<tr><th id="1097">1097</th><td>    <b>break</b>;</td></tr>
<tr><th id="1098">1098</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXui" title='llvm::AArch64::LDRSBXui' data-ref="llvm::AArch64::LDRSBXui" data-ref-filename="llvm..AArch64..LDRSBXui">LDRSBXui</a>:</td></tr>
<tr><th id="1099">1099</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXui" title='llvm::AArch64::LDRSHXui' data-ref="llvm::AArch64::LDRSHXui" data-ref-filename="llvm..AArch64..LDRSHXui">LDRSHXui</a>:</td></tr>
<tr><th id="1100">1100</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a>:</td></tr>
<tr><th id="1101">1101</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>:</td></tr>
<tr><th id="1102">1102</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>:</td></tr>
<tr><th id="1103">1103</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#595Inst" title='Inst' data-ref="595Inst" data-ref-filename="595Inst">Inst</a></span>, <a class="local col9 ref" href="#599Rt" title='Rt' data-ref="599Rt" data-ref-filename="599Rt">Rt</a>, <a class="local col7 ref" href="#597Addr" title='Addr' data-ref="597Addr" data-ref-filename="597Addr">Addr</a>, <a class="local col8 ref" href="#598Decoder" title='Decoder' data-ref="598Decoder" data-ref-filename="598Decoder">Decoder</a>);</td></tr>
<tr><th id="1104">1104</th><td>    <b>break</b>;</td></tr>
<tr><th id="1105">1105</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>:</td></tr>
<tr><th id="1106">1106</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>:</td></tr>
<tr><th id="1107">1107</th><td>    <a class="tu ref fn" href="#_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR128RegisterClass' data-use='c' data-ref="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR128RegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#595Inst" title='Inst' data-ref="595Inst" data-ref-filename="595Inst">Inst</a></span>, <a class="local col9 ref" href="#599Rt" title='Rt' data-ref="599Rt" data-ref-filename="599Rt">Rt</a>, <a class="local col7 ref" href="#597Addr" title='Addr' data-ref="597Addr" data-ref-filename="597Addr">Addr</a>, <a class="local col8 ref" href="#598Decoder" title='Decoder' data-ref="598Decoder" data-ref-filename="598Decoder">Decoder</a>);</td></tr>
<tr><th id="1108">1108</th><td>    <b>break</b>;</td></tr>
<tr><th id="1109">1109</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>:</td></tr>
<tr><th id="1110">1110</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a>:</td></tr>
<tr><th id="1111">1111</th><td>    <a class="tu ref fn" href="#_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR64RegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#595Inst" title='Inst' data-ref="595Inst" data-ref-filename="595Inst">Inst</a></span>, <a class="local col9 ref" href="#599Rt" title='Rt' data-ref="599Rt" data-ref-filename="599Rt">Rt</a>, <a class="local col7 ref" href="#597Addr" title='Addr' data-ref="597Addr" data-ref-filename="597Addr">Addr</a>, <a class="local col8 ref" href="#598Decoder" title='Decoder' data-ref="598Decoder" data-ref-filename="598Decoder">Decoder</a>);</td></tr>
<tr><th id="1112">1112</th><td>    <b>break</b>;</td></tr>
<tr><th id="1113">1113</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>:</td></tr>
<tr><th id="1114">1114</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>:</td></tr>
<tr><th id="1115">1115</th><td>    <a class="tu ref fn" href="#_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR32RegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#595Inst" title='Inst' data-ref="595Inst" data-ref-filename="595Inst">Inst</a></span>, <a class="local col9 ref" href="#599Rt" title='Rt' data-ref="599Rt" data-ref-filename="599Rt">Rt</a>, <a class="local col7 ref" href="#597Addr" title='Addr' data-ref="597Addr" data-ref-filename="597Addr">Addr</a>, <a class="local col8 ref" href="#598Decoder" title='Decoder' data-ref="598Decoder" data-ref-filename="598Decoder">Decoder</a>);</td></tr>
<tr><th id="1116">1116</th><td>    <b>break</b>;</td></tr>
<tr><th id="1117">1117</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHui" title='llvm::AArch64::LDRHui' data-ref="llvm::AArch64::LDRHui" data-ref-filename="llvm..AArch64..LDRHui">LDRHui</a>:</td></tr>
<tr><th id="1118">1118</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHui" title='llvm::AArch64::STRHui' data-ref="llvm::AArch64::STRHui" data-ref-filename="llvm..AArch64..STRHui">STRHui</a>:</td></tr>
<tr><th id="1119">1119</th><td>    <a class="tu ref fn" href="#_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR16RegisterClass' data-use='c' data-ref="_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR16RegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#595Inst" title='Inst' data-ref="595Inst" data-ref-filename="595Inst">Inst</a></span>, <a class="local col9 ref" href="#599Rt" title='Rt' data-ref="599Rt" data-ref-filename="599Rt">Rt</a>, <a class="local col7 ref" href="#597Addr" title='Addr' data-ref="597Addr" data-ref-filename="597Addr">Addr</a>, <a class="local col8 ref" href="#598Decoder" title='Decoder' data-ref="598Decoder" data-ref-filename="598Decoder">Decoder</a>);</td></tr>
<tr><th id="1120">1120</th><td>    <b>break</b>;</td></tr>
<tr><th id="1121">1121</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBui" title='llvm::AArch64::LDRBui' data-ref="llvm::AArch64::LDRBui" data-ref-filename="llvm..AArch64..LDRBui">LDRBui</a>:</td></tr>
<tr><th id="1122">1122</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBui" title='llvm::AArch64::STRBui' data-ref="llvm::AArch64::STRBui" data-ref-filename="llvm..AArch64..STRBui">STRBui</a>:</td></tr>
<tr><th id="1123">1123</th><td>    <a class="tu ref fn" href="#_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR8RegisterClass' data-use='c' data-ref="_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR8RegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#595Inst" title='Inst' data-ref="595Inst" data-ref-filename="595Inst">Inst</a></span>, <a class="local col9 ref" href="#599Rt" title='Rt' data-ref="599Rt" data-ref-filename="599Rt">Rt</a>, <a class="local col7 ref" href="#597Addr" title='Addr' data-ref="597Addr" data-ref-filename="597Addr">Addr</a>, <a class="local col8 ref" href="#598Decoder" title='Decoder' data-ref="598Decoder" data-ref-filename="598Decoder">Decoder</a>);</td></tr>
<tr><th id="1124">1124</th><td>    <b>break</b>;</td></tr>
<tr><th id="1125">1125</th><td>  }</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td>  <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#595Inst" title='Inst' data-ref="595Inst" data-ref-filename="595Inst">Inst</a></span>, <a class="local col0 ref" href="#600Rn" title='Rn' data-ref="600Rn" data-ref-filename="600Rn">Rn</a>, <a class="local col7 ref" href="#597Addr" title='Addr' data-ref="597Addr" data-ref-filename="597Addr">Addr</a>, <a class="local col8 ref" href="#598Decoder" title='Decoder' data-ref="598Decoder" data-ref-filename="598Decoder">Decoder</a>);</td></tr>
<tr><th id="1128">1128</th><td>  <b>if</b> (!<a class="local col2 ref" href="#602Dis" title='Dis' data-ref="602Dis" data-ref-filename="602Dis">Dis</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" title='llvm::MCDisassembler::tryAddingSymbolicOperand' data-ref="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" data-ref-filename="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm">tryAddingSymbolicOperand</a>(<span class='refarg'><a class="local col5 ref" href="#595Inst" title='Inst' data-ref="595Inst" data-ref-filename="595Inst">Inst</a></span>, <a class="local col1 ref" href="#601offset" title='offset' data-ref="601offset" data-ref-filename="601offset">offset</a>, <a class="local col7 ref" href="#597Addr" title='Addr' data-ref="597Addr" data-ref-filename="597Addr">Addr</a>, <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>, <var>0</var>, <var>4</var>))</td></tr>
<tr><th id="1129">1129</th><td>    <a class="local col5 ref" href="#595Inst" title='Inst' data-ref="595Inst" data-ref-filename="595Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col1 ref" href="#601offset" title='offset' data-ref="601offset" data-ref-filename="601offset">offset</a>));</td></tr>
<tr><th id="1130">1130</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1131">1131</th><td>}</td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv" title='DecodeSignedLdStInstruction' data-type='DecodeStatus DecodeSignedLdStInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv">DecodeSignedLdStInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="603Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="603Inst" data-ref-filename="603Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="604insn" title='insn' data-type='uint32_t' data-ref="604insn" data-ref-filename="604insn">insn</dfn>,</td></tr>
<tr><th id="1134">1134</th><td>                                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="605Addr" title='Addr' data-type='uint64_t' data-ref="605Addr" data-ref-filename="605Addr">Addr</dfn>,</td></tr>
<tr><th id="1135">1135</th><td>                                                <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="606Decoder" title='Decoder' data-type='const void *' data-ref="606Decoder" data-ref-filename="606Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1136">1136</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="607Rt" title='Rt' data-type='unsigned int' data-ref="607Rt" data-ref-filename="607Rt">Rt</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#604insn" title='insn' data-ref="604insn" data-ref-filename="604insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1137">1137</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="608Rn" title='Rn' data-type='unsigned int' data-ref="608Rn" data-ref-filename="608Rn">Rn</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#604insn" title='insn' data-ref="604insn" data-ref-filename="604insn">insn</a>, <var>5</var>, <var>5</var>);</td></tr>
<tr><th id="1138">1138</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="609offset" title='offset' data-type='int64_t' data-ref="609offset" data-ref-filename="609offset">offset</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#604insn" title='insn' data-ref="604insn" data-ref-filename="604insn">insn</a>, <var>12</var>, <var>9</var>);</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td>  <i>// offset is a 9-bit signed immediate, so sign extend it to</i></td></tr>
<tr><th id="1141">1141</th><td><i>  // fill the unsigned.</i></td></tr>
<tr><th id="1142">1142</th><td>  <b>if</b> (<a class="local col9 ref" href="#609offset" title='offset' data-ref="609offset" data-ref-filename="609offset">offset</a> &amp; (<var>1</var> &lt;&lt; (<var>9</var> - <var>1</var>)))</td></tr>
<tr><th id="1143">1143</th><td>    <a class="local col9 ref" href="#609offset" title='offset' data-ref="609offset" data-ref-filename="609offset">offset</a> |= ~((<var>1LL</var> &lt;&lt; <var>9</var>) - <var>1</var>);</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td>  <i>// First operand is always the writeback to the address register, if needed.</i></td></tr>
<tr><th id="1146">1146</th><td>  <b>switch</b> (<a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst" data-ref-filename="603Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1147">1147</th><td>  <b>default</b>:</td></tr>
<tr><th id="1148">1148</th><td>    <b>break</b>;</td></tr>
<tr><th id="1149">1149</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWpre" title='llvm::AArch64::LDRSBWpre' data-ref="llvm::AArch64::LDRSBWpre" data-ref-filename="llvm..AArch64..LDRSBWpre">LDRSBWpre</a>:</td></tr>
<tr><th id="1150">1150</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWpre" title='llvm::AArch64::LDRSHWpre' data-ref="llvm::AArch64::LDRSHWpre" data-ref-filename="llvm..AArch64..LDRSHWpre">LDRSHWpre</a>:</td></tr>
<tr><th id="1151">1151</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBpre" title='llvm::AArch64::STRBBpre' data-ref="llvm::AArch64::STRBBpre" data-ref-filename="llvm..AArch64..STRBBpre">STRBBpre</a>:</td></tr>
<tr><th id="1152">1152</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBpre" title='llvm::AArch64::LDRBBpre' data-ref="llvm::AArch64::LDRBBpre" data-ref-filename="llvm..AArch64..LDRBBpre">LDRBBpre</a>:</td></tr>
<tr><th id="1153">1153</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHpre" title='llvm::AArch64::STRHHpre' data-ref="llvm::AArch64::STRHHpre" data-ref-filename="llvm..AArch64..STRHHpre">STRHHpre</a>:</td></tr>
<tr><th id="1154">1154</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHpre" title='llvm::AArch64::LDRHHpre' data-ref="llvm::AArch64::LDRHHpre" data-ref-filename="llvm..AArch64..LDRHHpre">LDRHHpre</a>:</td></tr>
<tr><th id="1155">1155</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWpre" title='llvm::AArch64::STRWpre' data-ref="llvm::AArch64::STRWpre" data-ref-filename="llvm..AArch64..STRWpre">STRWpre</a>:</td></tr>
<tr><th id="1156">1156</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWpre" title='llvm::AArch64::LDRWpre' data-ref="llvm::AArch64::LDRWpre" data-ref-filename="llvm..AArch64..LDRWpre">LDRWpre</a>:</td></tr>
<tr><th id="1157">1157</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWpost" title='llvm::AArch64::LDRSBWpost' data-ref="llvm::AArch64::LDRSBWpost" data-ref-filename="llvm..AArch64..LDRSBWpost">LDRSBWpost</a>:</td></tr>
<tr><th id="1158">1158</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWpost" title='llvm::AArch64::LDRSHWpost' data-ref="llvm::AArch64::LDRSHWpost" data-ref-filename="llvm..AArch64..LDRSHWpost">LDRSHWpost</a>:</td></tr>
<tr><th id="1159">1159</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBpost" title='llvm::AArch64::STRBBpost' data-ref="llvm::AArch64::STRBBpost" data-ref-filename="llvm..AArch64..STRBBpost">STRBBpost</a>:</td></tr>
<tr><th id="1160">1160</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBpost" title='llvm::AArch64::LDRBBpost' data-ref="llvm::AArch64::LDRBBpost" data-ref-filename="llvm..AArch64..LDRBBpost">LDRBBpost</a>:</td></tr>
<tr><th id="1161">1161</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHpost" title='llvm::AArch64::STRHHpost' data-ref="llvm::AArch64::STRHHpost" data-ref-filename="llvm..AArch64..STRHHpost">STRHHpost</a>:</td></tr>
<tr><th id="1162">1162</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHpost" title='llvm::AArch64::LDRHHpost' data-ref="llvm::AArch64::LDRHHpost" data-ref-filename="llvm..AArch64..LDRHHpost">LDRHHpost</a>:</td></tr>
<tr><th id="1163">1163</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWpost" title='llvm::AArch64::STRWpost' data-ref="llvm::AArch64::STRWpost" data-ref-filename="llvm..AArch64..STRWpost">STRWpost</a>:</td></tr>
<tr><th id="1164">1164</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWpost" title='llvm::AArch64::LDRWpost' data-ref="llvm::AArch64::LDRWpost" data-ref-filename="llvm..AArch64..LDRWpost">LDRWpost</a>:</td></tr>
<tr><th id="1165">1165</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXpre" title='llvm::AArch64::LDRSBXpre' data-ref="llvm::AArch64::LDRSBXpre" data-ref-filename="llvm..AArch64..LDRSBXpre">LDRSBXpre</a>:</td></tr>
<tr><th id="1166">1166</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXpre" title='llvm::AArch64::LDRSHXpre' data-ref="llvm::AArch64::LDRSHXpre" data-ref-filename="llvm..AArch64..LDRSHXpre">LDRSHXpre</a>:</td></tr>
<tr><th id="1167">1167</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXpre" title='llvm::AArch64::STRXpre' data-ref="llvm::AArch64::STRXpre" data-ref-filename="llvm..AArch64..STRXpre">STRXpre</a>:</td></tr>
<tr><th id="1168">1168</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWpre" title='llvm::AArch64::LDRSWpre' data-ref="llvm::AArch64::LDRSWpre" data-ref-filename="llvm..AArch64..LDRSWpre">LDRSWpre</a>:</td></tr>
<tr><th id="1169">1169</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXpre" title='llvm::AArch64::LDRXpre' data-ref="llvm::AArch64::LDRXpre" data-ref-filename="llvm..AArch64..LDRXpre">LDRXpre</a>:</td></tr>
<tr><th id="1170">1170</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXpost" title='llvm::AArch64::LDRSBXpost' data-ref="llvm::AArch64::LDRSBXpost" data-ref-filename="llvm..AArch64..LDRSBXpost">LDRSBXpost</a>:</td></tr>
<tr><th id="1171">1171</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXpost" title='llvm::AArch64::LDRSHXpost' data-ref="llvm::AArch64::LDRSHXpost" data-ref-filename="llvm..AArch64..LDRSHXpost">LDRSHXpost</a>:</td></tr>
<tr><th id="1172">1172</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXpost" title='llvm::AArch64::STRXpost' data-ref="llvm::AArch64::STRXpost" data-ref-filename="llvm..AArch64..STRXpost">STRXpost</a>:</td></tr>
<tr><th id="1173">1173</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWpost" title='llvm::AArch64::LDRSWpost' data-ref="llvm::AArch64::LDRSWpost" data-ref-filename="llvm..AArch64..LDRSWpost">LDRSWpost</a>:</td></tr>
<tr><th id="1174">1174</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXpost" title='llvm::AArch64::LDRXpost' data-ref="llvm::AArch64::LDRXpost" data-ref-filename="llvm..AArch64..LDRXpost">LDRXpost</a>:</td></tr>
<tr><th id="1175">1175</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQpre" title='llvm::AArch64::LDRQpre' data-ref="llvm::AArch64::LDRQpre" data-ref-filename="llvm..AArch64..LDRQpre">LDRQpre</a>:</td></tr>
<tr><th id="1176">1176</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQpre" title='llvm::AArch64::STRQpre' data-ref="llvm::AArch64::STRQpre" data-ref-filename="llvm..AArch64..STRQpre">STRQpre</a>:</td></tr>
<tr><th id="1177">1177</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQpost" title='llvm::AArch64::LDRQpost' data-ref="llvm::AArch64::LDRQpost" data-ref-filename="llvm..AArch64..LDRQpost">LDRQpost</a>:</td></tr>
<tr><th id="1178">1178</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQpost" title='llvm::AArch64::STRQpost' data-ref="llvm::AArch64::STRQpost" data-ref-filename="llvm..AArch64..STRQpost">STRQpost</a>:</td></tr>
<tr><th id="1179">1179</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDpre" title='llvm::AArch64::LDRDpre' data-ref="llvm::AArch64::LDRDpre" data-ref-filename="llvm..AArch64..LDRDpre">LDRDpre</a>:</td></tr>
<tr><th id="1180">1180</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDpre" title='llvm::AArch64::STRDpre' data-ref="llvm::AArch64::STRDpre" data-ref-filename="llvm..AArch64..STRDpre">STRDpre</a>:</td></tr>
<tr><th id="1181">1181</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDpost" title='llvm::AArch64::LDRDpost' data-ref="llvm::AArch64::LDRDpost" data-ref-filename="llvm..AArch64..LDRDpost">LDRDpost</a>:</td></tr>
<tr><th id="1182">1182</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDpost" title='llvm::AArch64::STRDpost' data-ref="llvm::AArch64::STRDpost" data-ref-filename="llvm..AArch64..STRDpost">STRDpost</a>:</td></tr>
<tr><th id="1183">1183</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSpre" title='llvm::AArch64::LDRSpre' data-ref="llvm::AArch64::LDRSpre" data-ref-filename="llvm..AArch64..LDRSpre">LDRSpre</a>:</td></tr>
<tr><th id="1184">1184</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSpre" title='llvm::AArch64::STRSpre' data-ref="llvm::AArch64::STRSpre" data-ref-filename="llvm..AArch64..STRSpre">STRSpre</a>:</td></tr>
<tr><th id="1185">1185</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSpost" title='llvm::AArch64::LDRSpost' data-ref="llvm::AArch64::LDRSpost" data-ref-filename="llvm..AArch64..LDRSpost">LDRSpost</a>:</td></tr>
<tr><th id="1186">1186</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSpost" title='llvm::AArch64::STRSpost' data-ref="llvm::AArch64::STRSpost" data-ref-filename="llvm..AArch64..STRSpost">STRSpost</a>:</td></tr>
<tr><th id="1187">1187</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHpre" title='llvm::AArch64::LDRHpre' data-ref="llvm::AArch64::LDRHpre" data-ref-filename="llvm..AArch64..LDRHpre">LDRHpre</a>:</td></tr>
<tr><th id="1188">1188</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHpre" title='llvm::AArch64::STRHpre' data-ref="llvm::AArch64::STRHpre" data-ref-filename="llvm..AArch64..STRHpre">STRHpre</a>:</td></tr>
<tr><th id="1189">1189</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHpost" title='llvm::AArch64::LDRHpost' data-ref="llvm::AArch64::LDRHpost" data-ref-filename="llvm..AArch64..LDRHpost">LDRHpost</a>:</td></tr>
<tr><th id="1190">1190</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHpost" title='llvm::AArch64::STRHpost' data-ref="llvm::AArch64::STRHpost" data-ref-filename="llvm..AArch64..STRHpost">STRHpost</a>:</td></tr>
<tr><th id="1191">1191</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBpre" title='llvm::AArch64::LDRBpre' data-ref="llvm::AArch64::LDRBpre" data-ref-filename="llvm..AArch64..LDRBpre">LDRBpre</a>:</td></tr>
<tr><th id="1192">1192</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBpre" title='llvm::AArch64::STRBpre' data-ref="llvm::AArch64::STRBpre" data-ref-filename="llvm..AArch64..STRBpre">STRBpre</a>:</td></tr>
<tr><th id="1193">1193</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBpost" title='llvm::AArch64::LDRBpost' data-ref="llvm::AArch64::LDRBpost" data-ref-filename="llvm..AArch64..LDRBpost">LDRBpost</a>:</td></tr>
<tr><th id="1194">1194</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBpost" title='llvm::AArch64::STRBpost' data-ref="llvm::AArch64::STRBpost" data-ref-filename="llvm..AArch64..STRBpost">STRBpost</a>:</td></tr>
<tr><th id="1195">1195</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst" data-ref-filename="603Inst">Inst</a></span>, <a class="local col8 ref" href="#608Rn" title='Rn' data-ref="608Rn" data-ref-filename="608Rn">Rn</a>, <a class="local col5 ref" href="#605Addr" title='Addr' data-ref="605Addr" data-ref-filename="605Addr">Addr</a>, <a class="local col6 ref" href="#606Decoder" title='Decoder' data-ref="606Decoder" data-ref-filename="606Decoder">Decoder</a>);</td></tr>
<tr><th id="1196">1196</th><td>    <b>break</b>;</td></tr>
<tr><th id="1197">1197</th><td>  }</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td>  <b>switch</b> (<a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst" data-ref-filename="603Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1200">1200</th><td>  <b>default</b>:</td></tr>
<tr><th id="1201">1201</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1202">1202</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PRFUMi" title='llvm::AArch64::PRFUMi' data-ref="llvm::AArch64::PRFUMi" data-ref-filename="llvm..AArch64..PRFUMi">PRFUMi</a>:</td></tr>
<tr><th id="1203">1203</th><td>    <i>// Rt is an immediate in prefetch.</i></td></tr>
<tr><th id="1204">1204</th><td>    <a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst" data-ref-filename="603Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col7 ref" href="#607Rt" title='Rt' data-ref="607Rt" data-ref-filename="607Rt">Rt</a>));</td></tr>
<tr><th id="1205">1205</th><td>    <b>break</b>;</td></tr>
<tr><th id="1206">1206</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURBBi" title='llvm::AArch64::STURBBi' data-ref="llvm::AArch64::STURBBi" data-ref-filename="llvm..AArch64..STURBBi">STURBBi</a>:</td></tr>
<tr><th id="1207">1207</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURBBi" title='llvm::AArch64::LDURBBi' data-ref="llvm::AArch64::LDURBBi" data-ref-filename="llvm..AArch64..LDURBBi">LDURBBi</a>:</td></tr>
<tr><th id="1208">1208</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSBWi" title='llvm::AArch64::LDURSBWi' data-ref="llvm::AArch64::LDURSBWi" data-ref-filename="llvm..AArch64..LDURSBWi">LDURSBWi</a>:</td></tr>
<tr><th id="1209">1209</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHHi" title='llvm::AArch64::STURHHi' data-ref="llvm::AArch64::STURHHi" data-ref-filename="llvm..AArch64..STURHHi">STURHHi</a>:</td></tr>
<tr><th id="1210">1210</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURHHi" title='llvm::AArch64::LDURHHi' data-ref="llvm::AArch64::LDURHHi" data-ref-filename="llvm..AArch64..LDURHHi">LDURHHi</a>:</td></tr>
<tr><th id="1211">1211</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSHWi" title='llvm::AArch64::LDURSHWi' data-ref="llvm::AArch64::LDURSHWi" data-ref-filename="llvm..AArch64..LDURSHWi">LDURSHWi</a>:</td></tr>
<tr><th id="1212">1212</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a>:</td></tr>
<tr><th id="1213">1213</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>:</td></tr>
<tr><th id="1214">1214</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDTRSBWi" title='llvm::AArch64::LDTRSBWi' data-ref="llvm::AArch64::LDTRSBWi" data-ref-filename="llvm..AArch64..LDTRSBWi">LDTRSBWi</a>:</td></tr>
<tr><th id="1215">1215</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDTRSHWi" title='llvm::AArch64::LDTRSHWi' data-ref="llvm::AArch64::LDTRSHWi" data-ref-filename="llvm..AArch64..LDTRSHWi">LDTRSHWi</a>:</td></tr>
<tr><th id="1216">1216</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STTRWi" title='llvm::AArch64::STTRWi' data-ref="llvm::AArch64::STTRWi" data-ref-filename="llvm..AArch64..STTRWi">STTRWi</a>:</td></tr>
<tr><th id="1217">1217</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDTRWi" title='llvm::AArch64::LDTRWi' data-ref="llvm::AArch64::LDTRWi" data-ref-filename="llvm..AArch64..LDTRWi">LDTRWi</a>:</td></tr>
<tr><th id="1218">1218</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STTRHi" title='llvm::AArch64::STTRHi' data-ref="llvm::AArch64::STTRHi" data-ref-filename="llvm..AArch64..STTRHi">STTRHi</a>:</td></tr>
<tr><th id="1219">1219</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDTRHi" title='llvm::AArch64::LDTRHi' data-ref="llvm::AArch64::LDTRHi" data-ref-filename="llvm..AArch64..LDTRHi">LDTRHi</a>:</td></tr>
<tr><th id="1220">1220</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDTRBi" title='llvm::AArch64::LDTRBi' data-ref="llvm::AArch64::LDTRBi" data-ref-filename="llvm..AArch64..LDTRBi">LDTRBi</a>:</td></tr>
<tr><th id="1221">1221</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STTRBi" title='llvm::AArch64::STTRBi' data-ref="llvm::AArch64::STTRBi" data-ref-filename="llvm..AArch64..STTRBi">STTRBi</a>:</td></tr>
<tr><th id="1222">1222</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWpre" title='llvm::AArch64::LDRSBWpre' data-ref="llvm::AArch64::LDRSBWpre" data-ref-filename="llvm..AArch64..LDRSBWpre">LDRSBWpre</a>:</td></tr>
<tr><th id="1223">1223</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWpre" title='llvm::AArch64::LDRSHWpre' data-ref="llvm::AArch64::LDRSHWpre" data-ref-filename="llvm..AArch64..LDRSHWpre">LDRSHWpre</a>:</td></tr>
<tr><th id="1224">1224</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBpre" title='llvm::AArch64::STRBBpre' data-ref="llvm::AArch64::STRBBpre" data-ref-filename="llvm..AArch64..STRBBpre">STRBBpre</a>:</td></tr>
<tr><th id="1225">1225</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBpre" title='llvm::AArch64::LDRBBpre' data-ref="llvm::AArch64::LDRBBpre" data-ref-filename="llvm..AArch64..LDRBBpre">LDRBBpre</a>:</td></tr>
<tr><th id="1226">1226</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHpre" title='llvm::AArch64::STRHHpre' data-ref="llvm::AArch64::STRHHpre" data-ref-filename="llvm..AArch64..STRHHpre">STRHHpre</a>:</td></tr>
<tr><th id="1227">1227</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHpre" title='llvm::AArch64::LDRHHpre' data-ref="llvm::AArch64::LDRHHpre" data-ref-filename="llvm..AArch64..LDRHHpre">LDRHHpre</a>:</td></tr>
<tr><th id="1228">1228</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWpre" title='llvm::AArch64::STRWpre' data-ref="llvm::AArch64::STRWpre" data-ref-filename="llvm..AArch64..STRWpre">STRWpre</a>:</td></tr>
<tr><th id="1229">1229</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWpre" title='llvm::AArch64::LDRWpre' data-ref="llvm::AArch64::LDRWpre" data-ref-filename="llvm..AArch64..LDRWpre">LDRWpre</a>:</td></tr>
<tr><th id="1230">1230</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWpost" title='llvm::AArch64::LDRSBWpost' data-ref="llvm::AArch64::LDRSBWpost" data-ref-filename="llvm..AArch64..LDRSBWpost">LDRSBWpost</a>:</td></tr>
<tr><th id="1231">1231</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWpost" title='llvm::AArch64::LDRSHWpost' data-ref="llvm::AArch64::LDRSHWpost" data-ref-filename="llvm..AArch64..LDRSHWpost">LDRSHWpost</a>:</td></tr>
<tr><th id="1232">1232</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBpost" title='llvm::AArch64::STRBBpost' data-ref="llvm::AArch64::STRBBpost" data-ref-filename="llvm..AArch64..STRBBpost">STRBBpost</a>:</td></tr>
<tr><th id="1233">1233</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBpost" title='llvm::AArch64::LDRBBpost' data-ref="llvm::AArch64::LDRBBpost" data-ref-filename="llvm..AArch64..LDRBBpost">LDRBBpost</a>:</td></tr>
<tr><th id="1234">1234</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHpost" title='llvm::AArch64::STRHHpost' data-ref="llvm::AArch64::STRHHpost" data-ref-filename="llvm..AArch64..STRHHpost">STRHHpost</a>:</td></tr>
<tr><th id="1235">1235</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHpost" title='llvm::AArch64::LDRHHpost' data-ref="llvm::AArch64::LDRHHpost" data-ref-filename="llvm..AArch64..LDRHHpost">LDRHHpost</a>:</td></tr>
<tr><th id="1236">1236</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWpost" title='llvm::AArch64::STRWpost' data-ref="llvm::AArch64::STRWpost" data-ref-filename="llvm..AArch64..STRWpost">STRWpost</a>:</td></tr>
<tr><th id="1237">1237</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWpost" title='llvm::AArch64::LDRWpost' data-ref="llvm::AArch64::LDRWpost" data-ref-filename="llvm..AArch64..LDRWpost">LDRWpost</a>:</td></tr>
<tr><th id="1238">1238</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLURBi" title='llvm::AArch64::STLURBi' data-ref="llvm::AArch64::STLURBi" data-ref-filename="llvm..AArch64..STLURBi">STLURBi</a>:</td></tr>
<tr><th id="1239">1239</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLURHi" title='llvm::AArch64::STLURHi' data-ref="llvm::AArch64::STLURHi" data-ref-filename="llvm..AArch64..STLURHi">STLURHi</a>:</td></tr>
<tr><th id="1240">1240</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLURWi" title='llvm::AArch64::STLURWi' data-ref="llvm::AArch64::STLURWi" data-ref-filename="llvm..AArch64..STLURWi">STLURWi</a>:</td></tr>
<tr><th id="1241">1241</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAPURBi" title='llvm::AArch64::LDAPURBi' data-ref="llvm::AArch64::LDAPURBi" data-ref-filename="llvm..AArch64..LDAPURBi">LDAPURBi</a>:</td></tr>
<tr><th id="1242">1242</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAPURSBWi" title='llvm::AArch64::LDAPURSBWi' data-ref="llvm::AArch64::LDAPURSBWi" data-ref-filename="llvm..AArch64..LDAPURSBWi">LDAPURSBWi</a>:</td></tr>
<tr><th id="1243">1243</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAPURHi" title='llvm::AArch64::LDAPURHi' data-ref="llvm::AArch64::LDAPURHi" data-ref-filename="llvm..AArch64..LDAPURHi">LDAPURHi</a>:</td></tr>
<tr><th id="1244">1244</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAPURSHWi" title='llvm::AArch64::LDAPURSHWi' data-ref="llvm::AArch64::LDAPURSHWi" data-ref-filename="llvm..AArch64..LDAPURSHWi">LDAPURSHWi</a>:</td></tr>
<tr><th id="1245">1245</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAPURi" title='llvm::AArch64::LDAPURi' data-ref="llvm::AArch64::LDAPURi" data-ref-filename="llvm..AArch64..LDAPURi">LDAPURi</a>:</td></tr>
<tr><th id="1246">1246</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst" data-ref-filename="603Inst">Inst</a></span>, <a class="local col7 ref" href="#607Rt" title='Rt' data-ref="607Rt" data-ref-filename="607Rt">Rt</a>, <a class="local col5 ref" href="#605Addr" title='Addr' data-ref="605Addr" data-ref-filename="605Addr">Addr</a>, <a class="local col6 ref" href="#606Decoder" title='Decoder' data-ref="606Decoder" data-ref-filename="606Decoder">Decoder</a>);</td></tr>
<tr><th id="1247">1247</th><td>    <b>break</b>;</td></tr>
<tr><th id="1248">1248</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSBXi" title='llvm::AArch64::LDURSBXi' data-ref="llvm::AArch64::LDURSBXi" data-ref-filename="llvm..AArch64..LDURSBXi">LDURSBXi</a>:</td></tr>
<tr><th id="1249">1249</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSHXi" title='llvm::AArch64::LDURSHXi' data-ref="llvm::AArch64::LDURSHXi" data-ref-filename="llvm..AArch64..LDURSHXi">LDURSHXi</a>:</td></tr>
<tr><th id="1250">1250</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSWi" title='llvm::AArch64::LDURSWi' data-ref="llvm::AArch64::LDURSWi" data-ref-filename="llvm..AArch64..LDURSWi">LDURSWi</a>:</td></tr>
<tr><th id="1251">1251</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>:</td></tr>
<tr><th id="1252">1252</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>:</td></tr>
<tr><th id="1253">1253</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDTRSBXi" title='llvm::AArch64::LDTRSBXi' data-ref="llvm::AArch64::LDTRSBXi" data-ref-filename="llvm..AArch64..LDTRSBXi">LDTRSBXi</a>:</td></tr>
<tr><th id="1254">1254</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDTRSHXi" title='llvm::AArch64::LDTRSHXi' data-ref="llvm::AArch64::LDTRSHXi" data-ref-filename="llvm..AArch64..LDTRSHXi">LDTRSHXi</a>:</td></tr>
<tr><th id="1255">1255</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDTRSWi" title='llvm::AArch64::LDTRSWi' data-ref="llvm::AArch64::LDTRSWi" data-ref-filename="llvm..AArch64..LDTRSWi">LDTRSWi</a>:</td></tr>
<tr><th id="1256">1256</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STTRXi" title='llvm::AArch64::STTRXi' data-ref="llvm::AArch64::STTRXi" data-ref-filename="llvm..AArch64..STTRXi">STTRXi</a>:</td></tr>
<tr><th id="1257">1257</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDTRXi" title='llvm::AArch64::LDTRXi' data-ref="llvm::AArch64::LDTRXi" data-ref-filename="llvm..AArch64..LDTRXi">LDTRXi</a>:</td></tr>
<tr><th id="1258">1258</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXpre" title='llvm::AArch64::LDRSBXpre' data-ref="llvm::AArch64::LDRSBXpre" data-ref-filename="llvm..AArch64..LDRSBXpre">LDRSBXpre</a>:</td></tr>
<tr><th id="1259">1259</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXpre" title='llvm::AArch64::LDRSHXpre' data-ref="llvm::AArch64::LDRSHXpre" data-ref-filename="llvm..AArch64..LDRSHXpre">LDRSHXpre</a>:</td></tr>
<tr><th id="1260">1260</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXpre" title='llvm::AArch64::STRXpre' data-ref="llvm::AArch64::STRXpre" data-ref-filename="llvm..AArch64..STRXpre">STRXpre</a>:</td></tr>
<tr><th id="1261">1261</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWpre" title='llvm::AArch64::LDRSWpre' data-ref="llvm::AArch64::LDRSWpre" data-ref-filename="llvm..AArch64..LDRSWpre">LDRSWpre</a>:</td></tr>
<tr><th id="1262">1262</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXpre" title='llvm::AArch64::LDRXpre' data-ref="llvm::AArch64::LDRXpre" data-ref-filename="llvm..AArch64..LDRXpre">LDRXpre</a>:</td></tr>
<tr><th id="1263">1263</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXpost" title='llvm::AArch64::LDRSBXpost' data-ref="llvm::AArch64::LDRSBXpost" data-ref-filename="llvm..AArch64..LDRSBXpost">LDRSBXpost</a>:</td></tr>
<tr><th id="1264">1264</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXpost" title='llvm::AArch64::LDRSHXpost' data-ref="llvm::AArch64::LDRSHXpost" data-ref-filename="llvm..AArch64..LDRSHXpost">LDRSHXpost</a>:</td></tr>
<tr><th id="1265">1265</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXpost" title='llvm::AArch64::STRXpost' data-ref="llvm::AArch64::STRXpost" data-ref-filename="llvm..AArch64..STRXpost">STRXpost</a>:</td></tr>
<tr><th id="1266">1266</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWpost" title='llvm::AArch64::LDRSWpost' data-ref="llvm::AArch64::LDRSWpost" data-ref-filename="llvm..AArch64..LDRSWpost">LDRSWpost</a>:</td></tr>
<tr><th id="1267">1267</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXpost" title='llvm::AArch64::LDRXpost' data-ref="llvm::AArch64::LDRXpost" data-ref-filename="llvm..AArch64..LDRXpost">LDRXpost</a>:</td></tr>
<tr><th id="1268">1268</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAPURSWi" title='llvm::AArch64::LDAPURSWi' data-ref="llvm::AArch64::LDAPURSWi" data-ref-filename="llvm..AArch64..LDAPURSWi">LDAPURSWi</a>:</td></tr>
<tr><th id="1269">1269</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAPURSHXi" title='llvm::AArch64::LDAPURSHXi' data-ref="llvm::AArch64::LDAPURSHXi" data-ref-filename="llvm..AArch64..LDAPURSHXi">LDAPURSHXi</a>:</td></tr>
<tr><th id="1270">1270</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAPURSBXi" title='llvm::AArch64::LDAPURSBXi' data-ref="llvm::AArch64::LDAPURSBXi" data-ref-filename="llvm..AArch64..LDAPURSBXi">LDAPURSBXi</a>:</td></tr>
<tr><th id="1271">1271</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLURXi" title='llvm::AArch64::STLURXi' data-ref="llvm::AArch64::STLURXi" data-ref-filename="llvm..AArch64..STLURXi">STLURXi</a>:</td></tr>
<tr><th id="1272">1272</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAPURXi" title='llvm::AArch64::LDAPURXi' data-ref="llvm::AArch64::LDAPURXi" data-ref-filename="llvm..AArch64..LDAPURXi">LDAPURXi</a>:</td></tr>
<tr><th id="1273">1273</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst" data-ref-filename="603Inst">Inst</a></span>, <a class="local col7 ref" href="#607Rt" title='Rt' data-ref="607Rt" data-ref-filename="607Rt">Rt</a>, <a class="local col5 ref" href="#605Addr" title='Addr' data-ref="605Addr" data-ref-filename="605Addr">Addr</a>, <a class="local col6 ref" href="#606Decoder" title='Decoder' data-ref="606Decoder" data-ref-filename="606Decoder">Decoder</a>);</td></tr>
<tr><th id="1274">1274</th><td>    <b>break</b>;</td></tr>
<tr><th id="1275">1275</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURQi" title='llvm::AArch64::LDURQi' data-ref="llvm::AArch64::LDURQi" data-ref-filename="llvm..AArch64..LDURQi">LDURQi</a>:</td></tr>
<tr><th id="1276">1276</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURQi" title='llvm::AArch64::STURQi' data-ref="llvm::AArch64::STURQi" data-ref-filename="llvm..AArch64..STURQi">STURQi</a>:</td></tr>
<tr><th id="1277">1277</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQpre" title='llvm::AArch64::LDRQpre' data-ref="llvm::AArch64::LDRQpre" data-ref-filename="llvm..AArch64..LDRQpre">LDRQpre</a>:</td></tr>
<tr><th id="1278">1278</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQpre" title='llvm::AArch64::STRQpre' data-ref="llvm::AArch64::STRQpre" data-ref-filename="llvm..AArch64..STRQpre">STRQpre</a>:</td></tr>
<tr><th id="1279">1279</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQpost" title='llvm::AArch64::LDRQpost' data-ref="llvm::AArch64::LDRQpost" data-ref-filename="llvm..AArch64..LDRQpost">LDRQpost</a>:</td></tr>
<tr><th id="1280">1280</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQpost" title='llvm::AArch64::STRQpost' data-ref="llvm::AArch64::STRQpost" data-ref-filename="llvm..AArch64..STRQpost">STRQpost</a>:</td></tr>
<tr><th id="1281">1281</th><td>    <a class="tu ref fn" href="#_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR128RegisterClass' data-use='c' data-ref="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR128RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst" data-ref-filename="603Inst">Inst</a></span>, <a class="local col7 ref" href="#607Rt" title='Rt' data-ref="607Rt" data-ref-filename="607Rt">Rt</a>, <a class="local col5 ref" href="#605Addr" title='Addr' data-ref="605Addr" data-ref-filename="605Addr">Addr</a>, <a class="local col6 ref" href="#606Decoder" title='Decoder' data-ref="606Decoder" data-ref-filename="606Decoder">Decoder</a>);</td></tr>
<tr><th id="1282">1282</th><td>    <b>break</b>;</td></tr>
<tr><th id="1283">1283</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURDi" title='llvm::AArch64::LDURDi' data-ref="llvm::AArch64::LDURDi" data-ref-filename="llvm..AArch64..LDURDi">LDURDi</a>:</td></tr>
<tr><th id="1284">1284</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURDi" title='llvm::AArch64::STURDi' data-ref="llvm::AArch64::STURDi" data-ref-filename="llvm..AArch64..STURDi">STURDi</a>:</td></tr>
<tr><th id="1285">1285</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDpre" title='llvm::AArch64::LDRDpre' data-ref="llvm::AArch64::LDRDpre" data-ref-filename="llvm..AArch64..LDRDpre">LDRDpre</a>:</td></tr>
<tr><th id="1286">1286</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDpre" title='llvm::AArch64::STRDpre' data-ref="llvm::AArch64::STRDpre" data-ref-filename="llvm..AArch64..STRDpre">STRDpre</a>:</td></tr>
<tr><th id="1287">1287</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDpost" title='llvm::AArch64::LDRDpost' data-ref="llvm::AArch64::LDRDpost" data-ref-filename="llvm..AArch64..LDRDpost">LDRDpost</a>:</td></tr>
<tr><th id="1288">1288</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDpost" title='llvm::AArch64::STRDpost' data-ref="llvm::AArch64::STRDpost" data-ref-filename="llvm..AArch64..STRDpost">STRDpost</a>:</td></tr>
<tr><th id="1289">1289</th><td>    <a class="tu ref fn" href="#_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR64RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst" data-ref-filename="603Inst">Inst</a></span>, <a class="local col7 ref" href="#607Rt" title='Rt' data-ref="607Rt" data-ref-filename="607Rt">Rt</a>, <a class="local col5 ref" href="#605Addr" title='Addr' data-ref="605Addr" data-ref-filename="605Addr">Addr</a>, <a class="local col6 ref" href="#606Decoder" title='Decoder' data-ref="606Decoder" data-ref-filename="606Decoder">Decoder</a>);</td></tr>
<tr><th id="1290">1290</th><td>    <b>break</b>;</td></tr>
<tr><th id="1291">1291</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSi" title='llvm::AArch64::LDURSi' data-ref="llvm::AArch64::LDURSi" data-ref-filename="llvm..AArch64..LDURSi">LDURSi</a>:</td></tr>
<tr><th id="1292">1292</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURSi" title='llvm::AArch64::STURSi' data-ref="llvm::AArch64::STURSi" data-ref-filename="llvm..AArch64..STURSi">STURSi</a>:</td></tr>
<tr><th id="1293">1293</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSpre" title='llvm::AArch64::LDRSpre' data-ref="llvm::AArch64::LDRSpre" data-ref-filename="llvm..AArch64..LDRSpre">LDRSpre</a>:</td></tr>
<tr><th id="1294">1294</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSpre" title='llvm::AArch64::STRSpre' data-ref="llvm::AArch64::STRSpre" data-ref-filename="llvm..AArch64..STRSpre">STRSpre</a>:</td></tr>
<tr><th id="1295">1295</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSpost" title='llvm::AArch64::LDRSpost' data-ref="llvm::AArch64::LDRSpost" data-ref-filename="llvm..AArch64..LDRSpost">LDRSpost</a>:</td></tr>
<tr><th id="1296">1296</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSpost" title='llvm::AArch64::STRSpost' data-ref="llvm::AArch64::STRSpost" data-ref-filename="llvm..AArch64..STRSpost">STRSpost</a>:</td></tr>
<tr><th id="1297">1297</th><td>    <a class="tu ref fn" href="#_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR32RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst" data-ref-filename="603Inst">Inst</a></span>, <a class="local col7 ref" href="#607Rt" title='Rt' data-ref="607Rt" data-ref-filename="607Rt">Rt</a>, <a class="local col5 ref" href="#605Addr" title='Addr' data-ref="605Addr" data-ref-filename="605Addr">Addr</a>, <a class="local col6 ref" href="#606Decoder" title='Decoder' data-ref="606Decoder" data-ref-filename="606Decoder">Decoder</a>);</td></tr>
<tr><th id="1298">1298</th><td>    <b>break</b>;</td></tr>
<tr><th id="1299">1299</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURHi" title='llvm::AArch64::LDURHi' data-ref="llvm::AArch64::LDURHi" data-ref-filename="llvm..AArch64..LDURHi">LDURHi</a>:</td></tr>
<tr><th id="1300">1300</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHi" title='llvm::AArch64::STURHi' data-ref="llvm::AArch64::STURHi" data-ref-filename="llvm..AArch64..STURHi">STURHi</a>:</td></tr>
<tr><th id="1301">1301</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHpre" title='llvm::AArch64::LDRHpre' data-ref="llvm::AArch64::LDRHpre" data-ref-filename="llvm..AArch64..LDRHpre">LDRHpre</a>:</td></tr>
<tr><th id="1302">1302</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHpre" title='llvm::AArch64::STRHpre' data-ref="llvm::AArch64::STRHpre" data-ref-filename="llvm..AArch64..STRHpre">STRHpre</a>:</td></tr>
<tr><th id="1303">1303</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHpost" title='llvm::AArch64::LDRHpost' data-ref="llvm::AArch64::LDRHpost" data-ref-filename="llvm..AArch64..LDRHpost">LDRHpost</a>:</td></tr>
<tr><th id="1304">1304</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHpost" title='llvm::AArch64::STRHpost' data-ref="llvm::AArch64::STRHpost" data-ref-filename="llvm..AArch64..STRHpost">STRHpost</a>:</td></tr>
<tr><th id="1305">1305</th><td>    <a class="tu ref fn" href="#_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR16RegisterClass' data-use='c' data-ref="_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR16RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst" data-ref-filename="603Inst">Inst</a></span>, <a class="local col7 ref" href="#607Rt" title='Rt' data-ref="607Rt" data-ref-filename="607Rt">Rt</a>, <a class="local col5 ref" href="#605Addr" title='Addr' data-ref="605Addr" data-ref-filename="605Addr">Addr</a>, <a class="local col6 ref" href="#606Decoder" title='Decoder' data-ref="606Decoder" data-ref-filename="606Decoder">Decoder</a>);</td></tr>
<tr><th id="1306">1306</th><td>    <b>break</b>;</td></tr>
<tr><th id="1307">1307</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURBi" title='llvm::AArch64::LDURBi' data-ref="llvm::AArch64::LDURBi" data-ref-filename="llvm..AArch64..LDURBi">LDURBi</a>:</td></tr>
<tr><th id="1308">1308</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURBi" title='llvm::AArch64::STURBi' data-ref="llvm::AArch64::STURBi" data-ref-filename="llvm..AArch64..STURBi">STURBi</a>:</td></tr>
<tr><th id="1309">1309</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBpre" title='llvm::AArch64::LDRBpre' data-ref="llvm::AArch64::LDRBpre" data-ref-filename="llvm..AArch64..LDRBpre">LDRBpre</a>:</td></tr>
<tr><th id="1310">1310</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBpre" title='llvm::AArch64::STRBpre' data-ref="llvm::AArch64::STRBpre" data-ref-filename="llvm..AArch64..STRBpre">STRBpre</a>:</td></tr>
<tr><th id="1311">1311</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBpost" title='llvm::AArch64::LDRBpost' data-ref="llvm::AArch64::LDRBpost" data-ref-filename="llvm..AArch64..LDRBpost">LDRBpost</a>:</td></tr>
<tr><th id="1312">1312</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBpost" title='llvm::AArch64::STRBpost' data-ref="llvm::AArch64::STRBpost" data-ref-filename="llvm..AArch64..STRBpost">STRBpost</a>:</td></tr>
<tr><th id="1313">1313</th><td>    <a class="tu ref fn" href="#_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR8RegisterClass' data-use='c' data-ref="_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR8RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst" data-ref-filename="603Inst">Inst</a></span>, <a class="local col7 ref" href="#607Rt" title='Rt' data-ref="607Rt" data-ref-filename="607Rt">Rt</a>, <a class="local col5 ref" href="#605Addr" title='Addr' data-ref="605Addr" data-ref-filename="605Addr">Addr</a>, <a class="local col6 ref" href="#606Decoder" title='Decoder' data-ref="606Decoder" data-ref-filename="606Decoder">Decoder</a>);</td></tr>
<tr><th id="1314">1314</th><td>    <b>break</b>;</td></tr>
<tr><th id="1315">1315</th><td>  }</td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td>  <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst" data-ref-filename="603Inst">Inst</a></span>, <a class="local col8 ref" href="#608Rn" title='Rn' data-ref="608Rn" data-ref-filename="608Rn">Rn</a>, <a class="local col5 ref" href="#605Addr" title='Addr' data-ref="605Addr" data-ref-filename="605Addr">Addr</a>, <a class="local col6 ref" href="#606Decoder" title='Decoder' data-ref="606Decoder" data-ref-filename="606Decoder">Decoder</a>);</td></tr>
<tr><th id="1318">1318</th><td>  <a class="local col3 ref" href="#603Inst" title='Inst' data-ref="603Inst" data-ref-filename="603Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col9 ref" href="#609offset" title='offset' data-ref="609offset" data-ref-filename="609offset">offset</a>));</td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td>  <em>bool</em> <dfn class="local col0 decl" id="610IsLoad" title='IsLoad' data-type='bool' data-ref="610IsLoad" data-ref-filename="610IsLoad">IsLoad</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#604insn" title='insn' data-ref="604insn" data-ref-filename="604insn">insn</a>, <var>22</var>, <var>1</var>);</td></tr>
<tr><th id="1321">1321</th><td>  <em>bool</em> <dfn class="local col1 decl" id="611IsIndexed" title='IsIndexed' data-type='bool' data-ref="611IsIndexed" data-ref-filename="611IsIndexed">IsIndexed</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#604insn" title='insn' data-ref="604insn" data-ref-filename="604insn">insn</a>, <var>10</var>, <var>2</var>) != <var>0</var>;</td></tr>
<tr><th id="1322">1322</th><td>  <em>bool</em> <dfn class="local col2 decl" id="612IsFP" title='IsFP' data-type='bool' data-ref="612IsFP" data-ref-filename="612IsFP">IsFP</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#604insn" title='insn' data-ref="604insn" data-ref-filename="604insn">insn</a>, <var>26</var>, <var>1</var>);</td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td>  <i>// Cannot write back to a transfer register (but xzr != sp).</i></td></tr>
<tr><th id="1325">1325</th><td>  <b>if</b> (<a class="local col0 ref" href="#610IsLoad" title='IsLoad' data-ref="610IsLoad" data-ref-filename="610IsLoad">IsLoad</a> &amp;&amp; <a class="local col1 ref" href="#611IsIndexed" title='IsIndexed' data-ref="611IsIndexed" data-ref-filename="611IsIndexed">IsIndexed</a> &amp;&amp; !<a class="local col2 ref" href="#612IsFP" title='IsFP' data-ref="612IsFP" data-ref-filename="612IsFP">IsFP</a> &amp;&amp; <a class="local col8 ref" href="#608Rn" title='Rn' data-ref="608Rn" data-ref-filename="608Rn">Rn</a> != <var>31</var> &amp;&amp; <a class="local col7 ref" href="#607Rt" title='Rt' data-ref="607Rt" data-ref-filename="607Rt">Rt</a> == <a class="local col8 ref" href="#608Rn" title='Rn' data-ref="608Rn" data-ref-filename="608Rn">Rn</a>)</td></tr>
<tr><th id="1326">1326</th><td>    <b>return</b> <a class="macro" href="#250" title="MCDisassembler::SoftFail" data-ref="_M/SoftFail">SoftFail</a>;</td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1329">1329</th><td>}</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv" title='DecodeExclusiveLdStInstruction' data-type='DecodeStatus DecodeExclusiveLdStInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv">DecodeExclusiveLdStInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="613Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="613Inst" data-ref-filename="613Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="614insn" title='insn' data-type='uint32_t' data-ref="614insn" data-ref-filename="614insn">insn</dfn>,</td></tr>
<tr><th id="1332">1332</th><td>                                                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="615Addr" title='Addr' data-type='uint64_t' data-ref="615Addr" data-ref-filename="615Addr">Addr</dfn>,</td></tr>
<tr><th id="1333">1333</th><td>                                                   <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="616Decoder" title='Decoder' data-type='const void *' data-ref="616Decoder" data-ref-filename="616Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1334">1334</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="617Rt" title='Rt' data-type='unsigned int' data-ref="617Rt" data-ref-filename="617Rt">Rt</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#614insn" title='insn' data-ref="614insn" data-ref-filename="614insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1335">1335</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="618Rn" title='Rn' data-type='unsigned int' data-ref="618Rn" data-ref-filename="618Rn">Rn</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#614insn" title='insn' data-ref="614insn" data-ref-filename="614insn">insn</a>, <var>5</var>, <var>5</var>);</td></tr>
<tr><th id="1336">1336</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="619Rt2" title='Rt2' data-type='unsigned int' data-ref="619Rt2" data-ref-filename="619Rt2">Rt2</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#614insn" title='insn' data-ref="614insn" data-ref-filename="614insn">insn</a>, <var>10</var>, <var>5</var>);</td></tr>
<tr><th id="1337">1337</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="620Rs" title='Rs' data-type='unsigned int' data-ref="620Rs" data-ref-filename="620Rs">Rs</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#614insn" title='insn' data-ref="614insn" data-ref-filename="614insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="621Opcode" title='Opcode' data-type='unsigned int' data-ref="621Opcode" data-ref-filename="621Opcode">Opcode</dfn> = <a class="local col3 ref" href="#613Inst" title='Inst' data-ref="613Inst" data-ref-filename="613Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1340">1340</th><td>  <b>switch</b> (<a class="local col1 ref" href="#621Opcode" title='Opcode' data-ref="621Opcode" data-ref-filename="621Opcode">Opcode</a>) {</td></tr>
<tr><th id="1341">1341</th><td>  <b>default</b>:</td></tr>
<tr><th id="1342">1342</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1343">1343</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLXRW" title='llvm::AArch64::STLXRW' data-ref="llvm::AArch64::STLXRW" data-ref-filename="llvm..AArch64..STLXRW">STLXRW</a>:</td></tr>
<tr><th id="1344">1344</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLXRB" title='llvm::AArch64::STLXRB' data-ref="llvm::AArch64::STLXRB" data-ref-filename="llvm..AArch64..STLXRB">STLXRB</a>:</td></tr>
<tr><th id="1345">1345</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLXRH" title='llvm::AArch64::STLXRH' data-ref="llvm::AArch64::STLXRH" data-ref-filename="llvm..AArch64..STLXRH">STLXRH</a>:</td></tr>
<tr><th id="1346">1346</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STXRW" title='llvm::AArch64::STXRW' data-ref="llvm::AArch64::STXRW" data-ref-filename="llvm..AArch64..STXRW">STXRW</a>:</td></tr>
<tr><th id="1347">1347</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STXRB" title='llvm::AArch64::STXRB' data-ref="llvm::AArch64::STXRB" data-ref-filename="llvm..AArch64..STXRB">STXRB</a>:</td></tr>
<tr><th id="1348">1348</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STXRH" title='llvm::AArch64::STXRH' data-ref="llvm::AArch64::STXRH" data-ref-filename="llvm..AArch64..STXRH">STXRH</a>:</td></tr>
<tr><th id="1349">1349</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#613Inst" title='Inst' data-ref="613Inst" data-ref-filename="613Inst">Inst</a></span>, <a class="local col0 ref" href="#620Rs" title='Rs' data-ref="620Rs" data-ref-filename="620Rs">Rs</a>, <a class="local col5 ref" href="#615Addr" title='Addr' data-ref="615Addr" data-ref-filename="615Addr">Addr</a>, <a class="local col6 ref" href="#616Decoder" title='Decoder' data-ref="616Decoder" data-ref-filename="616Decoder">Decoder</a>);</td></tr>
<tr><th id="1350">1350</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1351">1351</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDARW" title='llvm::AArch64::LDARW' data-ref="llvm::AArch64::LDARW" data-ref-filename="llvm..AArch64..LDARW">LDARW</a>:</td></tr>
<tr><th id="1352">1352</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDARB" title='llvm::AArch64::LDARB' data-ref="llvm::AArch64::LDARB" data-ref-filename="llvm..AArch64..LDARB">LDARB</a>:</td></tr>
<tr><th id="1353">1353</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDARH" title='llvm::AArch64::LDARH' data-ref="llvm::AArch64::LDARH" data-ref-filename="llvm..AArch64..LDARH">LDARH</a>:</td></tr>
<tr><th id="1354">1354</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAXRW" title='llvm::AArch64::LDAXRW' data-ref="llvm::AArch64::LDAXRW" data-ref-filename="llvm..AArch64..LDAXRW">LDAXRW</a>:</td></tr>
<tr><th id="1355">1355</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAXRB" title='llvm::AArch64::LDAXRB' data-ref="llvm::AArch64::LDAXRB" data-ref-filename="llvm..AArch64..LDAXRB">LDAXRB</a>:</td></tr>
<tr><th id="1356">1356</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAXRH" title='llvm::AArch64::LDAXRH' data-ref="llvm::AArch64::LDAXRH" data-ref-filename="llvm..AArch64..LDAXRH">LDAXRH</a>:</td></tr>
<tr><th id="1357">1357</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDXRW" title='llvm::AArch64::LDXRW' data-ref="llvm::AArch64::LDXRW" data-ref-filename="llvm..AArch64..LDXRW">LDXRW</a>:</td></tr>
<tr><th id="1358">1358</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDXRB" title='llvm::AArch64::LDXRB' data-ref="llvm::AArch64::LDXRB" data-ref-filename="llvm..AArch64..LDXRB">LDXRB</a>:</td></tr>
<tr><th id="1359">1359</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDXRH" title='llvm::AArch64::LDXRH' data-ref="llvm::AArch64::LDXRH" data-ref-filename="llvm..AArch64..LDXRH">LDXRH</a>:</td></tr>
<tr><th id="1360">1360</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLRW" title='llvm::AArch64::STLRW' data-ref="llvm::AArch64::STLRW" data-ref-filename="llvm..AArch64..STLRW">STLRW</a>:</td></tr>
<tr><th id="1361">1361</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLRB" title='llvm::AArch64::STLRB' data-ref="llvm::AArch64::STLRB" data-ref-filename="llvm..AArch64..STLRB">STLRB</a>:</td></tr>
<tr><th id="1362">1362</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLRH" title='llvm::AArch64::STLRH' data-ref="llvm::AArch64::STLRH" data-ref-filename="llvm..AArch64..STLRH">STLRH</a>:</td></tr>
<tr><th id="1363">1363</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLLRW" title='llvm::AArch64::STLLRW' data-ref="llvm::AArch64::STLLRW" data-ref-filename="llvm..AArch64..STLLRW">STLLRW</a>:</td></tr>
<tr><th id="1364">1364</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLLRB" title='llvm::AArch64::STLLRB' data-ref="llvm::AArch64::STLLRB" data-ref-filename="llvm..AArch64..STLLRB">STLLRB</a>:</td></tr>
<tr><th id="1365">1365</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLLRH" title='llvm::AArch64::STLLRH' data-ref="llvm::AArch64::STLLRH" data-ref-filename="llvm..AArch64..STLLRH">STLLRH</a>:</td></tr>
<tr><th id="1366">1366</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDLARW" title='llvm::AArch64::LDLARW' data-ref="llvm::AArch64::LDLARW" data-ref-filename="llvm..AArch64..LDLARW">LDLARW</a>:</td></tr>
<tr><th id="1367">1367</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDLARB" title='llvm::AArch64::LDLARB' data-ref="llvm::AArch64::LDLARB" data-ref-filename="llvm..AArch64..LDLARB">LDLARB</a>:</td></tr>
<tr><th id="1368">1368</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDLARH" title='llvm::AArch64::LDLARH' data-ref="llvm::AArch64::LDLARH" data-ref-filename="llvm..AArch64..LDLARH">LDLARH</a>:</td></tr>
<tr><th id="1369">1369</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#613Inst" title='Inst' data-ref="613Inst" data-ref-filename="613Inst">Inst</a></span>, <a class="local col7 ref" href="#617Rt" title='Rt' data-ref="617Rt" data-ref-filename="617Rt">Rt</a>, <a class="local col5 ref" href="#615Addr" title='Addr' data-ref="615Addr" data-ref-filename="615Addr">Addr</a>, <a class="local col6 ref" href="#616Decoder" title='Decoder' data-ref="616Decoder" data-ref-filename="616Decoder">Decoder</a>);</td></tr>
<tr><th id="1370">1370</th><td>    <b>break</b>;</td></tr>
<tr><th id="1371">1371</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLXRX" title='llvm::AArch64::STLXRX' data-ref="llvm::AArch64::STLXRX" data-ref-filename="llvm..AArch64..STLXRX">STLXRX</a>:</td></tr>
<tr><th id="1372">1372</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STXRX" title='llvm::AArch64::STXRX' data-ref="llvm::AArch64::STXRX" data-ref-filename="llvm..AArch64..STXRX">STXRX</a>:</td></tr>
<tr><th id="1373">1373</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#613Inst" title='Inst' data-ref="613Inst" data-ref-filename="613Inst">Inst</a></span>, <a class="local col0 ref" href="#620Rs" title='Rs' data-ref="620Rs" data-ref-filename="620Rs">Rs</a>, <a class="local col5 ref" href="#615Addr" title='Addr' data-ref="615Addr" data-ref-filename="615Addr">Addr</a>, <a class="local col6 ref" href="#616Decoder" title='Decoder' data-ref="616Decoder" data-ref-filename="616Decoder">Decoder</a>);</td></tr>
<tr><th id="1374">1374</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1375">1375</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDARX" title='llvm::AArch64::LDARX' data-ref="llvm::AArch64::LDARX" data-ref-filename="llvm..AArch64..LDARX">LDARX</a>:</td></tr>
<tr><th id="1376">1376</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAXRX" title='llvm::AArch64::LDAXRX' data-ref="llvm::AArch64::LDAXRX" data-ref-filename="llvm..AArch64..LDAXRX">LDAXRX</a>:</td></tr>
<tr><th id="1377">1377</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDXRX" title='llvm::AArch64::LDXRX' data-ref="llvm::AArch64::LDXRX" data-ref-filename="llvm..AArch64..LDXRX">LDXRX</a>:</td></tr>
<tr><th id="1378">1378</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLRX" title='llvm::AArch64::STLRX' data-ref="llvm::AArch64::STLRX" data-ref-filename="llvm..AArch64..STLRX">STLRX</a>:</td></tr>
<tr><th id="1379">1379</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDLARX" title='llvm::AArch64::LDLARX' data-ref="llvm::AArch64::LDLARX" data-ref-filename="llvm..AArch64..LDLARX">LDLARX</a>:</td></tr>
<tr><th id="1380">1380</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLLRX" title='llvm::AArch64::STLLRX' data-ref="llvm::AArch64::STLLRX" data-ref-filename="llvm..AArch64..STLLRX">STLLRX</a>:</td></tr>
<tr><th id="1381">1381</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#613Inst" title='Inst' data-ref="613Inst" data-ref-filename="613Inst">Inst</a></span>, <a class="local col7 ref" href="#617Rt" title='Rt' data-ref="617Rt" data-ref-filename="617Rt">Rt</a>, <a class="local col5 ref" href="#615Addr" title='Addr' data-ref="615Addr" data-ref-filename="615Addr">Addr</a>, <a class="local col6 ref" href="#616Decoder" title='Decoder' data-ref="616Decoder" data-ref-filename="616Decoder">Decoder</a>);</td></tr>
<tr><th id="1382">1382</th><td>    <b>break</b>;</td></tr>
<tr><th id="1383">1383</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLXPW" title='llvm::AArch64::STLXPW' data-ref="llvm::AArch64::STLXPW" data-ref-filename="llvm..AArch64..STLXPW">STLXPW</a>:</td></tr>
<tr><th id="1384">1384</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STXPW" title='llvm::AArch64::STXPW' data-ref="llvm::AArch64::STXPW" data-ref-filename="llvm..AArch64..STXPW">STXPW</a>:</td></tr>
<tr><th id="1385">1385</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#613Inst" title='Inst' data-ref="613Inst" data-ref-filename="613Inst">Inst</a></span>, <a class="local col0 ref" href="#620Rs" title='Rs' data-ref="620Rs" data-ref-filename="620Rs">Rs</a>, <a class="local col5 ref" href="#615Addr" title='Addr' data-ref="615Addr" data-ref-filename="615Addr">Addr</a>, <a class="local col6 ref" href="#616Decoder" title='Decoder' data-ref="616Decoder" data-ref-filename="616Decoder">Decoder</a>);</td></tr>
<tr><th id="1386">1386</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1387">1387</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAXPW" title='llvm::AArch64::LDAXPW' data-ref="llvm::AArch64::LDAXPW" data-ref-filename="llvm..AArch64..LDAXPW">LDAXPW</a>:</td></tr>
<tr><th id="1388">1388</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDXPW" title='llvm::AArch64::LDXPW' data-ref="llvm::AArch64::LDXPW" data-ref-filename="llvm..AArch64..LDXPW">LDXPW</a>:</td></tr>
<tr><th id="1389">1389</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#613Inst" title='Inst' data-ref="613Inst" data-ref-filename="613Inst">Inst</a></span>, <a class="local col7 ref" href="#617Rt" title='Rt' data-ref="617Rt" data-ref-filename="617Rt">Rt</a>, <a class="local col5 ref" href="#615Addr" title='Addr' data-ref="615Addr" data-ref-filename="615Addr">Addr</a>, <a class="local col6 ref" href="#616Decoder" title='Decoder' data-ref="616Decoder" data-ref-filename="616Decoder">Decoder</a>);</td></tr>
<tr><th id="1390">1390</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#613Inst" title='Inst' data-ref="613Inst" data-ref-filename="613Inst">Inst</a></span>, <a class="local col9 ref" href="#619Rt2" title='Rt2' data-ref="619Rt2" data-ref-filename="619Rt2">Rt2</a>, <a class="local col5 ref" href="#615Addr" title='Addr' data-ref="615Addr" data-ref-filename="615Addr">Addr</a>, <a class="local col6 ref" href="#616Decoder" title='Decoder' data-ref="616Decoder" data-ref-filename="616Decoder">Decoder</a>);</td></tr>
<tr><th id="1391">1391</th><td>    <b>break</b>;</td></tr>
<tr><th id="1392">1392</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLXPX" title='llvm::AArch64::STLXPX' data-ref="llvm::AArch64::STLXPX" data-ref-filename="llvm..AArch64..STLXPX">STLXPX</a>:</td></tr>
<tr><th id="1393">1393</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STXPX" title='llvm::AArch64::STXPX' data-ref="llvm::AArch64::STXPX" data-ref-filename="llvm..AArch64..STXPX">STXPX</a>:</td></tr>
<tr><th id="1394">1394</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#613Inst" title='Inst' data-ref="613Inst" data-ref-filename="613Inst">Inst</a></span>, <a class="local col0 ref" href="#620Rs" title='Rs' data-ref="620Rs" data-ref-filename="620Rs">Rs</a>, <a class="local col5 ref" href="#615Addr" title='Addr' data-ref="615Addr" data-ref-filename="615Addr">Addr</a>, <a class="local col6 ref" href="#616Decoder" title='Decoder' data-ref="616Decoder" data-ref-filename="616Decoder">Decoder</a>);</td></tr>
<tr><th id="1395">1395</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1396">1396</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAXPX" title='llvm::AArch64::LDAXPX' data-ref="llvm::AArch64::LDAXPX" data-ref-filename="llvm..AArch64..LDAXPX">LDAXPX</a>:</td></tr>
<tr><th id="1397">1397</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDXPX" title='llvm::AArch64::LDXPX' data-ref="llvm::AArch64::LDXPX" data-ref-filename="llvm..AArch64..LDXPX">LDXPX</a>:</td></tr>
<tr><th id="1398">1398</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#613Inst" title='Inst' data-ref="613Inst" data-ref-filename="613Inst">Inst</a></span>, <a class="local col7 ref" href="#617Rt" title='Rt' data-ref="617Rt" data-ref-filename="617Rt">Rt</a>, <a class="local col5 ref" href="#615Addr" title='Addr' data-ref="615Addr" data-ref-filename="615Addr">Addr</a>, <a class="local col6 ref" href="#616Decoder" title='Decoder' data-ref="616Decoder" data-ref-filename="616Decoder">Decoder</a>);</td></tr>
<tr><th id="1399">1399</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#613Inst" title='Inst' data-ref="613Inst" data-ref-filename="613Inst">Inst</a></span>, <a class="local col9 ref" href="#619Rt2" title='Rt2' data-ref="619Rt2" data-ref-filename="619Rt2">Rt2</a>, <a class="local col5 ref" href="#615Addr" title='Addr' data-ref="615Addr" data-ref-filename="615Addr">Addr</a>, <a class="local col6 ref" href="#616Decoder" title='Decoder' data-ref="616Decoder" data-ref-filename="616Decoder">Decoder</a>);</td></tr>
<tr><th id="1400">1400</th><td>    <b>break</b>;</td></tr>
<tr><th id="1401">1401</th><td>  }</td></tr>
<tr><th id="1402">1402</th><td></td></tr>
<tr><th id="1403">1403</th><td>  <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#613Inst" title='Inst' data-ref="613Inst" data-ref-filename="613Inst">Inst</a></span>, <a class="local col8 ref" href="#618Rn" title='Rn' data-ref="618Rn" data-ref-filename="618Rn">Rn</a>, <a class="local col5 ref" href="#615Addr" title='Addr' data-ref="615Addr" data-ref-filename="615Addr">Addr</a>, <a class="local col6 ref" href="#616Decoder" title='Decoder' data-ref="616Decoder" data-ref-filename="616Decoder">Decoder</a>);</td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td>  <i>// You shouldn't load to the same register twice in an instruction...</i></td></tr>
<tr><th id="1406">1406</th><td>  <b>if</b> ((<a class="local col1 ref" href="#621Opcode" title='Opcode' data-ref="621Opcode" data-ref-filename="621Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAXPW" title='llvm::AArch64::LDAXPW' data-ref="llvm::AArch64::LDAXPW" data-ref-filename="llvm..AArch64..LDAXPW">LDAXPW</a> || <a class="local col1 ref" href="#621Opcode" title='Opcode' data-ref="621Opcode" data-ref-filename="621Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDXPW" title='llvm::AArch64::LDXPW' data-ref="llvm::AArch64::LDXPW" data-ref-filename="llvm..AArch64..LDXPW">LDXPW</a> ||</td></tr>
<tr><th id="1407">1407</th><td>       <a class="local col1 ref" href="#621Opcode" title='Opcode' data-ref="621Opcode" data-ref-filename="621Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDAXPX" title='llvm::AArch64::LDAXPX' data-ref="llvm::AArch64::LDAXPX" data-ref-filename="llvm..AArch64..LDAXPX">LDAXPX</a> || <a class="local col1 ref" href="#621Opcode" title='Opcode' data-ref="621Opcode" data-ref-filename="621Opcode">Opcode</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDXPX" title='llvm::AArch64::LDXPX' data-ref="llvm::AArch64::LDXPX" data-ref-filename="llvm..AArch64..LDXPX">LDXPX</a>) &amp;&amp;</td></tr>
<tr><th id="1408">1408</th><td>      <a class="local col7 ref" href="#617Rt" title='Rt' data-ref="617Rt" data-ref-filename="617Rt">Rt</a> == <a class="local col9 ref" href="#619Rt2" title='Rt2' data-ref="619Rt2" data-ref-filename="619Rt2">Rt2</a>)</td></tr>
<tr><th id="1409">1409</th><td>    <b>return</b> <a class="macro" href="#250" title="MCDisassembler::SoftFail" data-ref="_M/SoftFail">SoftFail</a>;</td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1412">1412</th><td>}</td></tr>
<tr><th id="1413">1413</th><td></td></tr>
<tr><th id="1414">1414</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv" title='DecodePairLdStInstruction' data-type='DecodeStatus DecodePairLdStInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv">DecodePairLdStInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="622Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="622Inst" data-ref-filename="622Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="623insn" title='insn' data-type='uint32_t' data-ref="623insn" data-ref-filename="623insn">insn</dfn>,</td></tr>
<tr><th id="1415">1415</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="624Addr" title='Addr' data-type='uint64_t' data-ref="624Addr" data-ref-filename="624Addr">Addr</dfn>,</td></tr>
<tr><th id="1416">1416</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="625Decoder" title='Decoder' data-type='const void *' data-ref="625Decoder" data-ref-filename="625Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1417">1417</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="626Rt" title='Rt' data-type='unsigned int' data-ref="626Rt" data-ref-filename="626Rt">Rt</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col3 ref" href="#623insn" title='insn' data-ref="623insn" data-ref-filename="623insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1418">1418</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="627Rn" title='Rn' data-type='unsigned int' data-ref="627Rn" data-ref-filename="627Rn">Rn</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col3 ref" href="#623insn" title='insn' data-ref="623insn" data-ref-filename="623insn">insn</a>, <var>5</var>, <var>5</var>);</td></tr>
<tr><th id="1419">1419</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="628Rt2" title='Rt2' data-type='unsigned int' data-ref="628Rt2" data-ref-filename="628Rt2">Rt2</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col3 ref" href="#623insn" title='insn' data-ref="623insn" data-ref-filename="623insn">insn</a>, <var>10</var>, <var>5</var>);</td></tr>
<tr><th id="1420">1420</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="629offset" title='offset' data-type='int64_t' data-ref="629offset" data-ref-filename="629offset">offset</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col3 ref" href="#623insn" title='insn' data-ref="623insn" data-ref-filename="623insn">insn</a>, <var>15</var>, <var>7</var>);</td></tr>
<tr><th id="1421">1421</th><td>  <em>bool</em> <dfn class="local col0 decl" id="630IsLoad" title='IsLoad' data-type='bool' data-ref="630IsLoad" data-ref-filename="630IsLoad">IsLoad</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col3 ref" href="#623insn" title='insn' data-ref="623insn" data-ref-filename="623insn">insn</a>, <var>22</var>, <var>1</var>);</td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td>  <i>// offset is a 7-bit signed immediate, so sign extend it to</i></td></tr>
<tr><th id="1424">1424</th><td><i>  // fill the unsigned.</i></td></tr>
<tr><th id="1425">1425</th><td>  <b>if</b> (<a class="local col9 ref" href="#629offset" title='offset' data-ref="629offset" data-ref-filename="629offset">offset</a> &amp; (<var>1</var> &lt;&lt; (<var>7</var> - <var>1</var>)))</td></tr>
<tr><th id="1426">1426</th><td>    <a class="local col9 ref" href="#629offset" title='offset' data-ref="629offset" data-ref-filename="629offset">offset</a> |= ~((<var>1LL</var> &lt;&lt; <var>7</var>) - <var>1</var>);</td></tr>
<tr><th id="1427">1427</th><td></td></tr>
<tr><th id="1428">1428</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="631Opcode" title='Opcode' data-type='unsigned int' data-ref="631Opcode" data-ref-filename="631Opcode">Opcode</dfn> = <a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1429">1429</th><td>  <em>bool</em> <dfn class="local col2 decl" id="632NeedsDisjointWritebackTransfer" title='NeedsDisjointWritebackTransfer' data-type='bool' data-ref="632NeedsDisjointWritebackTransfer" data-ref-filename="632NeedsDisjointWritebackTransfer">NeedsDisjointWritebackTransfer</dfn> = <b>false</b>;</td></tr>
<tr><th id="1430">1430</th><td></td></tr>
<tr><th id="1431">1431</th><td>  <i>// First operand is always writeback of base register.</i></td></tr>
<tr><th id="1432">1432</th><td>  <b>switch</b> (<a class="local col1 ref" href="#631Opcode" title='Opcode' data-ref="631Opcode" data-ref-filename="631Opcode">Opcode</a>) {</td></tr>
<tr><th id="1433">1433</th><td>  <b>default</b>:</td></tr>
<tr><th id="1434">1434</th><td>    <b>break</b>;</td></tr>
<tr><th id="1435">1435</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXpost" title='llvm::AArch64::LDPXpost' data-ref="llvm::AArch64::LDPXpost" data-ref-filename="llvm..AArch64..LDPXpost">LDPXpost</a>:</td></tr>
<tr><th id="1436">1436</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXpost" title='llvm::AArch64::STPXpost' data-ref="llvm::AArch64::STPXpost" data-ref-filename="llvm..AArch64..STPXpost">STPXpost</a>:</td></tr>
<tr><th id="1437">1437</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSWpost" title='llvm::AArch64::LDPSWpost' data-ref="llvm::AArch64::LDPSWpost" data-ref-filename="llvm..AArch64..LDPSWpost">LDPSWpost</a>:</td></tr>
<tr><th id="1438">1438</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXpre" title='llvm::AArch64::LDPXpre' data-ref="llvm::AArch64::LDPXpre" data-ref-filename="llvm..AArch64..LDPXpre">LDPXpre</a>:</td></tr>
<tr><th id="1439">1439</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXpre" title='llvm::AArch64::STPXpre' data-ref="llvm::AArch64::STPXpre" data-ref-filename="llvm..AArch64..STPXpre">STPXpre</a>:</td></tr>
<tr><th id="1440">1440</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSWpre" title='llvm::AArch64::LDPSWpre' data-ref="llvm::AArch64::LDPSWpre" data-ref-filename="llvm..AArch64..LDPSWpre">LDPSWpre</a>:</td></tr>
<tr><th id="1441">1441</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWpost" title='llvm::AArch64::LDPWpost' data-ref="llvm::AArch64::LDPWpost" data-ref-filename="llvm..AArch64..LDPWpost">LDPWpost</a>:</td></tr>
<tr><th id="1442">1442</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWpost" title='llvm::AArch64::STPWpost' data-ref="llvm::AArch64::STPWpost" data-ref-filename="llvm..AArch64..STPWpost">STPWpost</a>:</td></tr>
<tr><th id="1443">1443</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWpre" title='llvm::AArch64::LDPWpre' data-ref="llvm::AArch64::LDPWpre" data-ref-filename="llvm..AArch64..LDPWpre">LDPWpre</a>:</td></tr>
<tr><th id="1444">1444</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWpre" title='llvm::AArch64::STPWpre' data-ref="llvm::AArch64::STPWpre" data-ref-filename="llvm..AArch64..STPWpre">STPWpre</a>:</td></tr>
<tr><th id="1445">1445</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQpost" title='llvm::AArch64::LDPQpost' data-ref="llvm::AArch64::LDPQpost" data-ref-filename="llvm..AArch64..LDPQpost">LDPQpost</a>:</td></tr>
<tr><th id="1446">1446</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQpost" title='llvm::AArch64::STPQpost' data-ref="llvm::AArch64::STPQpost" data-ref-filename="llvm..AArch64..STPQpost">STPQpost</a>:</td></tr>
<tr><th id="1447">1447</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQpre" title='llvm::AArch64::LDPQpre' data-ref="llvm::AArch64::LDPQpre" data-ref-filename="llvm..AArch64..LDPQpre">LDPQpre</a>:</td></tr>
<tr><th id="1448">1448</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQpre" title='llvm::AArch64::STPQpre' data-ref="llvm::AArch64::STPQpre" data-ref-filename="llvm..AArch64..STPQpre">STPQpre</a>:</td></tr>
<tr><th id="1449">1449</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDpost" title='llvm::AArch64::LDPDpost' data-ref="llvm::AArch64::LDPDpost" data-ref-filename="llvm..AArch64..LDPDpost">LDPDpost</a>:</td></tr>
<tr><th id="1450">1450</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDpost" title='llvm::AArch64::STPDpost' data-ref="llvm::AArch64::STPDpost" data-ref-filename="llvm..AArch64..STPDpost">STPDpost</a>:</td></tr>
<tr><th id="1451">1451</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDpre" title='llvm::AArch64::LDPDpre' data-ref="llvm::AArch64::LDPDpre" data-ref-filename="llvm..AArch64..LDPDpre">LDPDpre</a>:</td></tr>
<tr><th id="1452">1452</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDpre" title='llvm::AArch64::STPDpre' data-ref="llvm::AArch64::STPDpre" data-ref-filename="llvm..AArch64..STPDpre">STPDpre</a>:</td></tr>
<tr><th id="1453">1453</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSpost" title='llvm::AArch64::LDPSpost' data-ref="llvm::AArch64::LDPSpost" data-ref-filename="llvm..AArch64..LDPSpost">LDPSpost</a>:</td></tr>
<tr><th id="1454">1454</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSpost" title='llvm::AArch64::STPSpost' data-ref="llvm::AArch64::STPSpost" data-ref-filename="llvm..AArch64..STPSpost">STPSpost</a>:</td></tr>
<tr><th id="1455">1455</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSpre" title='llvm::AArch64::LDPSpre' data-ref="llvm::AArch64::LDPSpre" data-ref-filename="llvm..AArch64..LDPSpre">LDPSpre</a>:</td></tr>
<tr><th id="1456">1456</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSpre" title='llvm::AArch64::STPSpre' data-ref="llvm::AArch64::STPSpre" data-ref-filename="llvm..AArch64..STPSpre">STPSpre</a>:</td></tr>
<tr><th id="1457">1457</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPpre" title='llvm::AArch64::STGPpre' data-ref="llvm::AArch64::STGPpre" data-ref-filename="llvm..AArch64..STGPpre">STGPpre</a>:</td></tr>
<tr><th id="1458">1458</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPpost" title='llvm::AArch64::STGPpost' data-ref="llvm::AArch64::STGPpost" data-ref-filename="llvm..AArch64..STGPpost">STGPpost</a>:</td></tr>
<tr><th id="1459">1459</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a></span>, <a class="local col7 ref" href="#627Rn" title='Rn' data-ref="627Rn" data-ref-filename="627Rn">Rn</a>, <a class="local col4 ref" href="#624Addr" title='Addr' data-ref="624Addr" data-ref-filename="624Addr">Addr</a>, <a class="local col5 ref" href="#625Decoder" title='Decoder' data-ref="625Decoder" data-ref-filename="625Decoder">Decoder</a>);</td></tr>
<tr><th id="1460">1460</th><td>    <b>break</b>;</td></tr>
<tr><th id="1461">1461</th><td>  }</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td>  <b>switch</b> (<a class="local col1 ref" href="#631Opcode" title='Opcode' data-ref="631Opcode" data-ref-filename="631Opcode">Opcode</a>) {</td></tr>
<tr><th id="1464">1464</th><td>  <b>default</b>:</td></tr>
<tr><th id="1465">1465</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1466">1466</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXpost" title='llvm::AArch64::LDPXpost' data-ref="llvm::AArch64::LDPXpost" data-ref-filename="llvm..AArch64..LDPXpost">LDPXpost</a>:</td></tr>
<tr><th id="1467">1467</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXpost" title='llvm::AArch64::STPXpost' data-ref="llvm::AArch64::STPXpost" data-ref-filename="llvm..AArch64..STPXpost">STPXpost</a>:</td></tr>
<tr><th id="1468">1468</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSWpost" title='llvm::AArch64::LDPSWpost' data-ref="llvm::AArch64::LDPSWpost" data-ref-filename="llvm..AArch64..LDPSWpost">LDPSWpost</a>:</td></tr>
<tr><th id="1469">1469</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXpre" title='llvm::AArch64::LDPXpre' data-ref="llvm::AArch64::LDPXpre" data-ref-filename="llvm..AArch64..LDPXpre">LDPXpre</a>:</td></tr>
<tr><th id="1470">1470</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXpre" title='llvm::AArch64::STPXpre' data-ref="llvm::AArch64::STPXpre" data-ref-filename="llvm..AArch64..STPXpre">STPXpre</a>:</td></tr>
<tr><th id="1471">1471</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSWpre" title='llvm::AArch64::LDPSWpre' data-ref="llvm::AArch64::LDPSWpre" data-ref-filename="llvm..AArch64..LDPSWpre">LDPSWpre</a>:</td></tr>
<tr><th id="1472">1472</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPpre" title='llvm::AArch64::STGPpre' data-ref="llvm::AArch64::STGPpre" data-ref-filename="llvm..AArch64..STGPpre">STGPpre</a>:</td></tr>
<tr><th id="1473">1473</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPpost" title='llvm::AArch64::STGPpost' data-ref="llvm::AArch64::STGPpost" data-ref-filename="llvm..AArch64..STGPpost">STGPpost</a>:</td></tr>
<tr><th id="1474">1474</th><td>    <a class="local col2 ref" href="#632NeedsDisjointWritebackTransfer" title='NeedsDisjointWritebackTransfer' data-ref="632NeedsDisjointWritebackTransfer" data-ref-filename="632NeedsDisjointWritebackTransfer">NeedsDisjointWritebackTransfer</a> = <b>true</b>;</td></tr>
<tr><th id="1475">1475</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1476">1476</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPXi" title='llvm::AArch64::LDNPXi' data-ref="llvm::AArch64::LDNPXi" data-ref-filename="llvm..AArch64..LDNPXi">LDNPXi</a>:</td></tr>
<tr><th id="1477">1477</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPXi" title='llvm::AArch64::STNPXi' data-ref="llvm::AArch64::STNPXi" data-ref-filename="llvm..AArch64..STNPXi">STNPXi</a>:</td></tr>
<tr><th id="1478">1478</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXi" title='llvm::AArch64::LDPXi' data-ref="llvm::AArch64::LDPXi" data-ref-filename="llvm..AArch64..LDPXi">LDPXi</a>:</td></tr>
<tr><th id="1479">1479</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXi" title='llvm::AArch64::STPXi' data-ref="llvm::AArch64::STPXi" data-ref-filename="llvm..AArch64..STPXi">STPXi</a>:</td></tr>
<tr><th id="1480">1480</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSWi" title='llvm::AArch64::LDPSWi' data-ref="llvm::AArch64::LDPSWi" data-ref-filename="llvm..AArch64..LDPSWi">LDPSWi</a>:</td></tr>
<tr><th id="1481">1481</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPi" title='llvm::AArch64::STGPi' data-ref="llvm::AArch64::STGPi" data-ref-filename="llvm..AArch64..STGPi">STGPi</a>:</td></tr>
<tr><th id="1482">1482</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a></span>, <a class="local col6 ref" href="#626Rt" title='Rt' data-ref="626Rt" data-ref-filename="626Rt">Rt</a>, <a class="local col4 ref" href="#624Addr" title='Addr' data-ref="624Addr" data-ref-filename="624Addr">Addr</a>, <a class="local col5 ref" href="#625Decoder" title='Decoder' data-ref="625Decoder" data-ref-filename="625Decoder">Decoder</a>);</td></tr>
<tr><th id="1483">1483</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a></span>, <a class="local col8 ref" href="#628Rt2" title='Rt2' data-ref="628Rt2" data-ref-filename="628Rt2">Rt2</a>, <a class="local col4 ref" href="#624Addr" title='Addr' data-ref="624Addr" data-ref-filename="624Addr">Addr</a>, <a class="local col5 ref" href="#625Decoder" title='Decoder' data-ref="625Decoder" data-ref-filename="625Decoder">Decoder</a>);</td></tr>
<tr><th id="1484">1484</th><td>    <b>break</b>;</td></tr>
<tr><th id="1485">1485</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWpost" title='llvm::AArch64::LDPWpost' data-ref="llvm::AArch64::LDPWpost" data-ref-filename="llvm..AArch64..LDPWpost">LDPWpost</a>:</td></tr>
<tr><th id="1486">1486</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWpost" title='llvm::AArch64::STPWpost' data-ref="llvm::AArch64::STPWpost" data-ref-filename="llvm..AArch64..STPWpost">STPWpost</a>:</td></tr>
<tr><th id="1487">1487</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWpre" title='llvm::AArch64::LDPWpre' data-ref="llvm::AArch64::LDPWpre" data-ref-filename="llvm..AArch64..LDPWpre">LDPWpre</a>:</td></tr>
<tr><th id="1488">1488</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWpre" title='llvm::AArch64::STPWpre' data-ref="llvm::AArch64::STPWpre" data-ref-filename="llvm..AArch64..STPWpre">STPWpre</a>:</td></tr>
<tr><th id="1489">1489</th><td>    <a class="local col2 ref" href="#632NeedsDisjointWritebackTransfer" title='NeedsDisjointWritebackTransfer' data-ref="632NeedsDisjointWritebackTransfer" data-ref-filename="632NeedsDisjointWritebackTransfer">NeedsDisjointWritebackTransfer</a> = <b>true</b>;</td></tr>
<tr><th id="1490">1490</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1491">1491</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPWi" title='llvm::AArch64::LDNPWi' data-ref="llvm::AArch64::LDNPWi" data-ref-filename="llvm..AArch64..LDNPWi">LDNPWi</a>:</td></tr>
<tr><th id="1492">1492</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPWi" title='llvm::AArch64::STNPWi' data-ref="llvm::AArch64::STNPWi" data-ref-filename="llvm..AArch64..STNPWi">STNPWi</a>:</td></tr>
<tr><th id="1493">1493</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWi" title='llvm::AArch64::LDPWi' data-ref="llvm::AArch64::LDPWi" data-ref-filename="llvm..AArch64..LDPWi">LDPWi</a>:</td></tr>
<tr><th id="1494">1494</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWi" title='llvm::AArch64::STPWi' data-ref="llvm::AArch64::STPWi" data-ref-filename="llvm..AArch64..STPWi">STPWi</a>:</td></tr>
<tr><th id="1495">1495</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a></span>, <a class="local col6 ref" href="#626Rt" title='Rt' data-ref="626Rt" data-ref-filename="626Rt">Rt</a>, <a class="local col4 ref" href="#624Addr" title='Addr' data-ref="624Addr" data-ref-filename="624Addr">Addr</a>, <a class="local col5 ref" href="#625Decoder" title='Decoder' data-ref="625Decoder" data-ref-filename="625Decoder">Decoder</a>);</td></tr>
<tr><th id="1496">1496</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a></span>, <a class="local col8 ref" href="#628Rt2" title='Rt2' data-ref="628Rt2" data-ref-filename="628Rt2">Rt2</a>, <a class="local col4 ref" href="#624Addr" title='Addr' data-ref="624Addr" data-ref-filename="624Addr">Addr</a>, <a class="local col5 ref" href="#625Decoder" title='Decoder' data-ref="625Decoder" data-ref-filename="625Decoder">Decoder</a>);</td></tr>
<tr><th id="1497">1497</th><td>    <b>break</b>;</td></tr>
<tr><th id="1498">1498</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPQi" title='llvm::AArch64::LDNPQi' data-ref="llvm::AArch64::LDNPQi" data-ref-filename="llvm..AArch64..LDNPQi">LDNPQi</a>:</td></tr>
<tr><th id="1499">1499</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPQi" title='llvm::AArch64::STNPQi' data-ref="llvm::AArch64::STNPQi" data-ref-filename="llvm..AArch64..STNPQi">STNPQi</a>:</td></tr>
<tr><th id="1500">1500</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQpost" title='llvm::AArch64::LDPQpost' data-ref="llvm::AArch64::LDPQpost" data-ref-filename="llvm..AArch64..LDPQpost">LDPQpost</a>:</td></tr>
<tr><th id="1501">1501</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQpost" title='llvm::AArch64::STPQpost' data-ref="llvm::AArch64::STPQpost" data-ref-filename="llvm..AArch64..STPQpost">STPQpost</a>:</td></tr>
<tr><th id="1502">1502</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQi" title='llvm::AArch64::LDPQi' data-ref="llvm::AArch64::LDPQi" data-ref-filename="llvm..AArch64..LDPQi">LDPQi</a>:</td></tr>
<tr><th id="1503">1503</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQi" title='llvm::AArch64::STPQi' data-ref="llvm::AArch64::STPQi" data-ref-filename="llvm..AArch64..STPQi">STPQi</a>:</td></tr>
<tr><th id="1504">1504</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQpre" title='llvm::AArch64::LDPQpre' data-ref="llvm::AArch64::LDPQpre" data-ref-filename="llvm..AArch64..LDPQpre">LDPQpre</a>:</td></tr>
<tr><th id="1505">1505</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQpre" title='llvm::AArch64::STPQpre' data-ref="llvm::AArch64::STPQpre" data-ref-filename="llvm..AArch64..STPQpre">STPQpre</a>:</td></tr>
<tr><th id="1506">1506</th><td>    <a class="tu ref fn" href="#_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR128RegisterClass' data-use='c' data-ref="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR128RegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a></span>, <a class="local col6 ref" href="#626Rt" title='Rt' data-ref="626Rt" data-ref-filename="626Rt">Rt</a>, <a class="local col4 ref" href="#624Addr" title='Addr' data-ref="624Addr" data-ref-filename="624Addr">Addr</a>, <a class="local col5 ref" href="#625Decoder" title='Decoder' data-ref="625Decoder" data-ref-filename="625Decoder">Decoder</a>);</td></tr>
<tr><th id="1507">1507</th><td>    <a class="tu ref fn" href="#_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR128RegisterClass' data-use='c' data-ref="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR128RegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a></span>, <a class="local col8 ref" href="#628Rt2" title='Rt2' data-ref="628Rt2" data-ref-filename="628Rt2">Rt2</a>, <a class="local col4 ref" href="#624Addr" title='Addr' data-ref="624Addr" data-ref-filename="624Addr">Addr</a>, <a class="local col5 ref" href="#625Decoder" title='Decoder' data-ref="625Decoder" data-ref-filename="625Decoder">Decoder</a>);</td></tr>
<tr><th id="1508">1508</th><td>    <b>break</b>;</td></tr>
<tr><th id="1509">1509</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPDi" title='llvm::AArch64::LDNPDi' data-ref="llvm::AArch64::LDNPDi" data-ref-filename="llvm..AArch64..LDNPDi">LDNPDi</a>:</td></tr>
<tr><th id="1510">1510</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPDi" title='llvm::AArch64::STNPDi' data-ref="llvm::AArch64::STNPDi" data-ref-filename="llvm..AArch64..STNPDi">STNPDi</a>:</td></tr>
<tr><th id="1511">1511</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDpost" title='llvm::AArch64::LDPDpost' data-ref="llvm::AArch64::LDPDpost" data-ref-filename="llvm..AArch64..LDPDpost">LDPDpost</a>:</td></tr>
<tr><th id="1512">1512</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDpost" title='llvm::AArch64::STPDpost' data-ref="llvm::AArch64::STPDpost" data-ref-filename="llvm..AArch64..STPDpost">STPDpost</a>:</td></tr>
<tr><th id="1513">1513</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDi" title='llvm::AArch64::LDPDi' data-ref="llvm::AArch64::LDPDi" data-ref-filename="llvm..AArch64..LDPDi">LDPDi</a>:</td></tr>
<tr><th id="1514">1514</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDi" title='llvm::AArch64::STPDi' data-ref="llvm::AArch64::STPDi" data-ref-filename="llvm..AArch64..STPDi">STPDi</a>:</td></tr>
<tr><th id="1515">1515</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDpre" title='llvm::AArch64::LDPDpre' data-ref="llvm::AArch64::LDPDpre" data-ref-filename="llvm..AArch64..LDPDpre">LDPDpre</a>:</td></tr>
<tr><th id="1516">1516</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDpre" title='llvm::AArch64::STPDpre' data-ref="llvm::AArch64::STPDpre" data-ref-filename="llvm..AArch64..STPDpre">STPDpre</a>:</td></tr>
<tr><th id="1517">1517</th><td>    <a class="tu ref fn" href="#_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR64RegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a></span>, <a class="local col6 ref" href="#626Rt" title='Rt' data-ref="626Rt" data-ref-filename="626Rt">Rt</a>, <a class="local col4 ref" href="#624Addr" title='Addr' data-ref="624Addr" data-ref-filename="624Addr">Addr</a>, <a class="local col5 ref" href="#625Decoder" title='Decoder' data-ref="625Decoder" data-ref-filename="625Decoder">Decoder</a>);</td></tr>
<tr><th id="1518">1518</th><td>    <a class="tu ref fn" href="#_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR64RegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a></span>, <a class="local col8 ref" href="#628Rt2" title='Rt2' data-ref="628Rt2" data-ref-filename="628Rt2">Rt2</a>, <a class="local col4 ref" href="#624Addr" title='Addr' data-ref="624Addr" data-ref-filename="624Addr">Addr</a>, <a class="local col5 ref" href="#625Decoder" title='Decoder' data-ref="625Decoder" data-ref-filename="625Decoder">Decoder</a>);</td></tr>
<tr><th id="1519">1519</th><td>    <b>break</b>;</td></tr>
<tr><th id="1520">1520</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDNPSi" title='llvm::AArch64::LDNPSi' data-ref="llvm::AArch64::LDNPSi" data-ref-filename="llvm..AArch64..LDNPSi">LDNPSi</a>:</td></tr>
<tr><th id="1521">1521</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STNPSi" title='llvm::AArch64::STNPSi' data-ref="llvm::AArch64::STNPSi" data-ref-filename="llvm..AArch64..STNPSi">STNPSi</a>:</td></tr>
<tr><th id="1522">1522</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSpost" title='llvm::AArch64::LDPSpost' data-ref="llvm::AArch64::LDPSpost" data-ref-filename="llvm..AArch64..LDPSpost">LDPSpost</a>:</td></tr>
<tr><th id="1523">1523</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSpost" title='llvm::AArch64::STPSpost' data-ref="llvm::AArch64::STPSpost" data-ref-filename="llvm..AArch64..STPSpost">STPSpost</a>:</td></tr>
<tr><th id="1524">1524</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSi" title='llvm::AArch64::LDPSi' data-ref="llvm::AArch64::LDPSi" data-ref-filename="llvm..AArch64..LDPSi">LDPSi</a>:</td></tr>
<tr><th id="1525">1525</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSi" title='llvm::AArch64::STPSi' data-ref="llvm::AArch64::STPSi" data-ref-filename="llvm..AArch64..STPSi">STPSi</a>:</td></tr>
<tr><th id="1526">1526</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSpre" title='llvm::AArch64::LDPSpre' data-ref="llvm::AArch64::LDPSpre" data-ref-filename="llvm..AArch64..LDPSpre">LDPSpre</a>:</td></tr>
<tr><th id="1527">1527</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSpre" title='llvm::AArch64::STPSpre' data-ref="llvm::AArch64::STPSpre" data-ref-filename="llvm..AArch64..STPSpre">STPSpre</a>:</td></tr>
<tr><th id="1528">1528</th><td>    <a class="tu ref fn" href="#_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR32RegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a></span>, <a class="local col6 ref" href="#626Rt" title='Rt' data-ref="626Rt" data-ref-filename="626Rt">Rt</a>, <a class="local col4 ref" href="#624Addr" title='Addr' data-ref="624Addr" data-ref-filename="624Addr">Addr</a>, <a class="local col5 ref" href="#625Decoder" title='Decoder' data-ref="625Decoder" data-ref-filename="625Decoder">Decoder</a>);</td></tr>
<tr><th id="1529">1529</th><td>    <a class="tu ref fn" href="#_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR32RegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a></span>, <a class="local col8 ref" href="#628Rt2" title='Rt2' data-ref="628Rt2" data-ref-filename="628Rt2">Rt2</a>, <a class="local col4 ref" href="#624Addr" title='Addr' data-ref="624Addr" data-ref-filename="624Addr">Addr</a>, <a class="local col5 ref" href="#625Decoder" title='Decoder' data-ref="625Decoder" data-ref-filename="625Decoder">Decoder</a>);</td></tr>
<tr><th id="1530">1530</th><td>    <b>break</b>;</td></tr>
<tr><th id="1531">1531</th><td>  }</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td>  <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a></span>, <a class="local col7 ref" href="#627Rn" title='Rn' data-ref="627Rn" data-ref-filename="627Rn">Rn</a>, <a class="local col4 ref" href="#624Addr" title='Addr' data-ref="624Addr" data-ref-filename="624Addr">Addr</a>, <a class="local col5 ref" href="#625Decoder" title='Decoder' data-ref="625Decoder" data-ref-filename="625Decoder">Decoder</a>);</td></tr>
<tr><th id="1534">1534</th><td>  <a class="local col2 ref" href="#622Inst" title='Inst' data-ref="622Inst" data-ref-filename="622Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col9 ref" href="#629offset" title='offset' data-ref="629offset" data-ref-filename="629offset">offset</a>));</td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td>  <i>// You shouldn't load to the same register twice in an instruction...</i></td></tr>
<tr><th id="1537">1537</th><td>  <b>if</b> (<a class="local col0 ref" href="#630IsLoad" title='IsLoad' data-ref="630IsLoad" data-ref-filename="630IsLoad">IsLoad</a> &amp;&amp; <a class="local col6 ref" href="#626Rt" title='Rt' data-ref="626Rt" data-ref-filename="626Rt">Rt</a> == <a class="local col8 ref" href="#628Rt2" title='Rt2' data-ref="628Rt2" data-ref-filename="628Rt2">Rt2</a>)</td></tr>
<tr><th id="1538">1538</th><td>    <b>return</b> <a class="macro" href="#250" title="MCDisassembler::SoftFail" data-ref="_M/SoftFail">SoftFail</a>;</td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td>  <i>// ... or do any operation that writes-back to a transfer register. But note</i></td></tr>
<tr><th id="1541">1541</th><td><i>  // that "stp xzr, xzr, [sp], #4" is fine because xzr and sp are different.</i></td></tr>
<tr><th id="1542">1542</th><td>  <b>if</b> (<a class="local col2 ref" href="#632NeedsDisjointWritebackTransfer" title='NeedsDisjointWritebackTransfer' data-ref="632NeedsDisjointWritebackTransfer" data-ref-filename="632NeedsDisjointWritebackTransfer">NeedsDisjointWritebackTransfer</a> &amp;&amp; <a class="local col7 ref" href="#627Rn" title='Rn' data-ref="627Rn" data-ref-filename="627Rn">Rn</a> != <var>31</var> &amp;&amp; (<a class="local col6 ref" href="#626Rt" title='Rt' data-ref="626Rt" data-ref-filename="626Rt">Rt</a> == <a class="local col7 ref" href="#627Rn" title='Rn' data-ref="627Rn" data-ref-filename="627Rn">Rn</a> || <a class="local col8 ref" href="#628Rt2" title='Rt2' data-ref="628Rt2" data-ref-filename="628Rt2">Rt2</a> == <a class="local col7 ref" href="#627Rn" title='Rn' data-ref="627Rn" data-ref-filename="627Rn">Rn</a>))</td></tr>
<tr><th id="1543">1543</th><td>    <b>return</b> <a class="macro" href="#250" title="MCDisassembler::SoftFail" data-ref="_M/SoftFail">SoftFail</a>;</td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1546">1546</th><td>}</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL25DecodeAuthLoadInstructionRN4llvm6MCInstEjmPKv" title='DecodeAuthLoadInstruction' data-type='DecodeStatus DecodeAuthLoadInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL25DecodeAuthLoadInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeAuthLoadInstructionRN4llvm6MCInstEjmPKv">DecodeAuthLoadInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="633Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="633Inst" data-ref-filename="633Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="634insn" title='insn' data-type='uint32_t' data-ref="634insn" data-ref-filename="634insn">insn</dfn>,</td></tr>
<tr><th id="1549">1549</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="635Addr" title='Addr' data-type='uint64_t' data-ref="635Addr" data-ref-filename="635Addr">Addr</dfn>,</td></tr>
<tr><th id="1550">1550</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col6 decl" id="636Decoder" title='Decoder' data-type='const void *' data-ref="636Decoder" data-ref-filename="636Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1551">1551</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="637Rt" title='Rt' data-type='unsigned int' data-ref="637Rt" data-ref-filename="637Rt">Rt</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#634insn" title='insn' data-ref="634insn" data-ref-filename="634insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1552">1552</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="638Rn" title='Rn' data-type='unsigned int' data-ref="638Rn" data-ref-filename="638Rn">Rn</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#634insn" title='insn' data-ref="634insn" data-ref-filename="634insn">insn</a>, <var>5</var>, <var>5</var>);</td></tr>
<tr><th id="1553">1553</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="639offset" title='offset' data-type='uint64_t' data-ref="639offset" data-ref-filename="639offset">offset</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#634insn" title='insn' data-ref="634insn" data-ref-filename="634insn">insn</a>, <var>22</var>, <var>1</var>) &lt;&lt; <var>9</var> |</td></tr>
<tr><th id="1554">1554</th><td>                    <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#634insn" title='insn' data-ref="634insn" data-ref-filename="634insn">insn</a>, <var>12</var>, <var>9</var>);</td></tr>
<tr><th id="1555">1555</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="640writeback" title='writeback' data-type='unsigned int' data-ref="640writeback" data-ref-filename="640writeback">writeback</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col4 ref" href="#634insn" title='insn' data-ref="634insn" data-ref-filename="634insn">insn</a>, <var>11</var>, <var>1</var>);</td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td>  <b>switch</b> (<a class="local col3 ref" href="#633Inst" title='Inst' data-ref="633Inst" data-ref-filename="633Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1558">1558</th><td>  <b>default</b>:</td></tr>
<tr><th id="1559">1559</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1560">1560</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRAAwriteback" title='llvm::AArch64::LDRAAwriteback' data-ref="llvm::AArch64::LDRAAwriteback" data-ref-filename="llvm..AArch64..LDRAAwriteback">LDRAAwriteback</a>:</td></tr>
<tr><th id="1561">1561</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRABwriteback" title='llvm::AArch64::LDRABwriteback' data-ref="llvm::AArch64::LDRABwriteback" data-ref-filename="llvm..AArch64..LDRABwriteback">LDRABwriteback</a>:</td></tr>
<tr><th id="1562">1562</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#633Inst" title='Inst' data-ref="633Inst" data-ref-filename="633Inst">Inst</a></span>, <a class="local col8 ref" href="#638Rn" title='Rn' data-ref="638Rn" data-ref-filename="638Rn">Rn</a> <i>/* writeback register */</i>, <a class="local col5 ref" href="#635Addr" title='Addr' data-ref="635Addr" data-ref-filename="635Addr">Addr</a>,</td></tr>
<tr><th id="1563">1563</th><td>                               <a class="local col6 ref" href="#636Decoder" title='Decoder' data-ref="636Decoder" data-ref-filename="636Decoder">Decoder</a>);</td></tr>
<tr><th id="1564">1564</th><td>    <b>break</b>;</td></tr>
<tr><th id="1565">1565</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRAAindexed" title='llvm::AArch64::LDRAAindexed' data-ref="llvm::AArch64::LDRAAindexed" data-ref-filename="llvm..AArch64..LDRAAindexed">LDRAAindexed</a>:</td></tr>
<tr><th id="1566">1566</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRABindexed" title='llvm::AArch64::LDRABindexed' data-ref="llvm::AArch64::LDRABindexed" data-ref-filename="llvm..AArch64..LDRABindexed">LDRABindexed</a>:</td></tr>
<tr><th id="1567">1567</th><td>    <b>break</b>;</td></tr>
<tr><th id="1568">1568</th><td>  }</td></tr>
<tr><th id="1569">1569</th><td></td></tr>
<tr><th id="1570">1570</th><td>  <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#633Inst" title='Inst' data-ref="633Inst" data-ref-filename="633Inst">Inst</a></span>, <a class="local col7 ref" href="#637Rt" title='Rt' data-ref="637Rt" data-ref-filename="637Rt">Rt</a>, <a class="local col5 ref" href="#635Addr" title='Addr' data-ref="635Addr" data-ref-filename="635Addr">Addr</a>, <a class="local col6 ref" href="#636Decoder" title='Decoder' data-ref="636Decoder" data-ref-filename="636Decoder">Decoder</a>);</td></tr>
<tr><th id="1571">1571</th><td>  <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col3 ref" href="#633Inst" title='Inst' data-ref="633Inst" data-ref-filename="633Inst">Inst</a></span>, <a class="local col8 ref" href="#638Rn" title='Rn' data-ref="638Rn" data-ref-filename="638Rn">Rn</a>, <a class="local col5 ref" href="#635Addr" title='Addr' data-ref="635Addr" data-ref-filename="635Addr">Addr</a>, <a class="local col6 ref" href="#636Decoder" title='Decoder' data-ref="636Decoder" data-ref-filename="636Decoder">Decoder</a>);</td></tr>
<tr><th id="1572">1572</th><td>  <a class="tu ref fn" href="#_ZL10DecodeSImmRN4llvm6MCInstEmmPKv" title='DecodeSImm' data-use='c' data-ref="_ZL10DecodeSImmRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL10DecodeSImmRN4llvm6MCInstEmmPKv">DecodeSImm</a>&lt;<var>10</var>&gt;(<span class='refarg'><a class="local col3 ref" href="#633Inst" title='Inst' data-ref="633Inst" data-ref-filename="633Inst">Inst</a></span>, <a class="local col9 ref" href="#639offset" title='offset' data-ref="639offset" data-ref-filename="639offset">offset</a>, <a class="local col5 ref" href="#635Addr" title='Addr' data-ref="635Addr" data-ref-filename="635Addr">Addr</a>, <a class="local col6 ref" href="#636Decoder" title='Decoder' data-ref="636Decoder" data-ref-filename="636Decoder">Decoder</a>);</td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td>  <b>if</b> (<a class="local col0 ref" href="#640writeback" title='writeback' data-ref="640writeback" data-ref-filename="640writeback">writeback</a> &amp;&amp; <a class="local col7 ref" href="#637Rt" title='Rt' data-ref="637Rt" data-ref-filename="637Rt">Rt</a> == <a class="local col8 ref" href="#638Rn" title='Rn' data-ref="638Rn" data-ref-filename="638Rn">Rn</a> &amp;&amp; <a class="local col8 ref" href="#638Rn" title='Rn' data-ref="638Rn" data-ref-filename="638Rn">Rn</a> != <var>31</var>) {</td></tr>
<tr><th id="1575">1575</th><td>    <b>return</b> <a class="macro" href="#250" title="MCDisassembler::SoftFail" data-ref="_M/SoftFail">SoftFail</a>;</td></tr>
<tr><th id="1576">1576</th><td>  }</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1579">1579</th><td>}</td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv" title='DecodeAddSubERegInstruction' data-type='DecodeStatus DecodeAddSubERegInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv">DecodeAddSubERegInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="641Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="641Inst" data-ref-filename="641Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="642insn" title='insn' data-type='uint32_t' data-ref="642insn" data-ref-filename="642insn">insn</dfn>,</td></tr>
<tr><th id="1582">1582</th><td>                                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="643Addr" title='Addr' data-type='uint64_t' data-ref="643Addr" data-ref-filename="643Addr">Addr</dfn>,</td></tr>
<tr><th id="1583">1583</th><td>                                                <em>const</em> <em>void</em> *<dfn class="local col4 decl" id="644Decoder" title='Decoder' data-type='const void *' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1584">1584</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="645Rd" title='Rd' data-type='unsigned int' data-ref="645Rd" data-ref-filename="645Rd">Rd</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col2 ref" href="#642insn" title='insn' data-ref="642insn" data-ref-filename="642insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1585">1585</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="646Rn" title='Rn' data-type='unsigned int' data-ref="646Rn" data-ref-filename="646Rn">Rn</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col2 ref" href="#642insn" title='insn' data-ref="642insn" data-ref-filename="642insn">insn</a>, <var>5</var>, <var>5</var>);</td></tr>
<tr><th id="1586">1586</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="647Rm" title='Rm' data-type='unsigned int' data-ref="647Rm" data-ref-filename="647Rm">Rm</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col2 ref" href="#642insn" title='insn' data-ref="642insn" data-ref-filename="642insn">insn</a>, <var>16</var>, <var>5</var>);</td></tr>
<tr><th id="1587">1587</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="648extend" title='extend' data-type='unsigned int' data-ref="648extend" data-ref-filename="648extend">extend</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col2 ref" href="#642insn" title='insn' data-ref="642insn" data-ref-filename="642insn">insn</a>, <var>10</var>, <var>6</var>);</td></tr>
<tr><th id="1588">1588</th><td></td></tr>
<tr><th id="1589">1589</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="649shift" title='shift' data-type='unsigned int' data-ref="649shift" data-ref-filename="649shift">shift</dfn> = <a class="local col8 ref" href="#648extend" title='extend' data-ref="648extend" data-ref-filename="648extend">extend</a> &amp; <var>0x7</var>;</td></tr>
<tr><th id="1590">1590</th><td>  <b>if</b> (<a class="local col9 ref" href="#649shift" title='shift' data-ref="649shift" data-ref-filename="649shift">shift</a> &gt; <var>4</var>)</td></tr>
<tr><th id="1591">1591</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td>  <b>switch</b> (<a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1594">1594</th><td>  <b>default</b>:</td></tr>
<tr><th id="1595">1595</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1596">1596</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrx" title='llvm::AArch64::ADDWrx' data-ref="llvm::AArch64::ADDWrx" data-ref-filename="llvm..AArch64..ADDWrx">ADDWrx</a>:</td></tr>
<tr><th id="1597">1597</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrx" title='llvm::AArch64::SUBWrx' data-ref="llvm::AArch64::SUBWrx" data-ref-filename="llvm..AArch64..SUBWrx">SUBWrx</a>:</td></tr>
<tr><th id="1598">1598</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32spRegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col5 ref" href="#645Rd" title='Rd' data-ref="645Rd" data-ref-filename="645Rd">Rd</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1599">1599</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32spRegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col6 ref" href="#646Rn" title='Rn' data-ref="646Rn" data-ref-filename="646Rn">Rn</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1600">1600</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col7 ref" href="#647Rm" title='Rm' data-ref="647Rm" data-ref-filename="647Rm">Rm</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1601">1601</th><td>    <b>break</b>;</td></tr>
<tr><th id="1602">1602</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrx" title='llvm::AArch64::ADDSWrx' data-ref="llvm::AArch64::ADDSWrx" data-ref-filename="llvm..AArch64..ADDSWrx">ADDSWrx</a>:</td></tr>
<tr><th id="1603">1603</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrx" title='llvm::AArch64::SUBSWrx' data-ref="llvm::AArch64::SUBSWrx" data-ref-filename="llvm..AArch64..SUBSWrx">SUBSWrx</a>:</td></tr>
<tr><th id="1604">1604</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col5 ref" href="#645Rd" title='Rd' data-ref="645Rd" data-ref-filename="645Rd">Rd</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1605">1605</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32spRegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col6 ref" href="#646Rn" title='Rn' data-ref="646Rn" data-ref-filename="646Rn">Rn</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1606">1606</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col7 ref" href="#647Rm" title='Rm' data-ref="647Rm" data-ref-filename="647Rm">Rm</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1607">1607</th><td>    <b>break</b>;</td></tr>
<tr><th id="1608">1608</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrx" title='llvm::AArch64::ADDXrx' data-ref="llvm::AArch64::ADDXrx" data-ref-filename="llvm..AArch64..ADDXrx">ADDXrx</a>:</td></tr>
<tr><th id="1609">1609</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrx" title='llvm::AArch64::SUBXrx' data-ref="llvm::AArch64::SUBXrx" data-ref-filename="llvm..AArch64..SUBXrx">SUBXrx</a>:</td></tr>
<tr><th id="1610">1610</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col5 ref" href="#645Rd" title='Rd' data-ref="645Rd" data-ref-filename="645Rd">Rd</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1611">1611</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col6 ref" href="#646Rn" title='Rn' data-ref="646Rn" data-ref-filename="646Rn">Rn</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1612">1612</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col7 ref" href="#647Rm" title='Rm' data-ref="647Rm" data-ref-filename="647Rm">Rm</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1613">1613</th><td>    <b>break</b>;</td></tr>
<tr><th id="1614">1614</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrx" title='llvm::AArch64::ADDSXrx' data-ref="llvm::AArch64::ADDSXrx" data-ref-filename="llvm..AArch64..ADDSXrx">ADDSXrx</a>:</td></tr>
<tr><th id="1615">1615</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrx" title='llvm::AArch64::SUBSXrx' data-ref="llvm::AArch64::SUBSXrx" data-ref-filename="llvm..AArch64..SUBSXrx">SUBSXrx</a>:</td></tr>
<tr><th id="1616">1616</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col5 ref" href="#645Rd" title='Rd' data-ref="645Rd" data-ref-filename="645Rd">Rd</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1617">1617</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col6 ref" href="#646Rn" title='Rn' data-ref="646Rn" data-ref-filename="646Rn">Rn</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1618">1618</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col7 ref" href="#647Rm" title='Rm' data-ref="647Rm" data-ref-filename="647Rm">Rm</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1619">1619</th><td>    <b>break</b>;</td></tr>
<tr><th id="1620">1620</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrx64" title='llvm::AArch64::ADDXrx64' data-ref="llvm::AArch64::ADDXrx64" data-ref-filename="llvm..AArch64..ADDXrx64">ADDXrx64</a>:</td></tr>
<tr><th id="1621">1621</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrx64" title='llvm::AArch64::SUBXrx64' data-ref="llvm::AArch64::SUBXrx64" data-ref-filename="llvm..AArch64..SUBXrx64">SUBXrx64</a>:</td></tr>
<tr><th id="1622">1622</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col5 ref" href="#645Rd" title='Rd' data-ref="645Rd" data-ref-filename="645Rd">Rd</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1623">1623</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col6 ref" href="#646Rn" title='Rn' data-ref="646Rn" data-ref-filename="646Rn">Rn</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1624">1624</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col7 ref" href="#647Rm" title='Rm' data-ref="647Rm" data-ref-filename="647Rm">Rm</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1625">1625</th><td>    <b>break</b>;</td></tr>
<tr><th id="1626">1626</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrx64" title='llvm::AArch64::SUBSXrx64' data-ref="llvm::AArch64::SUBSXrx64" data-ref-filename="llvm..AArch64..SUBSXrx64">SUBSXrx64</a>:</td></tr>
<tr><th id="1627">1627</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrx64" title='llvm::AArch64::ADDSXrx64' data-ref="llvm::AArch64::ADDSXrx64" data-ref-filename="llvm..AArch64..ADDSXrx64">ADDSXrx64</a>:</td></tr>
<tr><th id="1628">1628</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col5 ref" href="#645Rd" title='Rd' data-ref="645Rd" data-ref-filename="645Rd">Rd</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1629">1629</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col6 ref" href="#646Rn" title='Rn' data-ref="646Rn" data-ref-filename="646Rn">Rn</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1630">1630</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a></span>, <a class="local col7 ref" href="#647Rm" title='Rm' data-ref="647Rm" data-ref-filename="647Rm">Rm</a>, <a class="local col3 ref" href="#643Addr" title='Addr' data-ref="643Addr" data-ref-filename="643Addr">Addr</a>, <a class="local col4 ref" href="#644Decoder" title='Decoder' data-ref="644Decoder" data-ref-filename="644Decoder">Decoder</a>);</td></tr>
<tr><th id="1631">1631</th><td>    <b>break</b>;</td></tr>
<tr><th id="1632">1632</th><td>  }</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td>  <a class="local col1 ref" href="#641Inst" title='Inst' data-ref="641Inst" data-ref-filename="641Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#648extend" title='extend' data-ref="648extend" data-ref-filename="648extend">extend</a>));</td></tr>
<tr><th id="1635">1635</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1636">1636</th><td>}</td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv" title='DecodeLogicalImmInstruction' data-type='DecodeStatus DecodeLogicalImmInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv">DecodeLogicalImmInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="650Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="650Inst" data-ref-filename="650Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="651insn" title='insn' data-type='uint32_t' data-ref="651insn" data-ref-filename="651insn">insn</dfn>,</td></tr>
<tr><th id="1639">1639</th><td>                                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="652Addr" title='Addr' data-type='uint64_t' data-ref="652Addr" data-ref-filename="652Addr">Addr</dfn>,</td></tr>
<tr><th id="1640">1640</th><td>                                                <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="653Decoder" title='Decoder' data-type='const void *' data-ref="653Decoder" data-ref-filename="653Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1641">1641</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="654Rd" title='Rd' data-type='unsigned int' data-ref="654Rd" data-ref-filename="654Rd">Rd</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col1 ref" href="#651insn" title='insn' data-ref="651insn" data-ref-filename="651insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1642">1642</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="655Rn" title='Rn' data-type='unsigned int' data-ref="655Rn" data-ref-filename="655Rn">Rn</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col1 ref" href="#651insn" title='insn' data-ref="651insn" data-ref-filename="651insn">insn</a>, <var>5</var>, <var>5</var>);</td></tr>
<tr><th id="1643">1643</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="656Datasize" title='Datasize' data-type='unsigned int' data-ref="656Datasize" data-ref-filename="656Datasize">Datasize</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col1 ref" href="#651insn" title='insn' data-ref="651insn" data-ref-filename="651insn">insn</a>, <var>31</var>, <var>1</var>);</td></tr>
<tr><th id="1644">1644</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="657imm" title='imm' data-type='unsigned int' data-ref="657imm" data-ref-filename="657imm">imm</dfn>;</td></tr>
<tr><th id="1645">1645</th><td></td></tr>
<tr><th id="1646">1646</th><td>  <b>if</b> (<a class="local col6 ref" href="#656Datasize" title='Datasize' data-ref="656Datasize" data-ref-filename="656Datasize">Datasize</a>) {</td></tr>
<tr><th id="1647">1647</th><td>    <b>if</b> (<a class="local col0 ref" href="#650Inst" title='Inst' data-ref="650Inst" data-ref-filename="650Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXri" title='llvm::AArch64::ANDSXri' data-ref="llvm::AArch64::ANDSXri" data-ref-filename="llvm..AArch64..ANDSXri">ANDSXri</a>)</td></tr>
<tr><th id="1648">1648</th><td>      <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col0 ref" href="#650Inst" title='Inst' data-ref="650Inst" data-ref-filename="650Inst">Inst</a></span>, <a class="local col4 ref" href="#654Rd" title='Rd' data-ref="654Rd" data-ref-filename="654Rd">Rd</a>, <a class="local col2 ref" href="#652Addr" title='Addr' data-ref="652Addr" data-ref-filename="652Addr">Addr</a>, <a class="local col3 ref" href="#653Decoder" title='Decoder' data-ref="653Decoder" data-ref-filename="653Decoder">Decoder</a>);</td></tr>
<tr><th id="1649">1649</th><td>    <b>else</b></td></tr>
<tr><th id="1650">1650</th><td>      <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col0 ref" href="#650Inst" title='Inst' data-ref="650Inst" data-ref-filename="650Inst">Inst</a></span>, <a class="local col4 ref" href="#654Rd" title='Rd' data-ref="654Rd" data-ref-filename="654Rd">Rd</a>, <a class="local col2 ref" href="#652Addr" title='Addr' data-ref="652Addr" data-ref-filename="652Addr">Addr</a>, <a class="local col3 ref" href="#653Decoder" title='Decoder' data-ref="653Decoder" data-ref-filename="653Decoder">Decoder</a>);</td></tr>
<tr><th id="1651">1651</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col0 ref" href="#650Inst" title='Inst' data-ref="650Inst" data-ref-filename="650Inst">Inst</a></span>, <a class="local col5 ref" href="#655Rn" title='Rn' data-ref="655Rn" data-ref-filename="655Rn">Rn</a>, <a class="local col2 ref" href="#652Addr" title='Addr' data-ref="652Addr" data-ref-filename="652Addr">Addr</a>, <a class="local col3 ref" href="#653Decoder" title='Decoder' data-ref="653Decoder" data-ref-filename="653Decoder">Decoder</a>);</td></tr>
<tr><th id="1652">1652</th><td>    <a class="local col7 ref" href="#657imm" title='imm' data-ref="657imm" data-ref-filename="657imm">imm</a> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col1 ref" href="#651insn" title='insn' data-ref="651insn" data-ref-filename="651insn">insn</a>, <var>10</var>, <var>13</var>);</td></tr>
<tr><th id="1653">1653</th><td>    <b>if</b> (!<span class="namespace">AArch64_AM::</span><a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj" title='llvm::AArch64_AM::isValidDecodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj">isValidDecodeLogicalImmediate</a>(<a class="local col7 ref" href="#657imm" title='imm' data-ref="657imm" data-ref-filename="657imm">imm</a>, <var>64</var>))</td></tr>
<tr><th id="1654">1654</th><td>      <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1655">1655</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1656">1656</th><td>    <b>if</b> (<a class="local col0 ref" href="#650Inst" title='Inst' data-ref="650Inst" data-ref-filename="650Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWri" title='llvm::AArch64::ANDSWri' data-ref="llvm::AArch64::ANDSWri" data-ref-filename="llvm..AArch64..ANDSWri">ANDSWri</a>)</td></tr>
<tr><th id="1657">1657</th><td>      <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col0 ref" href="#650Inst" title='Inst' data-ref="650Inst" data-ref-filename="650Inst">Inst</a></span>, <a class="local col4 ref" href="#654Rd" title='Rd' data-ref="654Rd" data-ref-filename="654Rd">Rd</a>, <a class="local col2 ref" href="#652Addr" title='Addr' data-ref="652Addr" data-ref-filename="652Addr">Addr</a>, <a class="local col3 ref" href="#653Decoder" title='Decoder' data-ref="653Decoder" data-ref-filename="653Decoder">Decoder</a>);</td></tr>
<tr><th id="1658">1658</th><td>    <b>else</b></td></tr>
<tr><th id="1659">1659</th><td>      <a class="tu ref fn" href="#_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32spRegisterClass</a>(<span class='refarg'><a class="local col0 ref" href="#650Inst" title='Inst' data-ref="650Inst" data-ref-filename="650Inst">Inst</a></span>, <a class="local col4 ref" href="#654Rd" title='Rd' data-ref="654Rd" data-ref-filename="654Rd">Rd</a>, <a class="local col2 ref" href="#652Addr" title='Addr' data-ref="652Addr" data-ref-filename="652Addr">Addr</a>, <a class="local col3 ref" href="#653Decoder" title='Decoder' data-ref="653Decoder" data-ref-filename="653Decoder">Decoder</a>);</td></tr>
<tr><th id="1660">1660</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col0 ref" href="#650Inst" title='Inst' data-ref="650Inst" data-ref-filename="650Inst">Inst</a></span>, <a class="local col5 ref" href="#655Rn" title='Rn' data-ref="655Rn" data-ref-filename="655Rn">Rn</a>, <a class="local col2 ref" href="#652Addr" title='Addr' data-ref="652Addr" data-ref-filename="652Addr">Addr</a>, <a class="local col3 ref" href="#653Decoder" title='Decoder' data-ref="653Decoder" data-ref-filename="653Decoder">Decoder</a>);</td></tr>
<tr><th id="1661">1661</th><td>    <a class="local col7 ref" href="#657imm" title='imm' data-ref="657imm" data-ref-filename="657imm">imm</a> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col1 ref" href="#651insn" title='insn' data-ref="651insn" data-ref-filename="651insn">insn</a>, <var>10</var>, <var>12</var>);</td></tr>
<tr><th id="1662">1662</th><td>    <b>if</b> (!<span class="namespace">AArch64_AM::</span><a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj" title='llvm::AArch64_AM::isValidDecodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj">isValidDecodeLogicalImmediate</a>(<a class="local col7 ref" href="#657imm" title='imm' data-ref="657imm" data-ref-filename="657imm">imm</a>, <var>32</var>))</td></tr>
<tr><th id="1663">1663</th><td>      <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1664">1664</th><td>  }</td></tr>
<tr><th id="1665">1665</th><td>  <a class="local col0 ref" href="#650Inst" title='Inst' data-ref="650Inst" data-ref-filename="650Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col7 ref" href="#657imm" title='imm' data-ref="657imm" data-ref-filename="657imm">imm</a>));</td></tr>
<tr><th id="1666">1666</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1667">1667</th><td>}</td></tr>
<tr><th id="1668">1668</th><td></td></tr>
<tr><th id="1669">1669</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL23DecodeModImmInstructionRN4llvm6MCInstEjmPKv" title='DecodeModImmInstruction' data-type='DecodeStatus DecodeModImmInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL23DecodeModImmInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23DecodeModImmInstructionRN4llvm6MCInstEjmPKv">DecodeModImmInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="658Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="658Inst" data-ref-filename="658Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="659insn" title='insn' data-type='uint32_t' data-ref="659insn" data-ref-filename="659insn">insn</dfn>,</td></tr>
<tr><th id="1670">1670</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="660Addr" title='Addr' data-type='uint64_t' data-ref="660Addr" data-ref-filename="660Addr">Addr</dfn>,</td></tr>
<tr><th id="1671">1671</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="661Decoder" title='Decoder' data-type='const void *' data-ref="661Decoder" data-ref-filename="661Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1672">1672</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="662Rd" title='Rd' data-type='unsigned int' data-ref="662Rd" data-ref-filename="662Rd">Rd</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#659insn" title='insn' data-ref="659insn" data-ref-filename="659insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1673">1673</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="663cmode" title='cmode' data-type='unsigned int' data-ref="663cmode" data-ref-filename="663cmode">cmode</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#659insn" title='insn' data-ref="659insn" data-ref-filename="659insn">insn</a>, <var>12</var>, <var>4</var>);</td></tr>
<tr><th id="1674">1674</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="664imm" title='imm' data-type='unsigned int' data-ref="664imm" data-ref-filename="664imm">imm</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#659insn" title='insn' data-ref="659insn" data-ref-filename="659insn">insn</a>, <var>16</var>, <var>3</var>) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="1675">1675</th><td>  <a class="local col4 ref" href="#664imm" title='imm' data-ref="664imm" data-ref-filename="664imm">imm</a> |= <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#659insn" title='insn' data-ref="659insn" data-ref-filename="659insn">insn</a>, <var>5</var>, <var>5</var>);</td></tr>
<tr><th id="1676">1676</th><td></td></tr>
<tr><th id="1677">1677</th><td>  <b>if</b> (<a class="local col8 ref" href="#658Inst" title='Inst' data-ref="658Inst" data-ref-filename="658Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVID" title='llvm::AArch64::MOVID' data-ref="llvm::AArch64::MOVID" data-ref-filename="llvm..AArch64..MOVID">MOVID</a>)</td></tr>
<tr><th id="1678">1678</th><td>    <a class="tu ref fn" href="#_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeFPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeFPR64RegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#658Inst" title='Inst' data-ref="658Inst" data-ref-filename="658Inst">Inst</a></span>, <a class="local col2 ref" href="#662Rd" title='Rd' data-ref="662Rd" data-ref-filename="662Rd">Rd</a>, <a class="local col0 ref" href="#660Addr" title='Addr' data-ref="660Addr" data-ref-filename="660Addr">Addr</a>, <a class="local col1 ref" href="#661Decoder" title='Decoder' data-ref="661Decoder" data-ref-filename="661Decoder">Decoder</a>);</td></tr>
<tr><th id="1679">1679</th><td>  <b>else</b></td></tr>
<tr><th id="1680">1680</th><td>    <a class="tu ref fn" href="#_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeVectorRegisterClass' data-use='c' data-ref="_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv">DecodeVectorRegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#658Inst" title='Inst' data-ref="658Inst" data-ref-filename="658Inst">Inst</a></span>, <a class="local col2 ref" href="#662Rd" title='Rd' data-ref="662Rd" data-ref-filename="662Rd">Rd</a>, <a class="local col0 ref" href="#660Addr" title='Addr' data-ref="660Addr" data-ref-filename="660Addr">Addr</a>, <a class="local col1 ref" href="#661Decoder" title='Decoder' data-ref="661Decoder" data-ref-filename="661Decoder">Decoder</a>);</td></tr>
<tr><th id="1681">1681</th><td></td></tr>
<tr><th id="1682">1682</th><td>  <a class="local col8 ref" href="#658Inst" title='Inst' data-ref="658Inst" data-ref-filename="658Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#664imm" title='imm' data-ref="664imm" data-ref-filename="664imm">imm</a>));</td></tr>
<tr><th id="1683">1683</th><td></td></tr>
<tr><th id="1684">1684</th><td>  <b>switch</b> (<a class="local col8 ref" href="#658Inst" title='Inst' data-ref="658Inst" data-ref-filename="658Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1685">1685</th><td>  <b>default</b>:</td></tr>
<tr><th id="1686">1686</th><td>    <b>break</b>;</td></tr>
<tr><th id="1687">1687</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVIv4i16" title='llvm::AArch64::MOVIv4i16' data-ref="llvm::AArch64::MOVIv4i16" data-ref-filename="llvm..AArch64..MOVIv4i16">MOVIv4i16</a>:</td></tr>
<tr><th id="1688">1688</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVIv8i16" title='llvm::AArch64::MOVIv8i16' data-ref="llvm::AArch64::MOVIv8i16" data-ref-filename="llvm..AArch64..MOVIv8i16">MOVIv8i16</a>:</td></tr>
<tr><th id="1689">1689</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MVNIv4i16" title='llvm::AArch64::MVNIv4i16' data-ref="llvm::AArch64::MVNIv4i16" data-ref-filename="llvm..AArch64..MVNIv4i16">MVNIv4i16</a>:</td></tr>
<tr><th id="1690">1690</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MVNIv8i16" title='llvm::AArch64::MVNIv8i16' data-ref="llvm::AArch64::MVNIv8i16" data-ref-filename="llvm..AArch64..MVNIv8i16">MVNIv8i16</a>:</td></tr>
<tr><th id="1691">1691</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVIv2i32" title='llvm::AArch64::MOVIv2i32' data-ref="llvm::AArch64::MOVIv2i32" data-ref-filename="llvm..AArch64..MOVIv2i32">MOVIv2i32</a>:</td></tr>
<tr><th id="1692">1692</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVIv4i32" title='llvm::AArch64::MOVIv4i32' data-ref="llvm::AArch64::MOVIv4i32" data-ref-filename="llvm..AArch64..MOVIv4i32">MOVIv4i32</a>:</td></tr>
<tr><th id="1693">1693</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MVNIv2i32" title='llvm::AArch64::MVNIv2i32' data-ref="llvm::AArch64::MVNIv2i32" data-ref-filename="llvm..AArch64..MVNIv2i32">MVNIv2i32</a>:</td></tr>
<tr><th id="1694">1694</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MVNIv4i32" title='llvm::AArch64::MVNIv4i32' data-ref="llvm::AArch64::MVNIv4i32" data-ref-filename="llvm..AArch64..MVNIv4i32">MVNIv4i32</a>:</td></tr>
<tr><th id="1695">1695</th><td>    <a class="local col8 ref" href="#658Inst" title='Inst' data-ref="658Inst" data-ref-filename="658Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>((<a class="local col3 ref" href="#663cmode" title='cmode' data-ref="663cmode" data-ref-filename="663cmode">cmode</a> &amp; <var>6</var>) &lt;&lt; <var>2</var>));</td></tr>
<tr><th id="1696">1696</th><td>    <b>break</b>;</td></tr>
<tr><th id="1697">1697</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVIv2s_msl" title='llvm::AArch64::MOVIv2s_msl' data-ref="llvm::AArch64::MOVIv2s_msl" data-ref-filename="llvm..AArch64..MOVIv2s_msl">MOVIv2s_msl</a>:</td></tr>
<tr><th id="1698">1698</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVIv4s_msl" title='llvm::AArch64::MOVIv4s_msl' data-ref="llvm::AArch64::MOVIv4s_msl" data-ref-filename="llvm..AArch64..MOVIv4s_msl">MOVIv4s_msl</a>:</td></tr>
<tr><th id="1699">1699</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MVNIv2s_msl" title='llvm::AArch64::MVNIv2s_msl' data-ref="llvm::AArch64::MVNIv2s_msl" data-ref-filename="llvm..AArch64..MVNIv2s_msl">MVNIv2s_msl</a>:</td></tr>
<tr><th id="1700">1700</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MVNIv4s_msl" title='llvm::AArch64::MVNIv4s_msl' data-ref="llvm::AArch64::MVNIv4s_msl" data-ref-filename="llvm..AArch64..MVNIv4s_msl">MVNIv4s_msl</a>:</td></tr>
<tr><th id="1701">1701</th><td>    <a class="local col8 ref" href="#658Inst" title='Inst' data-ref="658Inst" data-ref-filename="658Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>((<a class="local col3 ref" href="#663cmode" title='cmode' data-ref="663cmode" data-ref-filename="663cmode">cmode</a> &amp; <var>1</var>) ? <var>0x110</var> : <var>0x108</var>));</td></tr>
<tr><th id="1702">1702</th><td>    <b>break</b>;</td></tr>
<tr><th id="1703">1703</th><td>  }</td></tr>
<tr><th id="1704">1704</th><td></td></tr>
<tr><th id="1705">1705</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1706">1706</th><td>}</td></tr>
<tr><th id="1707">1707</th><td></td></tr>
<tr><th id="1708">1708</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL27DecodeModImmTiedInstructionRN4llvm6MCInstEjmPKv" title='DecodeModImmTiedInstruction' data-type='DecodeStatus DecodeModImmTiedInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL27DecodeModImmTiedInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL27DecodeModImmTiedInstructionRN4llvm6MCInstEjmPKv">DecodeModImmTiedInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="665Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="665Inst" data-ref-filename="665Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="666insn" title='insn' data-type='uint32_t' data-ref="666insn" data-ref-filename="666insn">insn</dfn>,</td></tr>
<tr><th id="1709">1709</th><td>                                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="667Addr" title='Addr' data-type='uint64_t' data-ref="667Addr" data-ref-filename="667Addr">Addr</dfn>,</td></tr>
<tr><th id="1710">1710</th><td>                                                <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="668Decoder" title='Decoder' data-type='const void *' data-ref="668Decoder" data-ref-filename="668Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1711">1711</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="669Rd" title='Rd' data-type='unsigned int' data-ref="669Rd" data-ref-filename="669Rd">Rd</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col6 ref" href="#666insn" title='insn' data-ref="666insn" data-ref-filename="666insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1712">1712</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="670cmode" title='cmode' data-type='unsigned int' data-ref="670cmode" data-ref-filename="670cmode">cmode</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col6 ref" href="#666insn" title='insn' data-ref="666insn" data-ref-filename="666insn">insn</a>, <var>12</var>, <var>4</var>);</td></tr>
<tr><th id="1713">1713</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="671imm" title='imm' data-type='unsigned int' data-ref="671imm" data-ref-filename="671imm">imm</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col6 ref" href="#666insn" title='insn' data-ref="666insn" data-ref-filename="666insn">insn</a>, <var>16</var>, <var>3</var>) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="1714">1714</th><td>  <a class="local col1 ref" href="#671imm" title='imm' data-ref="671imm" data-ref-filename="671imm">imm</a> |= <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col6 ref" href="#666insn" title='insn' data-ref="666insn" data-ref-filename="666insn">insn</a>, <var>5</var>, <var>5</var>);</td></tr>
<tr><th id="1715">1715</th><td></td></tr>
<tr><th id="1716">1716</th><td>  <i>// Tied operands added twice.</i></td></tr>
<tr><th id="1717">1717</th><td>  <a class="tu ref fn" href="#_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeVectorRegisterClass' data-use='c' data-ref="_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv">DecodeVectorRegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#665Inst" title='Inst' data-ref="665Inst" data-ref-filename="665Inst">Inst</a></span>, <a class="local col9 ref" href="#669Rd" title='Rd' data-ref="669Rd" data-ref-filename="669Rd">Rd</a>, <a class="local col7 ref" href="#667Addr" title='Addr' data-ref="667Addr" data-ref-filename="667Addr">Addr</a>, <a class="local col8 ref" href="#668Decoder" title='Decoder' data-ref="668Decoder" data-ref-filename="668Decoder">Decoder</a>);</td></tr>
<tr><th id="1718">1718</th><td>  <a class="tu ref fn" href="#_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeVectorRegisterClass' data-use='c' data-ref="_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv">DecodeVectorRegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#665Inst" title='Inst' data-ref="665Inst" data-ref-filename="665Inst">Inst</a></span>, <a class="local col9 ref" href="#669Rd" title='Rd' data-ref="669Rd" data-ref-filename="669Rd">Rd</a>, <a class="local col7 ref" href="#667Addr" title='Addr' data-ref="667Addr" data-ref-filename="667Addr">Addr</a>, <a class="local col8 ref" href="#668Decoder" title='Decoder' data-ref="668Decoder" data-ref-filename="668Decoder">Decoder</a>);</td></tr>
<tr><th id="1719">1719</th><td></td></tr>
<tr><th id="1720">1720</th><td>  <a class="local col5 ref" href="#665Inst" title='Inst' data-ref="665Inst" data-ref-filename="665Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col1 ref" href="#671imm" title='imm' data-ref="671imm" data-ref-filename="671imm">imm</a>));</td></tr>
<tr><th id="1721">1721</th><td>  <a class="local col5 ref" href="#665Inst" title='Inst' data-ref="665Inst" data-ref-filename="665Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>((<a class="local col0 ref" href="#670cmode" title='cmode' data-ref="670cmode" data-ref-filename="670cmode">cmode</a> &amp; <var>6</var>) &lt;&lt; <var>2</var>));</td></tr>
<tr><th id="1722">1722</th><td></td></tr>
<tr><th id="1723">1723</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1724">1724</th><td>}</td></tr>
<tr><th id="1725">1725</th><td></td></tr>
<tr><th id="1726">1726</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL20DecodeAdrInstructionRN4llvm6MCInstEjmPKv" title='DecodeAdrInstruction' data-type='DecodeStatus DecodeAdrInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeAdrInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeAdrInstructionRN4llvm6MCInstEjmPKv">DecodeAdrInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="672Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="672Inst" data-ref-filename="672Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="673insn" title='insn' data-type='uint32_t' data-ref="673insn" data-ref-filename="673insn">insn</dfn>,</td></tr>
<tr><th id="1727">1727</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="674Addr" title='Addr' data-type='uint64_t' data-ref="674Addr" data-ref-filename="674Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="675Decoder" title='Decoder' data-type='const void *' data-ref="675Decoder" data-ref-filename="675Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1728">1728</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="676Rd" title='Rd' data-type='unsigned int' data-ref="676Rd" data-ref-filename="676Rd">Rd</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col3 ref" href="#673insn" title='insn' data-ref="673insn" data-ref-filename="673insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1729">1729</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="677imm" title='imm' data-type='int64_t' data-ref="677imm" data-ref-filename="677imm">imm</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col3 ref" href="#673insn" title='insn' data-ref="673insn" data-ref-filename="673insn">insn</a>, <var>5</var>, <var>19</var>) &lt;&lt; <var>2</var>;</td></tr>
<tr><th id="1730">1730</th><td>  <a class="local col7 ref" href="#677imm" title='imm' data-ref="677imm" data-ref-filename="677imm">imm</a> |= <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col3 ref" href="#673insn" title='insn' data-ref="673insn" data-ref-filename="673insn">insn</a>, <var>29</var>, <var>2</var>);</td></tr>
<tr><th id="1731">1731</th><td>  <em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *<dfn class="local col8 decl" id="678Dis" title='Dis' data-type='const llvm::AArch64Disassembler *' data-ref="678Dis" data-ref-filename="678Dis">Dis</dfn> =</td></tr>
<tr><th id="1732">1732</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *&gt;(<a class="local col5 ref" href="#675Decoder" title='Decoder' data-ref="675Decoder" data-ref-filename="675Decoder">Decoder</a>);</td></tr>
<tr><th id="1733">1733</th><td></td></tr>
<tr><th id="1734">1734</th><td>  <i>// Sign-extend the 21-bit immediate.</i></td></tr>
<tr><th id="1735">1735</th><td>  <b>if</b> (<a class="local col7 ref" href="#677imm" title='imm' data-ref="677imm" data-ref-filename="677imm">imm</a> &amp; (<var>1</var> &lt;&lt; (<var>21</var> - <var>1</var>)))</td></tr>
<tr><th id="1736">1736</th><td>    <a class="local col7 ref" href="#677imm" title='imm' data-ref="677imm" data-ref-filename="677imm">imm</a> |= ~((<var>1LL</var> &lt;&lt; <var>21</var>) - <var>1</var>);</td></tr>
<tr><th id="1737">1737</th><td></td></tr>
<tr><th id="1738">1738</th><td>  <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#672Inst" title='Inst' data-ref="672Inst" data-ref-filename="672Inst">Inst</a></span>, <a class="local col6 ref" href="#676Rd" title='Rd' data-ref="676Rd" data-ref-filename="676Rd">Rd</a>, <a class="local col4 ref" href="#674Addr" title='Addr' data-ref="674Addr" data-ref-filename="674Addr">Addr</a>, <a class="local col5 ref" href="#675Decoder" title='Decoder' data-ref="675Decoder" data-ref-filename="675Decoder">Decoder</a>);</td></tr>
<tr><th id="1739">1739</th><td>  <b>if</b> (!<a class="local col8 ref" href="#678Dis" title='Dis' data-ref="678Dis" data-ref-filename="678Dis">Dis</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" title='llvm::MCDisassembler::tryAddingSymbolicOperand' data-ref="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" data-ref-filename="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm">tryAddingSymbolicOperand</a>(<span class='refarg'><a class="local col2 ref" href="#672Inst" title='Inst' data-ref="672Inst" data-ref-filename="672Inst">Inst</a></span>, <a class="local col7 ref" href="#677imm" title='imm' data-ref="677imm" data-ref-filename="677imm">imm</a>, <a class="local col4 ref" href="#674Addr" title='Addr' data-ref="674Addr" data-ref-filename="674Addr">Addr</a>, <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>, <var>0</var>, <var>4</var>))</td></tr>
<tr><th id="1740">1740</th><td>    <a class="local col2 ref" href="#672Inst" title='Inst' data-ref="672Inst" data-ref-filename="672Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col7 ref" href="#677imm" title='imm' data-ref="677imm" data-ref-filename="677imm">imm</a>));</td></tr>
<tr><th id="1741">1741</th><td></td></tr>
<tr><th id="1742">1742</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1743">1743</th><td>}</td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv" title='DecodeAddSubImmShift' data-type='DecodeStatus DecodeAddSubImmShift(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv">DecodeAddSubImmShift</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="679Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="679Inst" data-ref-filename="679Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="680insn" title='insn' data-type='uint32_t' data-ref="680insn" data-ref-filename="680insn">insn</dfn>,</td></tr>
<tr><th id="1746">1746</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="681Addr" title='Addr' data-type='uint64_t' data-ref="681Addr" data-ref-filename="681Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="682Decoder" title='Decoder' data-type='const void *' data-ref="682Decoder" data-ref-filename="682Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1747">1747</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="683Rd" title='Rd' data-type='unsigned int' data-ref="683Rd" data-ref-filename="683Rd">Rd</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col0 ref" href="#680insn" title='insn' data-ref="680insn" data-ref-filename="680insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1748">1748</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="684Rn" title='Rn' data-type='unsigned int' data-ref="684Rn" data-ref-filename="684Rn">Rn</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col0 ref" href="#680insn" title='insn' data-ref="680insn" data-ref-filename="680insn">insn</a>, <var>5</var>, <var>5</var>);</td></tr>
<tr><th id="1749">1749</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="685Imm" title='Imm' data-type='unsigned int' data-ref="685Imm" data-ref-filename="685Imm">Imm</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col0 ref" href="#680insn" title='insn' data-ref="680insn" data-ref-filename="680insn">insn</a>, <var>10</var>, <var>14</var>);</td></tr>
<tr><th id="1750">1750</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="686S" title='S' data-type='unsigned int' data-ref="686S" data-ref-filename="686S">S</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col0 ref" href="#680insn" title='insn' data-ref="680insn" data-ref-filename="680insn">insn</a>, <var>29</var>, <var>1</var>);</td></tr>
<tr><th id="1751">1751</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="687Datasize" title='Datasize' data-type='unsigned int' data-ref="687Datasize" data-ref-filename="687Datasize">Datasize</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col0 ref" href="#680insn" title='insn' data-ref="680insn" data-ref-filename="680insn">insn</a>, <var>31</var>, <var>1</var>);</td></tr>
<tr><th id="1752">1752</th><td></td></tr>
<tr><th id="1753">1753</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="688ShifterVal" title='ShifterVal' data-type='unsigned int' data-ref="688ShifterVal" data-ref-filename="688ShifterVal">ShifterVal</dfn> = (<a class="local col5 ref" href="#685Imm" title='Imm' data-ref="685Imm" data-ref-filename="685Imm">Imm</a> &gt;&gt; <var>12</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="1754">1754</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="689ImmVal" title='ImmVal' data-type='unsigned int' data-ref="689ImmVal" data-ref-filename="689ImmVal">ImmVal</dfn> = <a class="local col5 ref" href="#685Imm" title='Imm' data-ref="685Imm" data-ref-filename="685Imm">Imm</a> &amp; <var>0xFFF</var>;</td></tr>
<tr><th id="1755">1755</th><td>  <em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *<dfn class="local col0 decl" id="690Dis" title='Dis' data-type='const llvm::AArch64Disassembler *' data-ref="690Dis" data-ref-filename="690Dis">Dis</dfn> =</td></tr>
<tr><th id="1756">1756</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *&gt;(<a class="local col2 ref" href="#682Decoder" title='Decoder' data-ref="682Decoder" data-ref-filename="682Decoder">Decoder</a>);</td></tr>
<tr><th id="1757">1757</th><td></td></tr>
<tr><th id="1758">1758</th><td>  <b>if</b> (<a class="local col8 ref" href="#688ShifterVal" title='ShifterVal' data-ref="688ShifterVal" data-ref-filename="688ShifterVal">ShifterVal</a> != <var>0</var> &amp;&amp; <a class="local col8 ref" href="#688ShifterVal" title='ShifterVal' data-ref="688ShifterVal" data-ref-filename="688ShifterVal">ShifterVal</a> != <var>1</var>)</td></tr>
<tr><th id="1759">1759</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1760">1760</th><td></td></tr>
<tr><th id="1761">1761</th><td>  <b>if</b> (<a class="local col7 ref" href="#687Datasize" title='Datasize' data-ref="687Datasize" data-ref-filename="687Datasize">Datasize</a>) {</td></tr>
<tr><th id="1762">1762</th><td>    <b>if</b> (<a class="local col3 ref" href="#683Rd" title='Rd' data-ref="683Rd" data-ref-filename="683Rd">Rd</a> == <var>31</var> &amp;&amp; !<a class="local col6 ref" href="#686S" title='S' data-ref="686S" data-ref-filename="686S">S</a>)</td></tr>
<tr><th id="1763">1763</th><td>      <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col9 ref" href="#679Inst" title='Inst' data-ref="679Inst" data-ref-filename="679Inst">Inst</a></span>, <a class="local col3 ref" href="#683Rd" title='Rd' data-ref="683Rd" data-ref-filename="683Rd">Rd</a>, <a class="local col1 ref" href="#681Addr" title='Addr' data-ref="681Addr" data-ref-filename="681Addr">Addr</a>, <a class="local col2 ref" href="#682Decoder" title='Decoder' data-ref="682Decoder" data-ref-filename="682Decoder">Decoder</a>);</td></tr>
<tr><th id="1764">1764</th><td>    <b>else</b></td></tr>
<tr><th id="1765">1765</th><td>      <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col9 ref" href="#679Inst" title='Inst' data-ref="679Inst" data-ref-filename="679Inst">Inst</a></span>, <a class="local col3 ref" href="#683Rd" title='Rd' data-ref="683Rd" data-ref-filename="683Rd">Rd</a>, <a class="local col1 ref" href="#681Addr" title='Addr' data-ref="681Addr" data-ref-filename="681Addr">Addr</a>, <a class="local col2 ref" href="#682Decoder" title='Decoder' data-ref="682Decoder" data-ref-filename="682Decoder">Decoder</a>);</td></tr>
<tr><th id="1766">1766</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64spRegisterClass</a>(<span class='refarg'><a class="local col9 ref" href="#679Inst" title='Inst' data-ref="679Inst" data-ref-filename="679Inst">Inst</a></span>, <a class="local col4 ref" href="#684Rn" title='Rn' data-ref="684Rn" data-ref-filename="684Rn">Rn</a>, <a class="local col1 ref" href="#681Addr" title='Addr' data-ref="681Addr" data-ref-filename="681Addr">Addr</a>, <a class="local col2 ref" href="#682Decoder" title='Decoder' data-ref="682Decoder" data-ref-filename="682Decoder">Decoder</a>);</td></tr>
<tr><th id="1767">1767</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1768">1768</th><td>    <b>if</b> (<a class="local col3 ref" href="#683Rd" title='Rd' data-ref="683Rd" data-ref-filename="683Rd">Rd</a> == <var>31</var> &amp;&amp; !<a class="local col6 ref" href="#686S" title='S' data-ref="686S" data-ref-filename="686S">S</a>)</td></tr>
<tr><th id="1769">1769</th><td>      <a class="tu ref fn" href="#_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32spRegisterClass</a>(<span class='refarg'><a class="local col9 ref" href="#679Inst" title='Inst' data-ref="679Inst" data-ref-filename="679Inst">Inst</a></span>, <a class="local col3 ref" href="#683Rd" title='Rd' data-ref="683Rd" data-ref-filename="683Rd">Rd</a>, <a class="local col1 ref" href="#681Addr" title='Addr' data-ref="681Addr" data-ref-filename="681Addr">Addr</a>, <a class="local col2 ref" href="#682Decoder" title='Decoder' data-ref="682Decoder" data-ref-filename="682Decoder">Decoder</a>);</td></tr>
<tr><th id="1770">1770</th><td>    <b>else</b></td></tr>
<tr><th id="1771">1771</th><td>      <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col9 ref" href="#679Inst" title='Inst' data-ref="679Inst" data-ref-filename="679Inst">Inst</a></span>, <a class="local col3 ref" href="#683Rd" title='Rd' data-ref="683Rd" data-ref-filename="683Rd">Rd</a>, <a class="local col1 ref" href="#681Addr" title='Addr' data-ref="681Addr" data-ref-filename="681Addr">Addr</a>, <a class="local col2 ref" href="#682Decoder" title='Decoder' data-ref="682Decoder" data-ref-filename="682Decoder">Decoder</a>);</td></tr>
<tr><th id="1772">1772</th><td>    <a class="tu ref fn" href="#_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32spRegisterClass' data-use='c' data-ref="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32spRegisterClass</a>(<span class='refarg'><a class="local col9 ref" href="#679Inst" title='Inst' data-ref="679Inst" data-ref-filename="679Inst">Inst</a></span>, <a class="local col4 ref" href="#684Rn" title='Rn' data-ref="684Rn" data-ref-filename="684Rn">Rn</a>, <a class="local col1 ref" href="#681Addr" title='Addr' data-ref="681Addr" data-ref-filename="681Addr">Addr</a>, <a class="local col2 ref" href="#682Decoder" title='Decoder' data-ref="682Decoder" data-ref-filename="682Decoder">Decoder</a>);</td></tr>
<tr><th id="1773">1773</th><td>  }</td></tr>
<tr><th id="1774">1774</th><td></td></tr>
<tr><th id="1775">1775</th><td>  <b>if</b> (!<a class="local col0 ref" href="#690Dis" title='Dis' data-ref="690Dis" data-ref-filename="690Dis">Dis</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" title='llvm::MCDisassembler::tryAddingSymbolicOperand' data-ref="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" data-ref-filename="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm">tryAddingSymbolicOperand</a>(<span class='refarg'><a class="local col9 ref" href="#679Inst" title='Inst' data-ref="679Inst" data-ref-filename="679Inst">Inst</a></span>, <a class="local col5 ref" href="#685Imm" title='Imm' data-ref="685Imm" data-ref-filename="685Imm">Imm</a>, <a class="local col1 ref" href="#681Addr" title='Addr' data-ref="681Addr" data-ref-filename="681Addr">Addr</a>, <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>, <var>0</var>, <var>4</var>))</td></tr>
<tr><th id="1776">1776</th><td>    <a class="local col9 ref" href="#679Inst" title='Inst' data-ref="679Inst" data-ref-filename="679Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col9 ref" href="#689ImmVal" title='ImmVal' data-ref="689ImmVal" data-ref-filename="689ImmVal">ImmVal</a>));</td></tr>
<tr><th id="1777">1777</th><td>  <a class="local col9 ref" href="#679Inst" title='Inst' data-ref="679Inst" data-ref-filename="679Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>12</var> * <a class="local col8 ref" href="#688ShifterVal" title='ShifterVal' data-ref="688ShifterVal" data-ref-filename="688ShifterVal">ShifterVal</a>));</td></tr>
<tr><th id="1778">1778</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1779">1779</th><td>}</td></tr>
<tr><th id="1780">1780</th><td></td></tr>
<tr><th id="1781">1781</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL25DecodeUnconditionalBranchRN4llvm6MCInstEjmPKv" title='DecodeUnconditionalBranch' data-type='DecodeStatus DecodeUnconditionalBranch(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL25DecodeUnconditionalBranchRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL25DecodeUnconditionalBranchRN4llvm6MCInstEjmPKv">DecodeUnconditionalBranch</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="691Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="691Inst" data-ref-filename="691Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="692insn" title='insn' data-type='uint32_t' data-ref="692insn" data-ref-filename="692insn">insn</dfn>,</td></tr>
<tr><th id="1782">1782</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="693Addr" title='Addr' data-type='uint64_t' data-ref="693Addr" data-ref-filename="693Addr">Addr</dfn>,</td></tr>
<tr><th id="1783">1783</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col4 decl" id="694Decoder" title='Decoder' data-type='const void *' data-ref="694Decoder" data-ref-filename="694Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1784">1784</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="695imm" title='imm' data-type='int64_t' data-ref="695imm" data-ref-filename="695imm">imm</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col2 ref" href="#692insn" title='insn' data-ref="692insn" data-ref-filename="692insn">insn</a>, <var>0</var>, <var>26</var>);</td></tr>
<tr><th id="1785">1785</th><td>  <em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *<dfn class="local col6 decl" id="696Dis" title='Dis' data-type='const llvm::AArch64Disassembler *' data-ref="696Dis" data-ref-filename="696Dis">Dis</dfn> =</td></tr>
<tr><th id="1786">1786</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *&gt;(<a class="local col4 ref" href="#694Decoder" title='Decoder' data-ref="694Decoder" data-ref-filename="694Decoder">Decoder</a>);</td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td>  <i>// Sign-extend the 26-bit immediate.</i></td></tr>
<tr><th id="1789">1789</th><td>  <b>if</b> (<a class="local col5 ref" href="#695imm" title='imm' data-ref="695imm" data-ref-filename="695imm">imm</a> &amp; (<var>1</var> &lt;&lt; (<var>26</var> - <var>1</var>)))</td></tr>
<tr><th id="1790">1790</th><td>    <a class="local col5 ref" href="#695imm" title='imm' data-ref="695imm" data-ref-filename="695imm">imm</a> |= ~((<var>1LL</var> &lt;&lt; <var>26</var>) - <var>1</var>);</td></tr>
<tr><th id="1791">1791</th><td></td></tr>
<tr><th id="1792">1792</th><td>  <b>if</b> (!<a class="local col6 ref" href="#696Dis" title='Dis' data-ref="696Dis" data-ref-filename="696Dis">Dis</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" title='llvm::MCDisassembler::tryAddingSymbolicOperand' data-ref="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" data-ref-filename="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm">tryAddingSymbolicOperand</a>(<span class='refarg'><a class="local col1 ref" href="#691Inst" title='Inst' data-ref="691Inst" data-ref-filename="691Inst">Inst</a></span>, <a class="local col5 ref" href="#695imm" title='imm' data-ref="695imm" data-ref-filename="695imm">imm</a> * <var>4</var>, <a class="local col3 ref" href="#693Addr" title='Addr' data-ref="693Addr" data-ref-filename="693Addr">Addr</a>, <b>true</b>, <var>0</var>, <var>4</var>))</td></tr>
<tr><th id="1793">1793</th><td>    <a class="local col1 ref" href="#691Inst" title='Inst' data-ref="691Inst" data-ref-filename="691Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col5 ref" href="#695imm" title='imm' data-ref="695imm" data-ref-filename="695imm">imm</a>));</td></tr>
<tr><th id="1794">1794</th><td></td></tr>
<tr><th id="1795">1795</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1796">1796</th><td>}</td></tr>
<tr><th id="1797">1797</th><td></td></tr>
<tr><th id="1798">1798</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv" title='DecodeSystemPStateInstruction' data-type='DecodeStatus DecodeSystemPStateInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv">DecodeSystemPStateInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="697Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="697Inst" data-ref-filename="697Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="698insn" title='insn' data-type='uint32_t' data-ref="698insn" data-ref-filename="698insn">insn</dfn>,</td></tr>
<tr><th id="1799">1799</th><td>                                                  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="699Addr" title='Addr' data-type='uint64_t' data-ref="699Addr" data-ref-filename="699Addr">Addr</dfn>,</td></tr>
<tr><th id="1800">1800</th><td>                                                  <em>const</em> <em>void</em> *<dfn class="local col0 decl" id="700Decoder" title='Decoder' data-type='const void *' data-ref="700Decoder" data-ref-filename="700Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1801">1801</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="701op1" title='op1' data-type='uint64_t' data-ref="701op1" data-ref-filename="701op1">op1</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col8 ref" href="#698insn" title='insn' data-ref="698insn" data-ref-filename="698insn">insn</a>, <var>16</var>, <var>3</var>);</td></tr>
<tr><th id="1802">1802</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="702op2" title='op2' data-type='uint64_t' data-ref="702op2" data-ref-filename="702op2">op2</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col8 ref" href="#698insn" title='insn' data-ref="698insn" data-ref-filename="698insn">insn</a>, <var>5</var>, <var>3</var>);</td></tr>
<tr><th id="1803">1803</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="703crm" title='crm' data-type='uint64_t' data-ref="703crm" data-ref-filename="703crm">crm</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col8 ref" href="#698insn" title='insn' data-ref="698insn" data-ref-filename="698insn">insn</a>, <var>8</var>, <var>4</var>);</td></tr>
<tr><th id="1804">1804</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="704pstate_field" title='pstate_field' data-type='uint64_t' data-ref="704pstate_field" data-ref-filename="704pstate_field">pstate_field</dfn> = (<a class="local col1 ref" href="#701op1" title='op1' data-ref="701op1" data-ref-filename="701op1">op1</a> &lt;&lt; <var>3</var>) | <a class="local col2 ref" href="#702op2" title='op2' data-ref="702op2" data-ref-filename="702op2">op2</a>;</td></tr>
<tr><th id="1805">1805</th><td></td></tr>
<tr><th id="1806">1806</th><td>  <b>switch</b> (<a class="local col4 ref" href="#704pstate_field" title='pstate_field' data-ref="704pstate_field" data-ref-filename="704pstate_field">pstate_field</a>) {</td></tr>
<tr><th id="1807">1807</th><td>  <b>case</b> <var>0x01</var>: <i>// XAFlag</i></td></tr>
<tr><th id="1808">1808</th><td>  <b>case</b> <var>0x02</var>: <i>// AXFlag</i></td></tr>
<tr><th id="1809">1809</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1810">1810</th><td>  }</td></tr>
<tr><th id="1811">1811</th><td></td></tr>
<tr><th id="1812">1812</th><td>  <b>if</b> ((<a class="local col4 ref" href="#704pstate_field" title='pstate_field' data-ref="704pstate_field" data-ref-filename="704pstate_field">pstate_field</a> == <span class="namespace">AArch64PState::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenSystemOperands.inc.html#llvm::AArch64PState::PAN" title='llvm::AArch64PState::PAN' data-ref="llvm::AArch64PState::PAN" data-ref-filename="llvm..AArch64PState..PAN">PAN</a>  ||</td></tr>
<tr><th id="1813">1813</th><td>       <a class="local col4 ref" href="#704pstate_field" title='pstate_field' data-ref="704pstate_field" data-ref-filename="704pstate_field">pstate_field</a> == <span class="namespace">AArch64PState::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenSystemOperands.inc.html#llvm::AArch64PState::UAO" title='llvm::AArch64PState::UAO' data-ref="llvm::AArch64PState::UAO" data-ref-filename="llvm..AArch64PState..UAO">UAO</a>  ||</td></tr>
<tr><th id="1814">1814</th><td>       <a class="local col4 ref" href="#704pstate_field" title='pstate_field' data-ref="704pstate_field" data-ref-filename="704pstate_field">pstate_field</a> == <span class="namespace">AArch64PState::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenSystemOperands.inc.html#llvm::AArch64PState::SSBS" title='llvm::AArch64PState::SSBS' data-ref="llvm::AArch64PState::SSBS" data-ref-filename="llvm..AArch64PState..SSBS">SSBS</a>) &amp;&amp; <a class="local col3 ref" href="#703crm" title='crm' data-ref="703crm" data-ref-filename="703crm">crm</a> &gt; <var>1</var>)</td></tr>
<tr><th id="1815">1815</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1816">1816</th><td></td></tr>
<tr><th id="1817">1817</th><td>  <a class="local col7 ref" href="#697Inst" title='Inst' data-ref="697Inst" data-ref-filename="697Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#704pstate_field" title='pstate_field' data-ref="704pstate_field" data-ref-filename="704pstate_field">pstate_field</a>));</td></tr>
<tr><th id="1818">1818</th><td>  <a class="local col7 ref" href="#697Inst" title='Inst' data-ref="697Inst" data-ref-filename="697Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#703crm" title='crm' data-ref="703crm" data-ref-filename="703crm">crm</a>));</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td>  <em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *<dfn class="local col5 decl" id="705Dis" title='Dis' data-type='const llvm::AArch64Disassembler *' data-ref="705Dis" data-ref-filename="705Dis">Dis</dfn> =</td></tr>
<tr><th id="1821">1821</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *&gt;(<a class="local col0 ref" href="#700Decoder" title='Decoder' data-ref="700Decoder" data-ref-filename="700Decoder">Decoder</a>);</td></tr>
<tr><th id="1822">1822</th><td>  <em>auto</em> <dfn class="local col6 decl" id="706PState" title='PState' data-type='const llvm::AArch64PState::PState *' data-ref="706PState" data-ref-filename="706PState">PState</dfn> = <span class="namespace">AArch64PState::</span><a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenSystemOperands.inc.html#_ZN4llvm13AArch64PState22lookupPStateByEncodingEh" title='llvm::AArch64PState::lookupPStateByEncoding' data-ref="_ZN4llvm13AArch64PState22lookupPStateByEncodingEh" data-ref-filename="_ZN4llvm13AArch64PState22lookupPStateByEncodingEh">lookupPStateByEncoding</a>(<a class="local col4 ref" href="#704pstate_field" title='pstate_field' data-ref="704pstate_field" data-ref-filename="704pstate_field">pstate_field</a>);</td></tr>
<tr><th id="1823">1823</th><td>  <b>if</b> (<a class="local col6 ref" href="#706PState" title='PState' data-ref="706PState" data-ref-filename="706PState">PState</a> &amp;&amp; <a class="local col6 ref" href="#706PState" title='PState' data-ref="706PState" data-ref-filename="706PState">PState</a>-&gt;<a class="ref fn" href="../Utils/AArch64BaseInfo.h.html#_ZNK4llvm8SysAlias12haveFeaturesENS_13FeatureBitsetE" title='llvm::SysAlias::haveFeatures' data-ref="_ZNK4llvm8SysAlias12haveFeaturesENS_13FeatureBitsetE" data-ref-filename="_ZNK4llvm8SysAlias12haveFeaturesENS_13FeatureBitsetE">haveFeatures</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/SubtargetFeature.h.html#40" title='llvm::FeatureBitset::FeatureBitset' data-ref="_ZN4llvm13FeatureBitsetC1ERKS0_" data-ref-filename="_ZN4llvm13FeatureBitsetC1ERKS0_"></a><a class="local col5 ref" href="#705Dis" title='Dis' data-ref="705Dis" data-ref-filename="705Dis">Dis</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler16getSubtargetInfoEv" title='llvm::MCDisassembler::getSubtargetInfo' data-ref="_ZNK4llvm14MCDisassembler16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm14MCDisassembler16getSubtargetInfoEv">getSubtargetInfo</a>().<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()))</td></tr>
<tr><th id="1824">1824</th><td>    <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1825">1825</th><td>  <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1826">1826</th><td>}</td></tr>
<tr><th id="1827">1827</th><td></td></tr>
<tr><th id="1828">1828</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL19DecodeTestAndBranchRN4llvm6MCInstEjmPKv" title='DecodeTestAndBranch' data-type='DecodeStatus DecodeTestAndBranch(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL19DecodeTestAndBranchRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL19DecodeTestAndBranchRN4llvm6MCInstEjmPKv">DecodeTestAndBranch</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="707Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="707Inst" data-ref-filename="707Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="708insn" title='insn' data-type='uint32_t' data-ref="708insn" data-ref-filename="708insn">insn</dfn>,</td></tr>
<tr><th id="1829">1829</th><td>                                        <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="709Addr" title='Addr' data-type='uint64_t' data-ref="709Addr" data-ref-filename="709Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col0 decl" id="710Decoder" title='Decoder' data-type='const void *' data-ref="710Decoder" data-ref-filename="710Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1830">1830</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="711Rt" title='Rt' data-type='uint64_t' data-ref="711Rt" data-ref-filename="711Rt">Rt</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col8 ref" href="#708insn" title='insn' data-ref="708insn" data-ref-filename="708insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1831">1831</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="712bit" title='bit' data-type='uint64_t' data-ref="712bit" data-ref-filename="712bit">bit</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col8 ref" href="#708insn" title='insn' data-ref="708insn" data-ref-filename="708insn">insn</a>, <var>31</var>, <var>1</var>) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="1832">1832</th><td>  <a class="local col2 ref" href="#712bit" title='bit' data-ref="712bit" data-ref-filename="712bit">bit</a> |= <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col8 ref" href="#708insn" title='insn' data-ref="708insn" data-ref-filename="708insn">insn</a>, <var>19</var>, <var>5</var>);</td></tr>
<tr><th id="1833">1833</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="713dst" title='dst' data-type='int64_t' data-ref="713dst" data-ref-filename="713dst">dst</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col8 ref" href="#708insn" title='insn' data-ref="708insn" data-ref-filename="708insn">insn</a>, <var>5</var>, <var>14</var>);</td></tr>
<tr><th id="1834">1834</th><td>  <em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *<dfn class="local col4 decl" id="714Dis" title='Dis' data-type='const llvm::AArch64Disassembler *' data-ref="714Dis" data-ref-filename="714Dis">Dis</dfn> =</td></tr>
<tr><th id="1835">1835</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64Disassembler.h.html#llvm::AArch64Disassembler" title='llvm::AArch64Disassembler' data-ref="llvm::AArch64Disassembler" data-ref-filename="llvm..AArch64Disassembler">AArch64Disassembler</a> *&gt;(<a class="local col0 ref" href="#710Decoder" title='Decoder' data-ref="710Decoder" data-ref-filename="710Decoder">Decoder</a>);</td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td>  <i>// Sign-extend 14-bit immediate.</i></td></tr>
<tr><th id="1838">1838</th><td>  <b>if</b> (<a class="local col3 ref" href="#713dst" title='dst' data-ref="713dst" data-ref-filename="713dst">dst</a> &amp; (<var>1</var> &lt;&lt; (<var>14</var> - <var>1</var>)))</td></tr>
<tr><th id="1839">1839</th><td>    <a class="local col3 ref" href="#713dst" title='dst' data-ref="713dst" data-ref-filename="713dst">dst</a> |= ~((<var>1LL</var> &lt;&lt; <var>14</var>) - <var>1</var>);</td></tr>
<tr><th id="1840">1840</th><td></td></tr>
<tr><th id="1841">1841</th><td>  <b>if</b> (<a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col8 ref" href="#708insn" title='insn' data-ref="708insn" data-ref-filename="708insn">insn</a>, <var>31</var>, <var>1</var>) == <var>0</var>)</td></tr>
<tr><th id="1842">1842</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR32RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR32RegisterClass</a>(<span class='refarg'><a class="local col7 ref" href="#707Inst" title='Inst' data-ref="707Inst" data-ref-filename="707Inst">Inst</a></span>, <a class="local col1 ref" href="#711Rt" title='Rt' data-ref="711Rt" data-ref-filename="711Rt">Rt</a>, <a class="local col9 ref" href="#709Addr" title='Addr' data-ref="709Addr" data-ref-filename="709Addr">Addr</a>, <a class="local col0 ref" href="#710Decoder" title='Decoder' data-ref="710Decoder" data-ref-filename="710Decoder">Decoder</a>);</td></tr>
<tr><th id="1843">1843</th><td>  <b>else</b></td></tr>
<tr><th id="1844">1844</th><td>    <a class="tu ref fn" href="#_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" title='DecodeGPR64RegisterClass' data-use='c' data-ref="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv">DecodeGPR64RegisterClass</a>(<span class='refarg'><a class="local col7 ref" href="#707Inst" title='Inst' data-ref="707Inst" data-ref-filename="707Inst">Inst</a></span>, <a class="local col1 ref" href="#711Rt" title='Rt' data-ref="711Rt" data-ref-filename="711Rt">Rt</a>, <a class="local col9 ref" href="#709Addr" title='Addr' data-ref="709Addr" data-ref-filename="709Addr">Addr</a>, <a class="local col0 ref" href="#710Decoder" title='Decoder' data-ref="710Decoder" data-ref-filename="710Decoder">Decoder</a>);</td></tr>
<tr><th id="1845">1845</th><td>  <a class="local col7 ref" href="#707Inst" title='Inst' data-ref="707Inst" data-ref-filename="707Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col2 ref" href="#712bit" title='bit' data-ref="712bit" data-ref-filename="712bit">bit</a>));</td></tr>
<tr><th id="1846">1846</th><td>  <b>if</b> (!<a class="local col4 ref" href="#714Dis" title='Dis' data-ref="714Dis" data-ref-filename="714Dis">Dis</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" title='llvm::MCDisassembler::tryAddingSymbolicOperand' data-ref="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" data-ref-filename="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm">tryAddingSymbolicOperand</a>(<span class='refarg'><a class="local col7 ref" href="#707Inst" title='Inst' data-ref="707Inst" data-ref-filename="707Inst">Inst</a></span>, <a class="local col3 ref" href="#713dst" title='dst' data-ref="713dst" data-ref-filename="713dst">dst</a> * <var>4</var>, <a class="local col9 ref" href="#709Addr" title='Addr' data-ref="709Addr" data-ref-filename="709Addr">Addr</a>, <b>true</b>, <var>0</var>, <var>4</var>))</td></tr>
<tr><th id="1847">1847</th><td>    <a class="local col7 ref" href="#707Inst" title='Inst' data-ref="707Inst" data-ref-filename="707Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#713dst" title='dst' data-ref="713dst" data-ref-filename="713dst">dst</a>));</td></tr>
<tr><th id="1848">1848</th><td></td></tr>
<tr><th id="1849">1849</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1850">1850</th><td>}</td></tr>
<tr><th id="1851">1851</th><td></td></tr>
<tr><th id="1852">1852</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv" title='DecodeGPRSeqPairsClassRegisterClass' data-type='DecodeStatus DecodeGPRSeqPairsClassRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegClassID, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv" data-ref-filename="_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv">DecodeGPRSeqPairsClassRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="715Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="715Inst" data-ref-filename="715Inst">Inst</dfn>,</td></tr>
<tr><th id="1853">1853</th><td>                                                        <em>unsigned</em> <dfn class="local col6 decl" id="716RegClassID" title='RegClassID' data-type='unsigned int' data-ref="716RegClassID" data-ref-filename="716RegClassID">RegClassID</dfn>,</td></tr>
<tr><th id="1854">1854</th><td>                                                        <em>unsigned</em> <dfn class="local col7 decl" id="717RegNo" title='RegNo' data-type='unsigned int' data-ref="717RegNo" data-ref-filename="717RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1855">1855</th><td>                                                        <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="718Addr" title='Addr' data-type='uint64_t' data-ref="718Addr" data-ref-filename="718Addr">Addr</dfn>,</td></tr>
<tr><th id="1856">1856</th><td>                                                        <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="719Decoder" title='Decoder' data-type='const void *' data-ref="719Decoder" data-ref-filename="719Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1857">1857</th><td>  <i>// Register number must be even (see CASP instruction)</i></td></tr>
<tr><th id="1858">1858</th><td>  <b>if</b> (<a class="local col7 ref" href="#717RegNo" title='RegNo' data-ref="717RegNo" data-ref-filename="717RegNo">RegNo</a> &amp; <var>0x1</var>)</td></tr>
<tr><th id="1859">1859</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1860">1860</th><td></td></tr>
<tr><th id="1861">1861</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="720Reg" title='Reg' data-type='unsigned int' data-ref="720Reg" data-ref-filename="720Reg">Reg</dfn> = <a class="ref" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64MCRegisterClasses" title='llvm::AArch64MCRegisterClasses' data-ref="llvm::AArch64MCRegisterClasses" data-ref-filename="llvm..AArch64MCRegisterClasses">AArch64MCRegisterClasses</a>[<a class="local col6 ref" href="#716RegClassID" title='RegClassID' data-ref="716RegClassID" data-ref-filename="716RegClassID">RegClassID</a>].<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass11getRegisterEj" title='llvm::MCRegisterClass::getRegister' data-ref="_ZNK4llvm15MCRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm15MCRegisterClass11getRegisterEj">getRegister</a>(<a class="local col7 ref" href="#717RegNo" title='RegNo' data-ref="717RegNo" data-ref-filename="717RegNo">RegNo</a> / <var>2</var>);</td></tr>
<tr><th id="1862">1862</th><td>  <a class="local col5 ref" href="#715Inst" title='Inst' data-ref="715Inst" data-ref-filename="715Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col0 ref" href="#720Reg" title='Reg' data-ref="720Reg" data-ref-filename="720Reg">Reg</a>));</td></tr>
<tr><th id="1863">1863</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1864">1864</th><td>}</td></tr>
<tr><th id="1865">1865</th><td></td></tr>
<tr><th id="1866">1866</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeWSeqPairsClassRegisterClass' data-type='DecodeStatus DecodeWSeqPairsClassRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv">DecodeWSeqPairsClassRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="721Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="721Inst" data-ref-filename="721Inst">Inst</dfn>,</td></tr>
<tr><th id="1867">1867</th><td>                                                      <em>unsigned</em> <dfn class="local col2 decl" id="722RegNo" title='RegNo' data-type='unsigned int' data-ref="722RegNo" data-ref-filename="722RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1868">1868</th><td>                                                      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="723Addr" title='Addr' data-type='uint64_t' data-ref="723Addr" data-ref-filename="723Addr">Addr</dfn>,</td></tr>
<tr><th id="1869">1869</th><td>                                                      <em>const</em> <em>void</em> *<dfn class="local col4 decl" id="724Decoder" title='Decoder' data-type='const void *' data-ref="724Decoder" data-ref-filename="724Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1870">1870</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv" title='DecodeGPRSeqPairsClassRegisterClass' data-use='c' data-ref="_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv" data-ref-filename="_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv">DecodeGPRSeqPairsClassRegisterClass</a>(<span class='refarg'><a class="local col1 ref" href="#721Inst" title='Inst' data-ref="721Inst" data-ref-filename="721Inst">Inst</a></span>,</td></tr>
<tr><th id="1871">1871</th><td>                                             <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WSeqPairsClassRegClassID" title='llvm::AArch64::WSeqPairsClassRegClassID' data-ref="llvm::AArch64::WSeqPairsClassRegClassID" data-ref-filename="llvm..AArch64..WSeqPairsClassRegClassID">WSeqPairsClassRegClassID</a>,</td></tr>
<tr><th id="1872">1872</th><td>                                             <a class="local col2 ref" href="#722RegNo" title='RegNo' data-ref="722RegNo" data-ref-filename="722RegNo">RegNo</a>, <a class="local col3 ref" href="#723Addr" title='Addr' data-ref="723Addr" data-ref-filename="723Addr">Addr</a>, <a class="local col4 ref" href="#724Decoder" title='Decoder' data-ref="724Decoder" data-ref-filename="724Decoder">Decoder</a>);</td></tr>
<tr><th id="1873">1873</th><td>}</td></tr>
<tr><th id="1874">1874</th><td></td></tr>
<tr><th id="1875">1875</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeXSeqPairsClassRegisterClass' data-type='DecodeStatus DecodeXSeqPairsClassRegisterClass(llvm::MCInst &amp; Inst, unsigned int RegNo, uint64_t Addr, const void * Decoder)' data-ref="_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv">DecodeXSeqPairsClassRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="725Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="725Inst" data-ref-filename="725Inst">Inst</dfn>,</td></tr>
<tr><th id="1876">1876</th><td>                                                      <em>unsigned</em> <dfn class="local col6 decl" id="726RegNo" title='RegNo' data-type='unsigned int' data-ref="726RegNo" data-ref-filename="726RegNo">RegNo</dfn>,</td></tr>
<tr><th id="1877">1877</th><td>                                                      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="727Addr" title='Addr' data-type='uint64_t' data-ref="727Addr" data-ref-filename="727Addr">Addr</dfn>,</td></tr>
<tr><th id="1878">1878</th><td>                                                      <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="728Decoder" title='Decoder' data-type='const void *' data-ref="728Decoder" data-ref-filename="728Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1879">1879</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv" title='DecodeGPRSeqPairsClassRegisterClass' data-use='c' data-ref="_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv" data-ref-filename="_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv">DecodeGPRSeqPairsClassRegisterClass</a>(<span class='refarg'><a class="local col5 ref" href="#725Inst" title='Inst' data-ref="725Inst" data-ref-filename="725Inst">Inst</a></span>,</td></tr>
<tr><th id="1880">1880</th><td>                                             <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XSeqPairsClassRegClassID" title='llvm::AArch64::XSeqPairsClassRegClassID' data-ref="llvm::AArch64::XSeqPairsClassRegClassID" data-ref-filename="llvm..AArch64..XSeqPairsClassRegClassID">XSeqPairsClassRegClassID</a>,</td></tr>
<tr><th id="1881">1881</th><td>                                             <a class="local col6 ref" href="#726RegNo" title='RegNo' data-ref="726RegNo" data-ref-filename="726RegNo">RegNo</a>, <a class="local col7 ref" href="#727Addr" title='Addr' data-ref="727Addr" data-ref-filename="727Addr">Addr</a>, <a class="local col8 ref" href="#728Decoder" title='Decoder' data-ref="728Decoder" data-ref-filename="728Decoder">Decoder</a>);</td></tr>
<tr><th id="1882">1882</th><td>}</td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL30DecodeSVELogicalImmInstructionRN4llvm6MCInstEjmPKv" title='DecodeSVELogicalImmInstruction' data-type='DecodeStatus DecodeSVELogicalImmInstruction(llvm::MCInst &amp; Inst, uint32_t insn, uint64_t Addr, const void * Decoder)' data-ref="_ZL30DecodeSVELogicalImmInstructionRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL30DecodeSVELogicalImmInstructionRN4llvm6MCInstEjmPKv">DecodeSVELogicalImmInstruction</dfn>(<span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="729Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="729Inst" data-ref-filename="729Inst">Inst</dfn>,</td></tr>
<tr><th id="1885">1885</th><td>                                                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="730insn" title='insn' data-type='uint32_t' data-ref="730insn" data-ref-filename="730insn">insn</dfn>,</td></tr>
<tr><th id="1886">1886</th><td>                                                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="731Addr" title='Addr' data-type='uint64_t' data-ref="731Addr" data-ref-filename="731Addr">Addr</dfn>,</td></tr>
<tr><th id="1887">1887</th><td>                                                   <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="732Decoder" title='Decoder' data-type='const void *' data-ref="732Decoder" data-ref-filename="732Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1888">1888</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="733Zdn" title='Zdn' data-type='unsigned int' data-ref="733Zdn" data-ref-filename="733Zdn">Zdn</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col0 ref" href="#730insn" title='insn' data-ref="730insn" data-ref-filename="730insn">insn</a>, <var>0</var>, <var>5</var>);</td></tr>
<tr><th id="1889">1889</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="734imm" title='imm' data-type='unsigned int' data-ref="734imm" data-ref-filename="734imm">imm</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col0 ref" href="#730insn" title='insn' data-ref="730insn" data-ref-filename="730insn">insn</a>, <var>5</var>, <var>13</var>);</td></tr>
<tr><th id="1890">1890</th><td>  <b>if</b> (!<span class="namespace">AArch64_AM::</span><a class="ref fn" href="../MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj" title='llvm::AArch64_AM::isValidDecodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj">isValidDecodeLogicalImmediate</a>(<a class="local col4 ref" href="#734imm" title='imm' data-ref="734imm" data-ref-filename="734imm">imm</a>, <var>64</var>))</td></tr>
<tr><th id="1891">1891</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td>  <i>// The same (tied) operand is added twice to the instruction.</i></td></tr>
<tr><th id="1894">1894</th><td>  <a class="tu ref fn" href="#_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPRRegisterClass' data-use='c' data-ref="_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv">DecodeZPRRegisterClass</a>(<span class='refarg'><a class="local col9 ref" href="#729Inst" title='Inst' data-ref="729Inst" data-ref-filename="729Inst">Inst</a></span>, <a class="local col3 ref" href="#733Zdn" title='Zdn' data-ref="733Zdn" data-ref-filename="733Zdn">Zdn</a>, <a class="local col1 ref" href="#731Addr" title='Addr' data-ref="731Addr" data-ref-filename="731Addr">Addr</a>, <a class="local col2 ref" href="#732Decoder" title='Decoder' data-ref="732Decoder" data-ref-filename="732Decoder">Decoder</a>);</td></tr>
<tr><th id="1895">1895</th><td>  <b>if</b> (<a class="local col9 ref" href="#729Inst" title='Inst' data-ref="729Inst" data-ref-filename="729Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::DUPM_ZI" title='llvm::AArch64::DUPM_ZI' data-ref="llvm::AArch64::DUPM_ZI" data-ref-filename="llvm..AArch64..DUPM_ZI">DUPM_ZI</a>)</td></tr>
<tr><th id="1896">1896</th><td>    <a class="tu ref fn" href="#_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv" title='DecodeZPRRegisterClass' data-use='c' data-ref="_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv">DecodeZPRRegisterClass</a>(<span class='refarg'><a class="local col9 ref" href="#729Inst" title='Inst' data-ref="729Inst" data-ref-filename="729Inst">Inst</a></span>, <a class="local col3 ref" href="#733Zdn" title='Zdn' data-ref="733Zdn" data-ref-filename="733Zdn">Zdn</a>, <a class="local col1 ref" href="#731Addr" title='Addr' data-ref="731Addr" data-ref-filename="731Addr">Addr</a>, <a class="local col2 ref" href="#732Decoder" title='Decoder' data-ref="732Decoder" data-ref-filename="732Decoder">Decoder</a>);</td></tr>
<tr><th id="1897">1897</th><td>  <a class="local col9 ref" href="#729Inst" title='Inst' data-ref="729Inst" data-ref-filename="729Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#734imm" title='imm' data-ref="734imm" data-ref-filename="734imm">imm</a>));</td></tr>
<tr><th id="1898">1898</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1899">1899</th><td>}</td></tr>
<tr><th id="1900">1900</th><td></td></tr>
<tr><th id="1901">1901</th><td><b>template</b>&lt;<em>int</em> Bits&gt;</td></tr>
<tr><th id="1902">1902</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL10DecodeSImmRN4llvm6MCInstEmmPKv" title='DecodeSImm' data-type='DecodeStatus DecodeSImm(llvm::MCInst &amp; Inst, uint64_t Imm, uint64_t Address, const void * Decoder)' data-ref="_ZL10DecodeSImmRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL10DecodeSImmRN4llvm6MCInstEmmPKv">DecodeSImm</dfn>(<span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="735Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="735Inst" data-ref-filename="735Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="736Imm" title='Imm' data-type='uint64_t' data-ref="736Imm" data-ref-filename="736Imm">Imm</dfn>,</td></tr>
<tr><th id="1903">1903</th><td>                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="737Address" title='Address' data-type='uint64_t' data-ref="737Address" data-ref-filename="737Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="738Decoder" title='Decoder' data-type='const void *' data-ref="738Decoder" data-ref-filename="738Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1904">1904</th><td>  <b>if</b> (<a class="local col6 ref" href="#736Imm" title='Imm' data-ref="736Imm" data-ref-filename="736Imm">Imm</a> &amp; ~((<var>1LL</var> &lt;&lt; <a class="tu ref" href="#Bits" title='Bits' data-use='r' data-ref="Bits" data-ref-filename="Bits">Bits</a>) - <var>1</var>))</td></tr>
<tr><th id="1905">1905</th><td>      <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1906">1906</th><td></td></tr>
<tr><th id="1907">1907</th><td>  <i>// Imm is a signed immediate, so sign extend it.</i></td></tr>
<tr><th id="1908">1908</th><td>  <b>if</b> (<a class="local col6 ref" href="#736Imm" title='Imm' data-ref="736Imm" data-ref-filename="736Imm">Imm</a> &amp; (<var>1</var> &lt;&lt; (<a class="tu ref" href="#Bits" title='Bits' data-use='r' data-ref="Bits" data-ref-filename="Bits">Bits</a> - <var>1</var>)))</td></tr>
<tr><th id="1909">1909</th><td>    <a class="local col6 ref" href="#736Imm" title='Imm' data-ref="736Imm" data-ref-filename="736Imm">Imm</a> |= ~((<var>1LL</var> &lt;&lt; <a class="tu ref" href="#Bits" title='Bits' data-use='r' data-ref="Bits" data-ref-filename="Bits">Bits</a>) - <var>1</var>);</td></tr>
<tr><th id="1910">1910</th><td></td></tr>
<tr><th id="1911">1911</th><td>  <a class="local col5 ref" href="#735Inst" title='Inst' data-ref="735Inst" data-ref-filename="735Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col6 ref" href="#736Imm" title='Imm' data-ref="736Imm" data-ref-filename="736Imm">Imm</a>));</td></tr>
<tr><th id="1912">1912</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1913">1913</th><td>}</td></tr>
<tr><th id="1914">1914</th><td></td></tr>
<tr><th id="1915">1915</th><td><i>// Decode 8-bit signed/unsigned immediate for a given element width.</i></td></tr>
<tr><th id="1916">1916</th><td><b>template</b> &lt;<em>int</em> ElementWidth&gt;</td></tr>
<tr><th id="1917">1917</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL16DecodeImm8OptLslRN4llvm6MCInstEjmPKv" title='DecodeImm8OptLsl' data-type='DecodeStatus DecodeImm8OptLsl(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL16DecodeImm8OptLslRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL16DecodeImm8OptLslRN4llvm6MCInstEjmPKv">DecodeImm8OptLsl</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="739Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="739Inst" data-ref-filename="739Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="740Imm" title='Imm' data-type='unsigned int' data-ref="740Imm" data-ref-filename="740Imm">Imm</dfn>,</td></tr>
<tr><th id="1918">1918</th><td>                                      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="741Addr" title='Addr' data-type='uint64_t' data-ref="741Addr" data-ref-filename="741Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="742Decoder" title='Decoder' data-type='const void *' data-ref="742Decoder" data-ref-filename="742Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1919">1919</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="743Val" title='Val' data-type='unsigned int' data-ref="743Val" data-ref-filename="743Val">Val</dfn> = (<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>)<a class="local col0 ref" href="#740Imm" title='Imm' data-ref="740Imm" data-ref-filename="740Imm">Imm</a>;</td></tr>
<tr><th id="1920">1920</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="744Shift" title='Shift' data-type='unsigned int' data-ref="744Shift" data-ref-filename="744Shift">Shift</dfn> = (<a class="local col0 ref" href="#740Imm" title='Imm' data-ref="740Imm" data-ref-filename="740Imm">Imm</a> &amp; <var>0x100</var>) ? <var>8</var> : <var>0</var>;</td></tr>
<tr><th id="1921">1921</th><td>  <b>if</b> (<a class="tu ref" href="#ElementWidth" title='ElementWidth' data-use='r' data-ref="ElementWidth" data-ref-filename="ElementWidth">ElementWidth</a> == <var>8</var> &amp;&amp; <a class="local col4 ref" href="#744Shift" title='Shift' data-ref="744Shift" data-ref-filename="744Shift">Shift</a>)</td></tr>
<tr><th id="1922">1922</th><td>    <b>return</b> <a class="macro" href="#249" title="MCDisassembler::Fail" data-ref="_M/Fail">Fail</a>;</td></tr>
<tr><th id="1923">1923</th><td>  <a class="local col9 ref" href="#739Inst" title='Inst' data-ref="739Inst" data-ref-filename="739Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#743Val" title='Val' data-ref="743Val" data-ref-filename="743Val">Val</a>));</td></tr>
<tr><th id="1924">1924</th><td>  <a class="local col9 ref" href="#739Inst" title='Inst' data-ref="739Inst" data-ref-filename="739Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#744Shift" title='Shift' data-ref="744Shift" data-ref-filename="744Shift">Shift</a>));</td></tr>
<tr><th id="1925">1925</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1926">1926</th><td>}</td></tr>
<tr><th id="1927">1927</th><td></td></tr>
<tr><th id="1928">1928</th><td><i  data-doc="_ZL18DecodeSVEIncDecImmRN4llvm6MCInstEjmPKv">// Decode uimm4 ranged from 1-16.</i></td></tr>
<tr><th id="1929">1929</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL18DecodeSVEIncDecImmRN4llvm6MCInstEjmPKv" title='DecodeSVEIncDecImm' data-type='DecodeStatus DecodeSVEIncDecImm(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL18DecodeSVEIncDecImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL18DecodeSVEIncDecImmRN4llvm6MCInstEjmPKv">DecodeSVEIncDecImm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="745Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="745Inst" data-ref-filename="745Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="746Imm" title='Imm' data-type='unsigned int' data-ref="746Imm" data-ref-filename="746Imm">Imm</dfn>,</td></tr>
<tr><th id="1930">1930</th><td>                                       <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="747Addr" title='Addr' data-type='uint64_t' data-ref="747Addr" data-ref-filename="747Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col8 decl" id="748Decoder" title='Decoder' data-type='const void *' data-ref="748Decoder" data-ref-filename="748Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1931">1931</th><td>  <a class="local col5 ref" href="#745Inst" title='Inst' data-ref="745Inst" data-ref-filename="745Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col6 ref" href="#746Imm" title='Imm' data-ref="746Imm" data-ref-filename="746Imm">Imm</a> + <var>1</var>));</td></tr>
<tr><th id="1932">1932</th><td>  <b>return</b> <a class="macro" href="#248" title="MCDisassembler::Success" data-ref="_M/Success">Success</a>;</td></tr>
<tr><th id="1933">1933</th><td>}</td></tr>
<tr><th id="1934">1934</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>