{"identifier":{"url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/Type","interfaceLanguage":"swift"},"abstract":[{"type":"text","text":"Add bits."}],"metadata":{"role":"symbol","modules":[{"relatedModules":["VHDLParsing"],"name":"Utilities"}],"fragments":[{"kind":"keyword","text":"extension"},{"text":" ","kind":"text"},{"text":"Type","preciseIdentifier":"s:11VHDLParsing4TypeO","kind":"identifier"}],"extendedModule":"VHDLParsing","externalID":"s:e:s:11VHDLParsing4TypeO9UtilitiesE06signalB0AA06SignalB0Ovp","roleHeading":"Extended Enumeration","navigatorTitle":[{"text":"Type","kind":"identifier"}],"title":"Type","symbolKind":"extension"},"schemaVersion":{"major":0,"patch":0,"minor":3},"sections":[],"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/utilities\/vhdlparsing\/type"]}],"kind":"symbol","topicSections":[{"title":"Initializers","identifiers":["doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/Type\/init(encodedType:)"]},{"title":"Instance Properties","identifiers":["doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/Type\/bits","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/Type\/signalType"]}],"primaryContentSections":[{"declarations":[{"languages":["swift"],"tokens":[{"kind":"keyword","text":"extension"},{"text":" ","kind":"text"},{"text":"Type","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing4TypeO"}],"platforms":["Linux"]}],"kind":"declarations"}],"references":{"doc://Utilities/documentation/Utilities/VHDLParsing/Type":{"kind":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Type","kind":"identifier","preciseIdentifier":"s:11VHDLParsing4TypeO"}],"title":"Type","role":"symbol","abstract":[{"type":"text","text":"Add bits."}],"navigatorTitle":[{"text":"Type","kind":"identifier"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/Type","type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/type"},"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/Type/signalType":{"kind":"symbol","abstract":[],"role":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"signalType","kind":"identifier"},{"text":": ","kind":"text"},{"text":"SignalType","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"}],"type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/Type\/signalType","title":"signalType","url":"\/documentation\/utilities\/vhdlparsing\/type\/signaltype"},"doc://Utilities/documentation/Utilities/VHDLParsing":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","kind":"symbol","title":"VHDLParsing","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/Type/bits":{"role":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"bits","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Si","text":"Int","kind":"typeIdentifier"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/type\/bits","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/Type\/bits","title":"bits","kind":"symbol","abstract":[{"text":"The number of bits required to represent this type.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/Type/init(encodedType:)":{"kind":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"encodedType","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Type","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing4TypeO"},{"text":")","kind":"text"}],"title":"init(encodedType:)","role":"symbol","abstract":[],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/Type\/init(encodedType:)","type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/type\/init(encodedtype:)"}}}