INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sim_1/new/pynq_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pynq_tb'
WARNING: [VRFC 10-3608] overwriting existing secondary unit 'sim' [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sim_1/new/pynq_tb.vhd:8]
