/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/common/access.hpp>
#include <stm32/common/bittypes.hpp>

namespace stm32::regs {

// rcc_rcc_ahb1enr_v1: RCC_AHB1ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb1enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 27, common::access::ro>,
               groov::field<"usb1ulpien", common::bittypes::bit_enable, 26, 26>,
               groov::field<"usb1otgen", common::bittypes::bit_enable, 25, 25>,
               groov::field<"reserved2", std::uint16_t, 24, 10, common::access::ro>,
               groov::field<"crcen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved1", std::uint8_t, 8, 6, common::access::ro>,
               groov::field<"adc12en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved0", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"dma2en", common::bittypes::bit_enable, 1, 1>,
               groov::field<"dma1en", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb1lpenr_v1: RCC_AHB1LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb1lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 27, common::access::ro>,
               groov::field<"usb1ulpilpen", common::bittypes::bit_enable, 26, 26>,
               groov::field<"usb1otglpen", common::bittypes::bit_enable, 25, 25>,
               groov::field<"reserved2", std::uint16_t, 24, 10, common::access::ro>,
               groov::field<"crclpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved1", std::uint8_t, 8, 6, common::access::ro>,
               groov::field<"adc12lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved0", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"dma2lpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"dma1lpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb1rstr_v1: RCC_AHB1RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb1rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 26, common::access::ro>,
               groov::field<"usb1otgrst", common::bittypes::bit_reset, 25, 25>,
               groov::field<"reserved2", std::uint16_t, 24, 10, common::access::ro>,
               groov::field<"crcrst", common::bittypes::bit_reset, 9, 9>,
               groov::field<"reserved1", std::uint8_t, 8, 6, common::access::ro>,
               groov::field<"adc12rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"reserved0", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"dma2rst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"dma1rst", common::bittypes::bit_reset, 0, 0>>;

// rcc_rcc_ahb2enr_v1: RCC_AHB2ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb2enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved5", bool, 31, 31, common::access::ro>,
               groov::field<"ahbsram2en", common::bittypes::bit_enable, 30, 30>,
               groov::field<"ahbsram1en", common::bittypes::bit_enable, 29, 29>,
               groov::field<"reserved4", std::uint32_t, 28, 12, common::access::ro>,
               groov::field<"bdma1en", common::bittypes::bit_enable, 11, 11>,
               groov::field<"reserved3", bool, 10, 10, common::access::ro>,
               groov::field<"sdmmc2en", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved2", std::uint8_t, 8, 7, common::access::ro>,
               groov::field<"rngen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"reserved1", std::uint8_t, 5, 3, common::access::ro>,
               groov::field<"hsemen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"reserved0", bool, 1, 1, common::access::ro>,
               groov::field<"dcmi_pssien", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb2lpenr_v1: RCC_AHB2LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb2lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", bool, 31, 31, common::access::ro>,
               groov::field<"ahbsram2lpen", common::bittypes::bit_enable, 30, 30>,
               groov::field<"ahbsram1lpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"reserved3", std::uint32_t, 28, 12, common::access::ro>,
               groov::field<"dfsdmdmalpen", common::bittypes::bit_enable, 11, 11>,
               groov::field<"reserved2", bool, 10, 10, common::access::ro>,
               groov::field<"sdmmc2lpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved1", std::uint8_t, 8, 7, common::access::ro>,
               groov::field<"rnglpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"reserved0", std::uint8_t, 5, 1, common::access::ro>,
               groov::field<"dcmi_pssilpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb2rstr_v1: RCC_AHB2RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb2rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint32_t, 31, 12, common::access::ro>,
               groov::field<"bdma1rst", common::bittypes::bit_reset, 11, 11>,
               groov::field<"reserved3", bool, 10, 10, common::access::ro>,
               groov::field<"sdmmc2rst", common::bittypes::bit_reset, 9, 9>,
               groov::field<"reserved2", std::uint8_t, 8, 7, common::access::ro>,
               groov::field<"rngrst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"reserved1", std::uint8_t, 5, 3, common::access::ro>,
               groov::field<"hsemrst", common::bittypes::bit_reset, 2, 2>,
               groov::field<"reserved0", bool, 1, 1, common::access::ro>,
               groov::field<"dcmi_pssirst", common::bittypes::bit_reset, 0, 0>>;

// rcc_rcc_ahb3enr_v1: RCC_AHB3ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb3enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", std::uint8_t, 31, 25, common::access::ro>,
               groov::field<"gfxmmuen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"otfd2en", common::bittypes::bit_enable, 23, 23>,
               groov::field<"otfd1en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"octospimen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved5", bool, 20, 20, common::access::ro>,
               groov::field<"octospi2en", common::bittypes::bit_enable, 19, 19>,
               groov::field<"reserved4", std::uint8_t, 18, 17, common::access::ro>,
               groov::field<"sdmmc1en", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved3", bool, 15, 15, common::access::ro>,
               groov::field<"octospi1en", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved2", bool, 13, 13, common::access::ro>,
               groov::field<"fmcen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 6, common::access::ro>,
               groov::field<"jpgdecen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"dma2den", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"mdmaen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb3lpenr_v1: RCC_AHB3LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb3lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"axisram1lpen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"itcmlpen", common::bittypes::bit_enable, 30, 30>,
               groov::field<"dtcm2lpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"dtcm1lpen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"axisram3lpen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"axisram2lpen", common::bittypes::bit_enable, 26, 26>,
               groov::field<"reserved7", bool, 25, 25, common::access::ro>,
               groov::field<"gfxmmulpen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"otfd2lpen", common::bittypes::bit_enable, 23, 23>,
               groov::field<"otfd1lpen", common::bittypes::bit_enable, 22, 22>,
               groov::field<"octospimlpen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved6", bool, 20, 20, common::access::ro>,
               groov::field<"octospi2lpen", common::bittypes::bit_enable, 19, 19>,
               groov::field<"reserved5", std::uint8_t, 18, 17, common::access::ro>,
               groov::field<"sdmmc1lpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved4", bool, 15, 15, common::access::ro>,
               groov::field<"octospi1lpen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved3", bool, 13, 13, common::access::ro>,
               groov::field<"fmclpen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved2", std::uint8_t, 11, 9, common::access::ro>,
               groov::field<"flitflpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved1", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"jpgdeclpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"dma2dlpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"mdmalpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb3rstr_v1: RCC_AHB3RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb3rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", std::uint8_t, 31, 25, common::access::ro>,
               groov::field<"gfxmmurst", common::bittypes::bit_reset, 24, 24>,
               groov::field<"otfd2rst", common::bittypes::bit_reset, 23, 23>,
               groov::field<"otfd1rst", common::bittypes::bit_reset, 22, 22>,
               groov::field<"octospimrst", common::bittypes::bit_reset, 21, 21>,
               groov::field<"reserved5", bool, 20, 20, common::access::ro>,
               groov::field<"octospi2rst", common::bittypes::bit_reset, 19, 19>,
               groov::field<"reserved4", std::uint8_t, 18, 17, common::access::ro>,
               groov::field<"sdmmc1rst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"reserved3", bool, 15, 15, common::access::ro>,
               groov::field<"octospi1rst", common::bittypes::bit_reset, 14, 14>,
               groov::field<"reserved2", bool, 13, 13, common::access::ro>,
               groov::field<"fmcrst", common::bittypes::bit_reset, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 6, common::access::ro>,
               groov::field<"jpgdecrst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"dma2drst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"mdmarst", common::bittypes::bit_reset, 0, 0>>;

// rcc_rcc_ahb4enr_v1: RCC_AHB4ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb4enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"srdsramen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"bkpramen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved1", std::uint8_t, 27, 22, common::access::ro>,
               groov::field<"bdma2en", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved0", std::uint16_t, 20, 11, common::access::ro>,
               groov::field<"gpioken", common::bittypes::bit_enable, 10, 10>,
               groov::field<"gpiojen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"gpioien", common::bittypes::bit_enable, 8, 8>,
               groov::field<"gpiohen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"gpiogen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"gpiofen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"gpioeen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"gpioden", common::bittypes::bit_enable, 3, 3>,
               groov::field<"gpiocen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"gpioben", common::bittypes::bit_enable, 1, 1>,
               groov::field<"gpioaen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb4lpenr_v1: RCC_AHB4LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb4lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"srdsramlpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"bkpramlpen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved1", std::uint8_t, 27, 22, common::access::ro>,
               groov::field<"bdma2lpen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved0", std::uint16_t, 20, 11, common::access::ro>,
               groov::field<"gpioklpen", common::bittypes::bit_enable, 10, 10>,
               groov::field<"gpiojlpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"gpioilpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"gpiohlpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"gpioglpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"gpioflpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"gpioelpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"gpiodlpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"gpioclpen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"gpioblpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"gpioalpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb4rstr_v1: RCC_AHB4RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb4rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 22, common::access::ro>,
               groov::field<"bdma2rst", common::bittypes::bit_reset, 21, 21>,
               groov::field<"reserved0", std::uint16_t, 20, 11, common::access::ro>,
               groov::field<"gpiokrst", common::bittypes::bit_reset, 10, 10>,
               groov::field<"gpiojrst", common::bittypes::bit_reset, 9, 9>,
               groov::field<"gpioirst", common::bittypes::bit_reset, 8, 8>,
               groov::field<"gpiohrst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"gpiogrst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"gpiofrst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"gpioerst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"gpiodrst", common::bittypes::bit_reset, 3, 3>,
               groov::field<"gpiocrst", common::bittypes::bit_reset, 2, 2>,
               groov::field<"gpiobrst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"gpioarst", common::bittypes::bit_reset, 0, 0>>;

// rcc_rcc_apb1henr_v1: RCC_APB1HENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb1henr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint32_t, 31, 9, common::access::ro>,
               groov::field<"fdcanen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved2", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"mdiosen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"opampen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved1", bool, 3, 3, common::access::ro>,
               groov::field<"swpmien", common::bittypes::bit_enable, 2, 2>,
               groov::field<"crsen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_rcc_apb1hlpenr_v1: RCC_APB1HLPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb1hlpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint32_t, 31, 9, common::access::ro>,
               groov::field<"fdcanlpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved2", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"mdioslpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"opamplpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved1", bool, 3, 3, common::access::ro>,
               groov::field<"swpmilpen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"crslpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_rcc_apb1hrstr_v1: RCC_APB1HRSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb1hrstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint32_t, 31, 9, common::access::ro>,
               groov::field<"fdcanrst", common::bittypes::bit_reset, 8, 8>,
               groov::field<"reserved2", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"mdiosrst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"opamprst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"reserved1", bool, 3, 3, common::access::ro>,
               groov::field<"swpmirst", common::bittypes::bit_reset, 2, 2>,
               groov::field<"crsrst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_rcc_apb1lenr_v1: RCC_APB1LENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb1lenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"uart8en", common::bittypes::bit_enable, 31, 31>,
               groov::field<"uart7en", common::bittypes::bit_enable, 30, 30>,
               groov::field<"dac1en", common::bittypes::bit_enable, 29, 29>,
               groov::field<"reserved2", bool, 28, 28, common::access::ro>,
               groov::field<"cecen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"reserved1", std::uint8_t, 26, 24, common::access::ro>,
               groov::field<"i2c3en", common::bittypes::bit_enable, 23, 23>,
               groov::field<"i2c2en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"i2c1en", common::bittypes::bit_enable, 21, 21>,
               groov::field<"uart5en", common::bittypes::bit_enable, 20, 20>,
               groov::field<"uart4en", common::bittypes::bit_enable, 19, 19>,
               groov::field<"usart3en", common::bittypes::bit_enable, 18, 18>,
               groov::field<"usart2en", common::bittypes::bit_enable, 17, 17>,
               groov::field<"spdifrxen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"spi3en", common::bittypes::bit_enable, 15, 15>,
               groov::field<"spi2en", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved0", std::uint8_t, 13, 10, common::access::ro>,
               groov::field<"lptim1en", common::bittypes::bit_enable, 9, 9>,
               groov::field<"tim14en", common::bittypes::bit_enable, 8, 8>,
               groov::field<"tim13en", common::bittypes::bit_enable, 7, 7>,
               groov::field<"tim12en", common::bittypes::bit_enable, 6, 6>,
               groov::field<"tim7en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"tim6en", common::bittypes::bit_enable, 4, 4>,
               groov::field<"tim5en", common::bittypes::bit_enable, 3, 3>,
               groov::field<"tim4en", common::bittypes::bit_enable, 2, 2>,
               groov::field<"tim3en", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim2en", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_apb1llpenr_v1: RCC_APB1LLPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb1llpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"uart8lpen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"uart7lpen", common::bittypes::bit_enable, 30, 30>,
               groov::field<"dac1lpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"reserved2", bool, 28, 28, common::access::ro>,
               groov::field<"ceclpen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"reserved1", std::uint8_t, 26, 24, common::access::ro>,
               groov::field<"i2c3lpen", common::bittypes::bit_enable, 23, 23>,
               groov::field<"i2c2lpen", common::bittypes::bit_enable, 22, 22>,
               groov::field<"i2c1lpen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"uart5lpen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"uart4lpen", common::bittypes::bit_enable, 19, 19>,
               groov::field<"usart3lpen", common::bittypes::bit_enable, 18, 18>,
               groov::field<"usart2lpen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"spdifrxlpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"spi3lpen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"spi2lpen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved0", std::uint8_t, 13, 10, common::access::ro>,
               groov::field<"lptim1lpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"tim14lpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"tim13lpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"tim12lpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"tim7lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"tim6lpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"tim5lpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"tim4lpen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"tim3lpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim2lpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_apb1lrstr_v1: RCC_APB1LRSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb1lrstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"uart8rst", common::bittypes::bit_reset, 31, 31>,
               groov::field<"uart7rst", common::bittypes::bit_reset, 30, 30>,
               groov::field<"dac1rst", common::bittypes::bit_reset, 29, 29>,
               groov::field<"reserved2", bool, 28, 28, common::access::ro>,
               groov::field<"cecrst", common::bittypes::bit_reset, 27, 27>,
               groov::field<"reserved1", std::uint8_t, 26, 24, common::access::ro>,
               groov::field<"i2c3rst", common::bittypes::bit_reset, 23, 23>,
               groov::field<"i2c2rst", common::bittypes::bit_reset, 22, 22>,
               groov::field<"i2c1rst", common::bittypes::bit_reset, 21, 21>,
               groov::field<"uart5rst", common::bittypes::bit_reset, 20, 20>,
               groov::field<"uart4rst", common::bittypes::bit_reset, 19, 19>,
               groov::field<"usart3rst", common::bittypes::bit_reset, 18, 18>,
               groov::field<"usart2rst", common::bittypes::bit_reset, 17, 17>,
               groov::field<"spdifrxrst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"spi3rst", common::bittypes::bit_reset, 15, 15>,
               groov::field<"spi2rst", common::bittypes::bit_reset, 14, 14>,
               groov::field<"reserved0", std::uint8_t, 13, 10, common::access::ro>,
               groov::field<"lptim1rst", common::bittypes::bit_reset, 9, 9>,
               groov::field<"tim14rst", common::bittypes::bit_reset, 8, 8>,
               groov::field<"tim13rst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"tim12rst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"tim7rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"tim6rst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"tim5rst", common::bittypes::bit_reset, 3, 3>,
               groov::field<"tim4rst", common::bittypes::bit_reset, 2, 2>,
               groov::field<"tim3rst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"tim2rst", common::bittypes::bit_reset, 0, 0>>;

// rcc_rcc_apb2enr_v1: RCC_APB2ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb2enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", bool, 31, 31, common::access::ro>,
               groov::field<"dfsdm1en", common::bittypes::bit_enable, 30, 30>,
               groov::field<"reserved5", std::uint8_t, 29, 24, common::access::ro>,
               groov::field<"sai2en", common::bittypes::bit_enable, 23, 23>,
               groov::field<"sai1en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"reserved4", bool, 21, 21, common::access::ro>,
               groov::field<"spi5en", common::bittypes::bit_enable, 20, 20>,
               groov::field<"reserved3", bool, 19, 19, common::access::ro>,
               groov::field<"tim17en", common::bittypes::bit_enable, 18, 18>,
               groov::field<"tim16en", common::bittypes::bit_enable, 17, 17>,
               groov::field<"tim15en", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved2", std::uint8_t, 15, 14, common::access::ro>,
               groov::field<"spi4en", common::bittypes::bit_enable, 13, 13>,
               groov::field<"spi1en", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 8, common::access::ro>,
               groov::field<"usart10en", common::bittypes::bit_enable, 7, 7>,
               groov::field<"uart9en", common::bittypes::bit_enable, 6, 6>,
               groov::field<"usart6en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"usart1en", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"tim8en", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim1en", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_apb2lpenr_v1: RCC_APB2LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb2lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", bool, 31, 31, common::access::ro>,
               groov::field<"dfsdm1lpen", common::bittypes::bit_enable, 30, 30>,
               groov::field<"reserved5", std::uint8_t, 29, 24, common::access::ro>,
               groov::field<"sai2lpen", common::bittypes::bit_enable, 23, 23>,
               groov::field<"sai1lpen", common::bittypes::bit_enable, 22, 22>,
               groov::field<"reserved4", bool, 21, 21, common::access::ro>,
               groov::field<"spi5lpen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"reserved3", bool, 19, 19, common::access::ro>,
               groov::field<"tim17lpen", common::bittypes::bit_enable, 18, 18>,
               groov::field<"tim16lpen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"tim15lpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved2", std::uint8_t, 15, 14, common::access::ro>,
               groov::field<"spi4lpen", common::bittypes::bit_enable, 13, 13>,
               groov::field<"spi1lpen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 8, common::access::ro>,
               groov::field<"usart10lpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"uart9lpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"usart6lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"usart1lpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"tim8lpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim1lpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_apb2rstr_v1: RCC_APB2RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb2rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", bool, 31, 31, common::access::ro>,
               groov::field<"dfsdm1rst", common::bittypes::bit_reset, 30, 30>,
               groov::field<"reserved5", std::uint8_t, 29, 24, common::access::ro>,
               groov::field<"sai2rst", common::bittypes::bit_reset, 23, 23>,
               groov::field<"sai1rst", common::bittypes::bit_reset, 22, 22>,
               groov::field<"reserved4", bool, 21, 21, common::access::ro>,
               groov::field<"spi5rst", common::bittypes::bit_reset, 20, 20>,
               groov::field<"reserved3", bool, 19, 19, common::access::ro>,
               groov::field<"tim17rst", common::bittypes::bit_reset, 18, 18>,
               groov::field<"tim16rst", common::bittypes::bit_reset, 17, 17>,
               groov::field<"tim15rst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"reserved2", std::uint8_t, 15, 14, common::access::ro>,
               groov::field<"spi4rst", common::bittypes::bit_reset, 13, 13>,
               groov::field<"spi1rst", common::bittypes::bit_reset, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 8, common::access::ro>,
               groov::field<"usart10rst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"uart9rst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"usart6rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"usart1rst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"tim8rst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"tim1rst", common::bittypes::bit_reset, 0, 0>>;

// rcc_rcc_apb3enr_v1: RCC_APB3ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb3enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 7, common::access::ro>,
               groov::field<"wwdgen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"reserved1", std::uint8_t, 5, 4, common::access::ro>,
               groov::field<"ltdcen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_rcc_apb3lpenr_v1: RCC_APB3LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb3lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 7, common::access::ro>,
               groov::field<"wwdglpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"reserved1", std::uint8_t, 5, 4, common::access::ro>,
               groov::field<"ltdclpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_rcc_apb3rstr_v1: RCC_APB3RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb3rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 4, common::access::ro>,
               groov::field<"ltdcrst", common::bittypes::bit_reset, 3, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_rcc_apb4enr_v1: RCC_APB4ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb4enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved7", std::uint8_t, 31, 28, common::access::ro>,
               groov::field<"dfsdm2en", common::bittypes::bit_enable, 27, 27>,
               groov::field<"dtsen", common::bittypes::bit_enable, 26, 26>,
               groov::field<"reserved6", std::uint16_t, 25, 17, common::access::ro>,
               groov::field<"rtcapben", common::bittypes::bit_enable, 16, 16>,
               groov::field<"vrefen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"comp12en", common::bittypes::bit_enable, 14, 14>,
               groov::field<"dac2en", common::bittypes::bit_enable, 13, 13>,
               groov::field<"reserved5", std::uint8_t, 12, 11, common::access::ro>,
               groov::field<"lptim3en", common::bittypes::bit_enable, 10, 10>,
               groov::field<"lptim2en", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved4", bool, 8, 8, common::access::ro>,
               groov::field<"i2c4en", common::bittypes::bit_enable, 7, 7>,
               groov::field<"reserved3", bool, 6, 6, common::access::ro>,
               groov::field<"spi6en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved2", bool, 4, 4, common::access::ro>,
               groov::field<"lpuart1en", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved1", bool, 2, 2, common::access::ro>,
               groov::field<"syscfgen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_rcc_apb4lpenr_v1: RCC_APB4LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb4lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved7", std::uint8_t, 31, 28, common::access::ro>,
               groov::field<"dfsdm2lpen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"dtslpen", common::bittypes::bit_enable, 26, 26>,
               groov::field<"reserved6", std::uint16_t, 25, 17, common::access::ro>,
               groov::field<"rtcapblpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"vreflpen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"comp12lpen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"dac2lpen", common::bittypes::bit_enable, 13, 13>,
               groov::field<"reserved5", std::uint8_t, 12, 11, common::access::ro>,
               groov::field<"lptim3lpen", common::bittypes::bit_enable, 10, 10>,
               groov::field<"lptim2lpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved4", bool, 8, 8, common::access::ro>,
               groov::field<"i2c4lpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"reserved3", bool, 6, 6, common::access::ro>,
               groov::field<"spi6lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved2", bool, 4, 4, common::access::ro>,
               groov::field<"lpuart1lpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved1", bool, 2, 2, common::access::ro>,
               groov::field<"syscfglpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_rcc_apb4rstr_v1: RCC_APB4RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb4rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved7", std::uint8_t, 31, 28, common::access::ro>,
               groov::field<"dfsdm2rst", common::bittypes::bit_reset, 27, 27>,
               groov::field<"dtsrst", common::bittypes::bit_reset, 26, 26>,
               groov::field<"reserved6", std::uint16_t, 25, 16, common::access::ro>,
               groov::field<"vrefrst", common::bittypes::bit_reset, 15, 15>,
               groov::field<"comp12rst", common::bittypes::bit_reset, 14, 14>,
               groov::field<"dac2rst", common::bittypes::bit_reset, 13, 13>,
               groov::field<"reserved5", std::uint8_t, 12, 11, common::access::ro>,
               groov::field<"lptim3rst", common::bittypes::bit_reset, 10, 10>,
               groov::field<"lptim2rst", common::bittypes::bit_reset, 9, 9>,
               groov::field<"reserved4", bool, 8, 8, common::access::ro>,
               groov::field<"i2c4rst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"reserved3", bool, 6, 6, common::access::ro>,
               groov::field<"spi6rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"reserved2", bool, 4, 4, common::access::ro>,
               groov::field<"lpuart1rst", common::bittypes::bit_reset, 3, 3>,
               groov::field<"reserved1", bool, 2, 2, common::access::ro>,
               groov::field<"syscfgrst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_rcc_bdcr_v1: RCC_BDCR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_bdcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 17, common::access::ro>,
               groov::field<"vswrst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"rtcen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"reserved0", std::uint8_t, 14, 10, common::access::ro>,
               groov::field<"rtcsel", std::uint8_t, 9, 8>,
               groov::field<"lseext", bool, 7, 7>,
               groov::field<"lsecssd", bool, 6, 6, common::access::ro>,
               groov::field<"lsecsson", bool, 5, 5>,
               groov::field<"lsedrv", std::uint8_t, 4, 3>,
               groov::field<"lsebyp", bool, 2, 2>,
               groov::field<"lserdy", common::bittypes::bit_ready, 1, 1, common::access::ro>,
               groov::field<"lseon", bool, 0, 0>>;

// rcc_rcc_cdccip1r_v1: RCC_CDCCIP1R
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cdccip1r_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"swpmisel", bool, 31, 31>,
               groov::field<"reserved5", bool, 30, 30, common::access::ro>,
               groov::field<"fdcansel", std::uint8_t, 29, 28>,
               groov::field<"reserved4", std::uint8_t, 27, 25, common::access::ro>,
               groov::field<"dfsdm1sel", bool, 24, 24>,
               groov::field<"reserved3", std::uint8_t, 23, 22, common::access::ro>,
               groov::field<"spdifrxsel", std::uint8_t, 21, 20>,
               groov::field<"reserved2", bool, 19, 19, common::access::ro>,
               groov::field<"spi45sel", std::uint8_t, 18, 16>,
               groov::field<"reserved1", bool, 15, 15, common::access::ro>,
               groov::field<"spi123sel", std::uint8_t, 14, 12>,
               groov::field<"sai2bsel", std::uint8_t, 11, 9>,
               groov::field<"sai2asel", std::uint8_t, 8, 6>,
               groov::field<"reserved0", std::uint8_t, 5, 3, common::access::ro>,
               groov::field<"sai1sel", std::uint8_t, 2, 0>>;

// rcc_rcc_cdccip2r_v1: RCC_CDCCIP2R
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cdccip2r_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", bool, 31, 31, common::access::ro>,
               groov::field<"lptim1sel", std::uint8_t, 30, 28>,
               groov::field<"reserved3", std::uint8_t, 27, 24, common::access::ro>,
               groov::field<"cecsel", std::uint8_t, 23, 22>,
               groov::field<"usbsel", std::uint8_t, 21, 20>,
               groov::field<"reserved2", std::uint8_t, 19, 14, common::access::ro>,
               groov::field<"i2c123sel", std::uint8_t, 13, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 10, common::access::ro>,
               groov::field<"rngsel", std::uint8_t, 9, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"usart16910sel", std::uint8_t, 5, 3>,
               groov::field<"usart234578sel", std::uint8_t, 2, 0>>;

// rcc_rcc_cdccipr_v1: RCC_CDCCIPR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cdccipr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"ckpersel", std::uint8_t, 29, 28>,
               groov::field<"reserved2", std::uint16_t, 27, 17, common::access::ro>,
               groov::field<"sdmmcsel", bool, 16, 16>,
               groov::field<"reserved1", std::uint16_t, 15, 6, common::access::ro>,
               groov::field<"octospisel", std::uint8_t, 5, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"fmcsel", std::uint8_t, 1, 0>>;

// rcc_rcc_cdcfgr1_v1: RCC_CDCFGR1
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cdcfgr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 12, common::access::ro>,
               groov::field<"cdcpre", std::uint8_t, 11, 8>,
               groov::field<"reserved0", bool, 7, 7, common::access::ro>,
               groov::field<"cdppre", std::uint8_t, 6, 4>,
               groov::field<"hpre", std::uint8_t, 3, 0>>;

// rcc_rcc_cdcfgr2_v1: RCC_CDCFGR2
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cdcfgr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 11, common::access::ro>,
               groov::field<"cdppre2", std::uint8_t, 10, 8>,
               groov::field<"reserved1", bool, 7, 7, common::access::ro>,
               groov::field<"cdppre1", std::uint8_t, 6, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 0, common::access::ro>>;

// rcc_rcc_cfgr_v1: RCC_CFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"mco2sel", std::uint8_t, 31, 29>,
               groov::field<"mco2pre", std::uint8_t, 28, 25>,
               groov::field<"mco1sel", std::uint8_t, 24, 22>,
               groov::field<"mco1pre", std::uint8_t, 21, 18>,
               groov::field<"reserved1", std::uint8_t, 17, 16, common::access::ro>,
               groov::field<"timpre", bool, 15, 15>,
               groov::field<"reserved0", bool, 14, 14, common::access::ro>,
               groov::field<"rtcpre", std::uint8_t, 13, 8>,
               groov::field<"stopkerwuck", bool, 7, 7>,
               groov::field<"stopwuck", bool, 6, 6>,
               groov::field<"sws", std::uint8_t, 5, 3, common::access::ro>,
               groov::field<"sw", std::uint8_t, 2, 0>>;

// rcc_rcc_cicr_v1: RCC_CICR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cicr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 11, common::access::ro>,
               groov::field<"hsecssc", bool, 10, 10>,
               groov::field<"lsecssc", bool, 9, 9>,
               groov::field<"pll3rdyc", common::bittypes::bit_ready, 8, 8>,
               groov::field<"pll2rdyc", common::bittypes::bit_ready, 7, 7>,
               groov::field<"pll1rdyc", common::bittypes::bit_ready, 6, 6>,
               groov::field<"hsi48rdyc", common::bittypes::bit_ready, 5, 5>,
               groov::field<"csirdyc", common::bittypes::bit_ready, 4, 4>,
               groov::field<"hserdyc", common::bittypes::bit_ready, 3, 3>,
               groov::field<"hsirdyc", common::bittypes::bit_ready, 2, 2>,
               groov::field<"lserdyc", common::bittypes::bit_ready, 1, 1>,
               groov::field<"lsirdyc", common::bittypes::bit_ready, 0, 0>>;

// rcc_rcc_cier_v1: RCC_CIER
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cier_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 10, common::access::ro>,
               groov::field<"lsecssie", common::bittypes::bit_enable, 9, 9>,
               groov::field<"pll3rdyie", common::bittypes::bit_ready, 8, 8>,
               groov::field<"pll2rdyie", common::bittypes::bit_ready, 7, 7>,
               groov::field<"pll1rdyie", common::bittypes::bit_ready, 6, 6>,
               groov::field<"hsi48rdyie", common::bittypes::bit_ready, 5, 5>,
               groov::field<"csirdyie", common::bittypes::bit_ready, 4, 4>,
               groov::field<"hserdyie", common::bittypes::bit_ready, 3, 3>,
               groov::field<"hsirdyie", common::bittypes::bit_ready, 2, 2>,
               groov::field<"lserdyie", common::bittypes::bit_ready, 1, 1>,
               groov::field<"lsirdyie", common::bittypes::bit_ready, 0, 0>>;

// rcc_rcc_cifr_v1: RCC_CIFR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cifr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 11, common::access::ro>,
               groov::field<"hsecssf", bool, 10, 10, common::access::ro>,
               groov::field<"lsecssf", bool, 9, 9, common::access::ro>,
               groov::field<"pll3rdyf", common::bittypes::bit_ready, 8, 8, common::access::ro>,
               groov::field<"pll2rdyf", common::bittypes::bit_ready, 7, 7, common::access::ro>,
               groov::field<"pll1rdyf", common::bittypes::bit_ready, 6, 6, common::access::ro>,
               groov::field<"hsi48rdyf", common::bittypes::bit_ready, 5, 5, common::access::ro>,
               groov::field<"csirdyf", common::bittypes::bit_ready, 4, 4, common::access::ro>,
               groov::field<"hserdyf", common::bittypes::bit_ready, 3, 3, common::access::ro>,
               groov::field<"hsirdyf", common::bittypes::bit_ready, 2, 2, common::access::ro>,
               groov::field<"lserdyf", common::bittypes::bit_ready, 1, 1, common::access::ro>,
               groov::field<"lsirdyf", common::bittypes::bit_ready, 0, 0, common::access::ro>>;

// rcc_rcc_ckgaenr_v1: RCC_CKGAENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ckgaenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"jtagckg", bool, 31, 31>,
               groov::field<"extickg", bool, 30, 30>,
               groov::field<"eccramckg", bool, 29, 29>,
               groov::field<"reserved0", std::uint16_t, 28, 18, common::access::ro>,
               groov::field<"gfxmmusckg", bool, 17, 17>,
               groov::field<"axiram3ckg", bool, 16, 16>,
               groov::field<"axiram2ckg", bool, 15, 15>,
               groov::field<"axiram1ckg", bool, 14, 14>,
               groov::field<"octospi1ckg", bool, 13, 13>,
               groov::field<"fmcckg", bool, 12, 12>,
               groov::field<"octospi2ckg", bool, 11, 11>,
               groov::field<"fliftckg", bool, 10, 10>,
               groov::field<"ahb34ckg", bool, 9, 9>,
               groov::field<"ahb12ckg", bool, 8, 8>,
               groov::field<"gfxmmumckg", bool, 7, 7>,
               groov::field<"ltdcckg", bool, 6, 6>,
               groov::field<"dma2dckg", bool, 5, 5>,
               groov::field<"mdmackg", bool, 4, 4>,
               groov::field<"sdmmcckg", bool, 3, 3>,
               groov::field<"cpuckg", bool, 2, 2>,
               groov::field<"ahbckg", bool, 1, 1>,
               groov::field<"axickg", bool, 0, 0>>;

// rcc_rcc_cr_v1: RCC_CR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"pll3rdy", common::bittypes::bit_ready, 29, 29, common::access::ro>,
               groov::field<"pll3on", bool, 28, 28>,
               groov::field<"pll2rdy", common::bittypes::bit_ready, 27, 27, common::access::ro>,
               groov::field<"pll2on", bool, 26, 26>,
               groov::field<"pll1rdy", common::bittypes::bit_ready, 25, 25, common::access::ro>,
               groov::field<"pll1on", bool, 24, 24>,
               groov::field<"reserved2", std::uint8_t, 23, 21, common::access::ro>,
               groov::field<"hseext", bool, 20, 20>,
               groov::field<"hsecsson", bool, 19, 19>,
               groov::field<"hsebyp", bool, 18, 18>,
               groov::field<"hserdy", common::bittypes::bit_ready, 17, 17, common::access::ro>,
               groov::field<"hseon", bool, 16, 16>,
               groov::field<"cdckrdy", common::bittypes::bit_ready, 15, 15, common::access::ro>,
               groov::field<"cpuckrdy", common::bittypes::bit_ready, 14, 14, common::access::ro>,
               groov::field<"hsi48rdy", common::bittypes::bit_ready, 13, 13, common::access::ro>,
               groov::field<"hsi48on", bool, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 10, common::access::ro>,
               groov::field<"csikeron", bool, 9, 9>,
               groov::field<"csirdy", common::bittypes::bit_ready, 8, 8, common::access::ro>,
               groov::field<"csion", bool, 7, 7>,
               groov::field<"reserved0", bool, 6, 6, common::access::ro>,
               groov::field<"hsidivf", bool, 5, 5, common::access::ro>,
               groov::field<"hsidiv", std::uint8_t, 4, 3>,
               groov::field<"hsirdy", common::bittypes::bit_ready, 2, 2, common::access::ro>,
               groov::field<"hsikeron", bool, 1, 1>,
               groov::field<"hsion", bool, 0, 0>>;

// rcc_rcc_crrcr_v1: RCC_CRRCR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_crrcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 10, common::access::ro>,
               groov::field<"hsi48cal", std::uint16_t, 9, 0, common::access::ro>>;

// rcc_rcc_csicfgr_v1: RCC_CSICFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_csicfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"csitrim", std::uint8_t, 29, 24>,
               groov::field<"reserved0", std::uint16_t, 23, 8, common::access::ro>,
               groov::field<"csical", std::uint8_t, 7, 0, common::access::ro>>;

// rcc_rcc_csr_v1: RCC_CSR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_csr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 2, common::access::ro>,
               groov::field<"lsirdy", common::bittypes::bit_ready, 1, 1, common::access::ro>,
               groov::field<"lsion", bool, 0, 0>>;

// rcc_rcc_hsicfgr_v1: RCC_HSICFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_hsicfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", bool, 31, 31, common::access::ro>,
               groov::field<"hsitrim", std::uint8_t, 30, 24>,
               groov::field<"reserved0", std::uint16_t, 23, 12, common::access::ro>,
               groov::field<"hsical", std::uint16_t, 11, 0, common::access::ro>>;

// rcc_rcc_pll1divr_v1: RCC_PLL1DIVR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll1divr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", bool, 31, 31, common::access::ro>,
               groov::field<"divr1", std::uint8_t, 30, 24>,
               groov::field<"reserved0", bool, 23, 23, common::access::ro>,
               groov::field<"divq1", std::uint8_t, 22, 16>,
               groov::field<"divp1", std::uint8_t, 15, 9>,
               groov::field<"divn1", std::uint16_t, 8, 0>>;

// rcc_rcc_pll1fracr_v1: RCC_PLL1FRACR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll1fracr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"fracn1", std::uint16_t, 15, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_rcc_pll2divr_v1: RCC_PLL2DIVR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll2divr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", bool, 31, 31, common::access::ro>,
               groov::field<"divr2", std::uint8_t, 30, 24>,
               groov::field<"reserved0", bool, 23, 23, common::access::ro>,
               groov::field<"divq2", std::uint8_t, 22, 16>,
               groov::field<"divp2", std::uint8_t, 15, 9>,
               groov::field<"divn2", std::uint16_t, 8, 0>>;

// rcc_rcc_pll2fracr_v1: RCC_PLL2FRACR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll2fracr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"fracn2", std::uint16_t, 15, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_rcc_pll3divr_v1: RCC_PLL3DIVR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll3divr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", bool, 31, 31, common::access::ro>,
               groov::field<"divr3", std::uint8_t, 30, 24>,
               groov::field<"reserved0", bool, 23, 23, common::access::ro>,
               groov::field<"divq3", std::uint8_t, 22, 16>,
               groov::field<"divp3", std::uint8_t, 15, 9>,
               groov::field<"divn3", std::uint16_t, 8, 0>>;

// rcc_rcc_pll3fracr_v1: RCC_PLL3FRACR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll3fracr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"fracn3", std::uint16_t, 15, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_rcc_pllcfgr_v1: RCC_PLLCFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pllcfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint8_t, 31, 25, common::access::ro>,
               groov::field<"divr3en", common::bittypes::bit_enable, 24, 24>,
               groov::field<"divq3en", common::bittypes::bit_enable, 23, 23>,
               groov::field<"divp3en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"divr2en", common::bittypes::bit_enable, 21, 21>,
               groov::field<"divq2en", common::bittypes::bit_enable, 20, 20>,
               groov::field<"divp2en", common::bittypes::bit_enable, 19, 19>,
               groov::field<"divr1en", common::bittypes::bit_enable, 18, 18>,
               groov::field<"divq1en", common::bittypes::bit_enable, 17, 17>,
               groov::field<"divp1en", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved0", std::uint8_t, 15, 12, common::access::ro>,
               groov::field<"pll3rge", std::uint8_t, 11, 10>,
               groov::field<"pll3vcosel", bool, 9, 9>,
               groov::field<"pll3fracen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"pll2rge", std::uint8_t, 7, 6>,
               groov::field<"pll2vcosel", bool, 5, 5>,
               groov::field<"pll2fracen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"pll1rge", std::uint8_t, 3, 2>,
               groov::field<"pll1vcosel", bool, 1, 1>,
               groov::field<"pll1fracen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_pllckselr_v1: RCC_PLLCKSELR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pllckselr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 26, common::access::ro>,
               groov::field<"divm3", std::uint8_t, 25, 20>,
               groov::field<"reserved2", std::uint8_t, 19, 18, common::access::ro>,
               groov::field<"divm2", std::uint8_t, 17, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 10, common::access::ro>,
               groov::field<"divm1", std::uint8_t, 9, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"pllsrc", std::uint8_t, 1, 0>>;

// rcc_rcc_rsr_v1: RCC_RSR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_rsr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", bool, 31, 31, common::access::ro>,
               groov::field<"lpwrrstf", bool, 30, 30, common::access::ro>,
               groov::field<"reserved5", bool, 29, 29, common::access::ro>,
               groov::field<"wwdgrstf", bool, 28, 28, common::access::ro>,
               groov::field<"reserved4", bool, 27, 27, common::access::ro>,
               groov::field<"iwdgrstf", bool, 26, 26, common::access::ro>,
               groov::field<"reserved3", bool, 25, 25, common::access::ro>,
               groov::field<"sftrstf", bool, 24, 24, common::access::ro>,
               groov::field<"porrstf", bool, 23, 23, common::access::ro>,
               groov::field<"pinrstf", bool, 22, 22, common::access::ro>,
               groov::field<"borrstf", bool, 21, 21, common::access::ro>,
               groov::field<"reserved2", bool, 20, 20, common::access::ro>,
               groov::field<"cdrstf", bool, 19, 19, common::access::ro>,
               groov::field<"reserved1", std::uint8_t, 18, 17, common::access::ro>,
               groov::field<"rmvf", bool, 16, 16>,
               groov::field<"reserved0", std::uint16_t, 15, 0, common::access::ro>>;

// rcc_rcc_srdamr_v1: RCC_SRDAMR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_srdamr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"srdsramamen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"bkpramamen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"dfsdm2amen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"dtsamen", common::bittypes::bit_enable, 26, 26>,
               groov::field<"reserved5", std::uint16_t, 25, 17, common::access::ro>,
               groov::field<"rtcamen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"vrefamen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"comp12amen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"dac2amen", common::bittypes::bit_enable, 13, 13>,
               groov::field<"reserved4", std::uint8_t, 12, 11, common::access::ro>,
               groov::field<"lptim3amen", common::bittypes::bit_enable, 10, 10>,
               groov::field<"lptim2amen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved3", bool, 8, 8, common::access::ro>,
               groov::field<"i2c4amen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"reserved2", bool, 6, 6, common::access::ro>,
               groov::field<"spi6amen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved1", bool, 4, 4, common::access::ro>,
               groov::field<"lpuart1amen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved0", bool, 2, 2, common::access::ro>,
               groov::field<"gpioamen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"bdma2amen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_srdccipr_v1: RCC_SRDCCIPR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_srdccipr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", bool, 31, 31, common::access::ro>,
               groov::field<"spi6sel", std::uint8_t, 30, 28>,
               groov::field<"dfsdm2sel", bool, 27, 27>,
               groov::field<"reserved1", std::uint16_t, 26, 18, common::access::ro>,
               groov::field<"adcsel", std::uint8_t, 17, 16>,
               groov::field<"lptim3sel", std::uint8_t, 15, 13>,
               groov::field<"lptim2sel", std::uint8_t, 12, 10>,
               groov::field<"i2c4sel", std::uint8_t, 9, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 3, common::access::ro>,
               groov::field<"lpuart1sel", std::uint8_t, 2, 0>>;

// rcc_rcc_srdcfgr_v1: RCC_SRDCFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_srdcfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 7, common::access::ro>,
               groov::field<"srdppre", std::uint8_t, 6, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 0, common::access::ro>>;

} // namespace stm32::regs
