Timing Analyzer report for NES
Sun Mar 24 20:31:39 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PPU:inst9|VGA_CLK'
 14. Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'
 16. Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Setup: 'PPU:inst9|clk_out'
 18. Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'
 20. Slow 1200mV 85C Model Hold: 'PPU:inst9|VGA_CLK'
 21. Slow 1200mV 85C Model Hold: 'PPU:inst9|clk_out'
 22. Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'
 24. Slow 1200mV 85C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'PPU:inst9|VGA_CLK'
 33. Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'
 35. Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Setup: 'PPU:inst9|clk_out'
 37. Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'
 39. Slow 1200mV 0C Model Hold: 'PPU:inst9|VGA_CLK'
 40. Slow 1200mV 0C Model Hold: 'PPU:inst9|clk_out'
 41. Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'
 43. Slow 1200mV 0C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'PPU:inst9|VGA_CLK'
 51. Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'
 53. Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Setup: 'PPU:inst9|clk_out'
 55. Fast 1200mV 0C Model Hold: 'PPU:inst9|VGA_CLK'
 56. Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'
 58. Fast 1200mV 0C Model Hold: 'PPU:inst9|clk_out'
 59. Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 60. Fast 1200mV 0C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'
 61. Fast 1200mV 0C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; NES                                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 2.03        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   9.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; NES.sdc       ; OK     ; Sun Mar 24 20:31:34 2024 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; CLKDIV:inst4|CLK_OUT~reg0                         ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLKDIV:inst4|CLK_OUT~reg0 }                         ;
; CLOCK                                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLOCK }                                             ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; CLOCK  ; inst6|altpll_component|auto_generated|pll1|inclk[0] ; { inst6|altpll_component|auto_generated|pll1|clk[0] } ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 7.999  ; 125.02 MHz ; 0.000 ; 3.999  ; 50.00      ; 48        ; 125         ;       ;        ;           ;            ; false    ; CLOCK  ; inst6|altpll_component|auto_generated|pll1|inclk[0] ; { inst6|altpll_component|auto_generated|pll1|clk[1] } ;
; MemoryController:inst8|DMA_WRITE                  ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { MemoryController:inst8|DMA_WRITE }                  ;
; PPU:inst9|clk_out                                 ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { PPU:inst9|clk_out }                                 ;
; PPU:inst9|VGA_CLK                                 ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { PPU:inst9|VGA_CLK }                                 ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                              ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------+
; 24.19 MHz  ; 24.19 MHz       ; PPU:inst9|VGA_CLK                                 ;                                                   ;
; 26.32 MHz  ; 26.32 MHz       ; CLKDIV:inst4|CLK_OUT~reg0                         ;                                                   ;
; 83.51 MHz  ; 83.51 MHz       ; PPU:inst9|clk_out                                 ;                                                   ;
; 239.41 MHz ; 223.16 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum port rate restriction (tmin) ;
; 353.73 MHz ; 238.04 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; PPU:inst9|VGA_CLK                                 ; -25.151 ; -459.385      ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -12.852 ; -1650.582     ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; -5.400  ; -41.222       ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; -4.077  ; -109.875      ;
; PPU:inst9|clk_out                                 ; 28.026  ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -0.047 ; -0.070        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 0.435  ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 0.456  ; 0.000         ;
; PPU:inst9|clk_out                                 ; 0.486  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.621  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary             ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 33.125 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary             ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 5.852 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 3.518  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 9.619  ; 0.000         ;
; CLOCK                                             ; 10.264 ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 19.606 ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 19.621 ; 0.000         ;
; PPU:inst9|clk_out                                 ; 19.668 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PPU:inst9|VGA_CLK'                                                                                                                                                                                                      ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                    ; To Node                     ; Launch Clock                                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; -25.151 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.371      ; 28.444     ;
; -25.150 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.371      ; 28.443     ;
; -25.057 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.371      ; 28.350     ;
; -25.009 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.368      ; 28.299     ;
; -25.008 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.368      ; 28.298     ;
; -24.986 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.369      ; 28.277     ;
; -24.934 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.357      ; 28.213     ;
; -24.915 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.368      ; 28.205     ;
; -24.890 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.357      ; 28.169     ;
; -24.853 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.357      ; 28.132     ;
; -24.844 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.366      ; 28.132     ;
; -24.843 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.357      ; 28.122     ;
; -24.792 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.354      ; 28.068     ;
; -24.748 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.354      ; 28.024     ;
; -24.711 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.354      ; 27.987     ;
; -24.701 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.354      ; 27.977     ;
; -24.697 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.357      ; 27.976     ;
; -24.671 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.369      ; 27.962     ;
; -24.668 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.369      ; 27.959     ;
; -24.581 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.358      ; 27.861     ;
; -24.555 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.354      ; 27.831     ;
; -24.529 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.366      ; 27.817     ;
; -24.526 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.366      ; 27.814     ;
; -24.521 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.358      ; 27.801     ;
; -24.511 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.358      ; 27.791     ;
; -24.485 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.357      ; 27.764     ;
; -24.475 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.357      ; 27.754     ;
; -24.444 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.358      ; 27.724     ;
; -24.439 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.355      ; 27.716     ;
; -24.379 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.355      ; 27.656     ;
; -24.369 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.355      ; 27.646     ;
; -24.343 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.354      ; 27.619     ;
; -24.333 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.354      ; 27.609     ;
; -24.302 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.355      ; 27.579     ;
; -24.204 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.369      ; 27.495     ;
; -24.062 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.366      ; 27.350     ;
; -17.409 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.354      ; 20.685     ;
; -17.408 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.354      ; 20.684     ;
; -17.315 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.354      ; 20.591     ;
; -17.244 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.352      ; 20.518     ;
; -17.192 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.340      ; 20.454     ;
; -17.148 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.340      ; 20.410     ;
; -17.111 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.340      ; 20.373     ;
; -17.101 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.340      ; 20.363     ;
; -16.955 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.340      ; 20.217     ;
; -16.929 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.352      ; 20.203     ;
; -16.926 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.352      ; 20.200     ;
; -16.892 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.341      ; 20.155     ;
; -16.856 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.340      ; 20.118     ;
; -16.839 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.341      ; 20.102     ;
; -16.779 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.341      ; 20.042     ;
; -16.778 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.340      ; 20.040     ;
; -16.702 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.341      ; 19.965     ;
; -16.585 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.352      ; 19.859     ;
; -14.264 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.370      ; 17.556     ;
; -14.127 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.367      ; 17.416     ;
; -10.683 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.315      ; 13.920     ;
; -10.682 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.315      ; 13.919     ;
; -10.589 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.315      ; 13.826     ;
; -10.518 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.313      ; 13.753     ;
; -10.466 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.301      ; 13.689     ;
; -10.422 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.301      ; 13.645     ;
; -10.385 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.301      ; 13.608     ;
; -10.375 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.301      ; 13.598     ;
; -10.331 ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.259      ; 13.512     ;
; -10.229 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.301      ; 13.452     ;
; -10.221 ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.295      ; 13.438     ;
; -10.220 ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.295      ; 13.437     ;
; -10.218 ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.259      ; 13.399     ;
; -10.203 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.313      ; 13.438     ;
; -10.200 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.313      ; 13.435     ;
; -10.170 ; PPU:inst9|PALETTE_ROM~118                                                                    ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.241      ; 13.333     ;
; -10.169 ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.271      ; 13.362     ;
; -10.155 ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.260      ; 13.337     ;
; -10.134 ; PPU:inst9|PALETTE_ROM~58                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.295      ; 13.351     ;
; -10.133 ; PPU:inst9|PALETTE_ROM~58                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.295      ; 13.350     ;
; -10.130 ; PPU:inst9|PALETTE_ROM~190                                                                    ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.230      ; 13.282     ;
; -10.127 ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.295      ; 13.344     ;
; -10.119 ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.259      ; 13.300     ;
; -10.113 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.302      ; 13.337     ;
; -10.083 ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.259      ; 13.264     ;
; -10.056 ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.293      ; 13.271     ;
; -10.053 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.302      ; 13.277     ;
; -10.041 ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.259      ; 13.222     ;
; -10.040 ; PPU:inst9|PALETTE_ROM~58                                                                     ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.295      ; 13.257     ;
; -10.017 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.301      ; 13.240     ;
; -10.017 ; PPU:inst9|PALETTE_ROM~118                                                                    ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.253      ; 13.192     ;
; -10.007 ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.259      ; 13.188     ;
; -10.004 ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.281      ; 13.207     ;
; -10.001 ; PPU:inst9|PALETTE_ROM~234                                                                    ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.214      ; 13.137     ;
; -10.000 ; PPU:inst9|PALETTE_ROM~234                                                                    ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.214      ; 13.136     ;
; -10.000 ; PPU:inst9|PALETTE_ROM~167                                                                    ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.254      ; 13.176     ;
; -9.999  ; PPU:inst9|PALETTE_ROM~118                                                                    ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.255      ; 13.176     ;
; -9.992  ; PPU:inst9|PALETTE_ROM~23                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.281      ; 13.195     ;
; -9.977  ; PPU:inst9|PALETTE_ROM~190                                                                    ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.242      ; 13.141     ;
; -9.976  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.302      ; 13.200     ;
; -9.976  ; PPU:inst9|PALETTE_ROM~223                                                                    ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.228      ; 13.126     ;
; -9.969  ; PPU:inst9|PALETTE_ROM~58                                                                     ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.293      ; 13.184     ;
; -9.968  ; PPU:inst9|PALETTE_ROM~183                                                                    ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.759      ; 13.649     ;
; -9.960  ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.281      ; 13.163     ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+---------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                                                                                            ; Launch Clock              ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; -12.852 ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.038     ; 8.813      ;
; -12.824 ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.020     ; 8.803      ;
; -12.653 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.038     ; 8.614      ;
; -12.591 ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.020     ; 8.570      ;
; -12.572 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.038     ; 8.533      ;
; -12.517 ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.017     ; 8.499      ;
; -12.514 ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.035     ; 8.478      ;
; -12.469 ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.039     ; 8.429      ;
; -12.393 ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.038     ; 8.354      ;
; -12.315 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.035     ; 8.279      ;
; -12.314 ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.020     ; 8.293      ;
; -12.284 ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.017     ; 8.266      ;
; -12.255 ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.020     ; 8.234      ;
; -12.252 ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.039     ; 8.212      ;
; -12.234 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.035     ; 8.198      ;
; -12.231 ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.020     ; 8.210      ;
; -12.220 ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.020     ; 8.199      ;
; -12.132 ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.020     ; 8.111      ;
; -12.131 ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.036     ; 8.094      ;
; -12.116 ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.039     ; 8.076      ;
; -12.105 ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.039     ; 8.065      ;
; -12.055 ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.035     ; 8.019      ;
; -12.023 ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.020     ; 8.002      ;
; -12.007 ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.017     ; 7.989      ;
; -11.948 ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.017     ; 7.930      ;
; -11.924 ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.017     ; 7.906      ;
; -11.914 ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.036     ; 7.877      ;
; -11.913 ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.017     ; 7.895      ;
; -11.869 ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.038     ; 7.830      ;
; -11.851 ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.038     ; 7.812      ;
; -11.849 ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.039     ; 7.809      ;
; -11.842 ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.038     ; 7.803      ;
; -11.825 ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.017     ; 7.807      ;
; -11.809 ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.038     ; 7.770      ;
; -11.767 ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.036     ; 7.730      ;
; -11.717 ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.039     ; 7.677      ;
; -11.716 ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.017     ; 7.698      ;
; -11.531 ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.035     ; 7.495      ;
; -11.511 ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.036     ; 7.474      ;
; -11.471 ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.035     ; 7.435      ;
; -11.442 ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.035     ; 7.406      ;
; -11.382 ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.039     ; 7.342      ;
; -11.380 ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.039     ; 7.340      ;
; -11.379 ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.036     ; 7.342      ;
; -11.218 ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.022     ; 7.195      ;
; -11.143 ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.036     ; 7.106      ;
; -11.044 ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.036     ; 7.007      ;
; -11.019 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.022     ; 6.996      ;
; -10.980 ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.036     ; 6.943      ;
; -10.938 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.022     ; 6.915      ;
; -10.873 ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.035     ; 6.837      ;
; -10.835 ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.023     ; 6.811      ;
; -10.759 ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.022     ; 6.736      ;
; -10.618 ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.023     ; 6.594      ;
; -10.471 ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.023     ; 6.447      ;
; -10.235 ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.022     ; 6.212      ;
; -10.215 ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.023     ; 6.191      ;
; -10.175 ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.022     ; 6.152      ;
; -10.146 ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.022     ; 6.123      ;
; -10.083 ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.023     ; 6.059      ;
; -9.921  ; MemoryController:inst8|XSCL[1]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.002     ; 6.918      ;
; -9.847  ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.023     ; 5.823      ;
; -9.847  ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.004     ; 5.842      ;
; -9.826  ; MemoryController:inst8|XSCL[0]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.002     ; 6.823      ;
; -9.776  ; MemoryController:inst8|XSCL[3]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.002     ; 6.773      ;
; -9.748  ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.023     ; 5.724      ;
; -9.684  ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.023     ; 5.660      ;
; -9.681  ; MemoryController:inst8|XSCL[2]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.002     ; 6.678      ;
; -9.636  ; MemoryController:inst8|XSCL[5]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.002     ; 6.633      ;
; -9.614  ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.004     ; 5.609      ;
; -9.614  ; MemoryController:inst8|XSCL[1]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.999     ; 6.614      ;
; -9.577  ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.022     ; 5.554      ;
; -9.544  ; MemoryController:inst8|XSCL[4]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.002     ; 6.541      ;
; -9.519  ; MemoryController:inst8|XSCL[0]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.999     ; 6.519      ;
; -9.489  ; MemoryController:inst8|XSCL[7]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.002     ; 6.486      ;
; -9.469  ; MemoryController:inst8|XSCL[3]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.999     ; 6.469      ;
; -9.392  ; MemoryController:inst8|XSCL[6]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.002     ; 6.389      ;
; -9.374  ; MemoryController:inst8|XSCL[2]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.999     ; 6.374      ;
; -9.337  ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.004     ; 5.332      ;
; -9.329  ; MemoryController:inst8|XSCL[5]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.999     ; 6.329      ;
; -9.278  ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.004     ; 5.273      ;
; -9.254  ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.004     ; 5.249      ;
; -9.243  ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.004     ; 5.238      ;
; -9.237  ; MemoryController:inst8|XSCL[4]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.999     ; 6.237      ;
; -9.182  ; MemoryController:inst8|XSCL[7]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.999     ; 6.182      ;
; -9.155  ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.004     ; 5.150      ;
; -9.125  ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.425     ; 5.652      ;
; -9.125  ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.425     ; 5.652      ;
; -9.085  ; MemoryController:inst8|XSCL[6]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.999     ; 6.085      ;
; -9.061  ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.425     ; 5.588      ;
; -9.061  ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.425     ; 5.588      ;
; -9.046  ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.004     ; 5.041      ;
; -8.861  ; MemoryController:inst8|PPU_CTRL[6][4] ; PPU:inst9|PALETTE_ROM~47                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.943     ; 5.870      ;
; -8.857  ; MemoryController:inst8|PPU_CTRL[6][4] ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.420     ; 5.389      ;
; -8.857  ; MemoryController:inst8|PPU_CTRL[6][4] ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.420     ; 5.389      ;
; -8.839  ; MemoryController:inst8|PPU_CTRL[6][1] ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.420     ; 5.371      ;
; -8.839  ; MemoryController:inst8|PPU_CTRL[6][1] ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.420     ; 5.371      ;
; -8.665  ; MemoryController:inst8|PPU_CTRL[6][0] ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.420     ; 5.197      ;
; -8.665  ; MemoryController:inst8|PPU_CTRL[6][0] ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.420     ; 5.197      ;
; -8.629  ; MemoryController:inst8|UADDR[1]       ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.425     ; 5.156      ;
+---------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                        ; Launch Clock                                      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+
; -5.400 ; PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_9lv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[2] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.387      ; 7.709      ;
; -5.268 ; PPU:inst9|altsyncram:Mux1_rtl_0|altsyncram_dlv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.374      ; 7.564      ;
; -5.235 ; PPU:inst9|altsyncram:Mux0_rtl_0|altsyncram_elv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[7] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.388      ; 7.545      ;
; -5.216 ; PPU:inst9|altsyncram:Mux2_rtl_0|altsyncram_clv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[5] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.360      ; 7.498      ;
; -5.126 ; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_alv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[3] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.374      ; 7.422      ;
; -5.066 ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_7lv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.393      ; 7.381      ;
; -5.026 ; PPU:inst9|altsyncram:Mux3_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[4] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.389      ; 7.337      ;
; -4.885 ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_8lv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[1] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.391      ; 7.198      ;
; 1.000  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.394     ; 18.607     ;
; 1.029  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a16~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.390     ; 18.582     ;
; 1.032  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.394     ; 18.575     ;
; 1.041  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a29~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.382     ; 18.578     ;
; 1.213  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.398     ; 18.390     ;
; 1.310  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.385     ; 18.306     ;
; 1.338  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.024     ; 18.639     ;
; 1.351  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.380     ; 18.270     ;
; 1.356  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a3~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.386     ; 18.259     ;
; 1.365  ; MemoryController:inst8|PPU_CTRL[0][0]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.004     ; 18.632     ;
; 1.367  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.022     ; 18.612     ;
; 1.425  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a4~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.399     ; 18.177     ;
; 1.428  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a27~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.381     ; 18.192     ;
; 1.444  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a2~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.378     ; 18.179     ;
; 1.451  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.021     ; 18.529     ;
; 1.451  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a9~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.392     ; 18.158     ;
; 1.461  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.394     ; 18.146     ;
; 1.479  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.394     ; 18.128     ;
; 1.502  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a22~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.392     ; 18.107     ;
; 1.507  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a16~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.081      ; 18.575     ;
; 1.510  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 18.568     ;
; 1.514  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a23~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.389     ; 18.098     ;
; 1.518  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a10~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.373     ; 18.110     ;
; 1.522  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a6~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.376     ; 18.103     ;
; 1.601  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a25~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.381     ; 18.019     ;
; 1.610  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a13~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.389     ; 18.002     ;
; 1.719  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a7~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.381     ; 17.901     ;
; 1.764  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.450      ; 18.687     ;
; 1.764  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a23~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.385     ; 17.852     ;
; 1.786  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a28~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.379     ; 17.836     ;
; 1.824  ; MemoryController:inst8|PPU_CTRL[6][0]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.018     ; 18.159     ;
; 1.826  ; MemoryController:inst8|PPU_CTRL[3][0]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.021     ; 18.154     ;
; 1.846  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.447      ; 18.602     ;
; 1.873  ; MemoryController:inst8|PPU_CTRL[0][0]                                                                          ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.467      ; 18.595     ;
; 1.875  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.449      ; 18.575     ;
; 1.882  ; MemoryController:inst8|readAddr[11]                                                                            ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.019     ; 18.100     ;
; 1.893  ; MemoryController:inst8|readAddr[10]                                                                            ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.019     ; 18.089     ;
; 1.898  ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.022     ; 18.081     ;
; 1.912  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a2~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.093      ; 18.182     ;
; 1.929  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a4~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.072      ; 18.144     ;
; 1.965  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 18.113     ;
; 1.969  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a7~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.377     ; 17.655     ;
; 1.985  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a16~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.386     ; 17.630     ;
; 1.988  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.390     ; 17.623     ;
; 1.991  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a8~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.384     ; 17.626     ;
; 2.003  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a22~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.388     ; 17.610     ;
; 2.008  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a24~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.383     ; 17.610     ;
; 2.023  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a6~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.372     ; 17.606     ;
; 2.024  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.397     ; 17.580     ;
; 2.030  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a23~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.082      ; 18.053     ;
; 2.033  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a10~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.098      ; 18.066     ;
; 2.055  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 18.023     ;
; 2.079  ; MemoryController:inst8|readAddr[6]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.019     ; 17.903     ;
; 2.089  ; MemoryController:inst8|readAddr[8]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.019     ; 17.893     ;
; 2.094  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a26~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.411     ; 17.496     ;
; 2.096  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a29~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.089      ; 17.994     ;
; 2.110  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a18~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.392     ; 17.499     ;
; 2.130  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a12~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.383     ; 17.488     ;
; 2.170  ; MemoryController:inst8|readAddr[11]                                                                            ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.452      ; 18.283     ;
; 2.181  ; MemoryController:inst8|readAddr[10]                                                                            ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.452      ; 18.272     ;
; 2.204  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a15~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.377     ; 17.420     ;
; 2.211  ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.449      ; 18.239     ;
; 2.217  ; MemoryController:inst8|OTHER_CTRL[20][0]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.488     ; 17.296     ;
; 2.224  ; MemoryController:inst8|OTHER_CTRL[20][3]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.488     ; 17.289     ;
; 2.227  ; MemoryController:inst8|readAddr[12]                                                                            ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.019     ; 17.755     ;
; 2.235  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a7~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.090      ; 17.856     ;
; 2.242  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.017     ; 17.742     ;
; 2.265  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a30~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.378     ; 17.358     ;
; 2.268  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 17.806     ;
; 2.268  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.380     ; 17.353     ;
; 2.278  ; MemoryController:inst8|readAddr[9]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.019     ; 17.704     ;
; 2.296  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.381     ; 17.324     ;
; 2.324  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.020     ; 17.657     ;
; 2.332  ; MemoryController:inst8|PPU_CTRL[6][0]                                                                          ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.453      ; 18.122     ;
; 2.332  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a28~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.092      ; 17.761     ;
; 2.334  ; MemoryController:inst8|PPU_CTRL[3][0]                                                                          ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.450      ; 18.117     ;
; 2.334  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.086      ; 17.753     ;
; 2.337  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.376     ; 17.288     ;
; 2.342  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a3~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.382     ; 17.277     ;
; 2.351  ; MemoryController:inst8|PPU_CTRL[0][0]                                                                          ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.000      ; 17.650     ;
; 2.353  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.018     ; 17.630     ;
; 2.361  ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.390     ; 17.250     ;
; 2.367  ; MemoryController:inst8|readAddr[6]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.452      ; 18.086     ;
; 2.368  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.091      ; 17.724     ;
; 2.369  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a4~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.395     ; 17.237     ;
; 2.372  ; MemoryController:inst8|OTHER_CTRL[24][1]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.041     ; 17.588     ;
; 2.377  ; MemoryController:inst8|readAddr[8]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.452      ; 18.076     ;
; 2.380  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a3~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.085      ; 17.706     ;
; 2.383  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a2~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.374     ; 17.244     ;
; 2.405  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.390     ; 17.206     ;
; 2.414  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a27~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.377     ; 17.210     ;
; 2.422  ; MemoryController:inst8|readAddr[7]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.019     ; 17.560     ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                           ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.077 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; DVI_OUT:inst1|rSH_RED[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.147     ; 0.882      ;
; -4.076 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; DVI_OUT:inst1|rSH_RED[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.147     ; 0.881      ;
; -4.076 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.147     ; 0.881      ;
; -4.076 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.147     ; 0.881      ;
; -3.758 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.644     ; 1.066      ;
; -3.612 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; DVI_OUT:inst1|rSH_RED[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.679     ; 0.885      ;
; -3.610 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.679     ; 0.883      ;
; -3.610 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.679     ; 0.883      ;
; -3.610 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; DVI_OUT:inst1|rSH_RED[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.679     ; 0.883      ;
; -3.609 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.679     ; 0.882      ;
; -3.609 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.679     ; 0.882      ;
; -3.609 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; DVI_OUT:inst1|rSH_RED[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.679     ; 0.882      ;
; -3.609 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; DVI_OUT:inst1|rSH_RED[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.679     ; 0.882      ;
; -3.609 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.679     ; 0.882      ;
; -3.609 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; DVI_OUT:inst1|rSH_RED[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.679     ; 0.882      ;
; -3.609 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.679     ; 0.882      ;
; -3.608 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.679     ; 0.881      ;
; -3.607 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; DVI_OUT:inst1|rSH_BLU[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.679     ; 0.880      ;
; -3.577 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.645     ; 0.884      ;
; -3.576 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.645     ; 0.883      ;
; -3.576 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.645     ; 0.883      ;
; -3.575 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.645     ; 0.882      ;
; -3.575 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.644     ; 0.883      ;
; -3.574 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.645     ; 0.881      ;
; -3.574 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.645     ; 0.881      ;
; -3.574 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.645     ; 0.881      ;
; -3.573 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.644     ; 0.881      ;
; -3.573 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.645     ; 0.880      ;
; -3.573 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.644     ; 0.881      ;
; -3.572 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.644     ; 0.880      ;
; 3.822  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.120     ; 3.928      ;
; 4.023  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.401      ;
; 4.023  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.401      ;
; 4.028  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.396      ;
; 4.031  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.393      ;
; 4.035  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.389      ;
; 4.039  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.385      ;
; 4.127  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.297      ;
; 4.131  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.293      ;
; 4.196  ; DVI_OUT:inst1|rSH_BLU[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.599     ; 2.619      ;
; 4.235  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.189      ;
; 4.235  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.189      ;
; 4.240  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.184      ;
; 4.243  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.181      ;
; 4.243  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.386      ; 4.143      ;
; 4.247  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.177      ;
; 4.251  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.173      ;
; 4.334  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.425      ; 4.091      ;
; 4.339  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.085      ;
; 4.343  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.081      ;
; 4.345  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.079      ;
; 4.345  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.079      ;
; 4.350  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.074      ;
; 4.353  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.071      ;
; 4.357  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.067      ;
; 4.361  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.063      ;
; 4.408  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.016      ;
; 4.408  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.016      ;
; 4.413  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.011      ;
; 4.414  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.010      ;
; 4.414  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.010      ;
; 4.416  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.008      ;
; 4.419  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.005      ;
; 4.420  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.004      ;
; 4.422  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.002      ;
; 4.424  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 4.000      ;
; 4.426  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 3.998      ;
; 4.430  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 3.994      ;
; 4.449  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 3.975      ;
; 4.453  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 3.971      ;
; 4.455  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.386      ; 3.931      ;
; 4.470  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.386      ; 3.916      ;
; 4.471  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.386      ; 3.915      ;
; 4.472  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.386      ; 3.914      ;
; 4.476  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.386      ; 3.910      ;
; 4.478  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.386      ; 3.908      ;
; 4.479  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.386      ; 3.907      ;
; 4.480  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.386      ; 3.906      ;
; 4.496  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.079     ; 3.425      ;
; 4.500  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.079     ; 3.421      ;
; 4.502  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.079     ; 3.419      ;
; 4.512  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 3.912      ;
; 4.516  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 3.908      ;
; 4.518  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 3.906      ;
; 4.522  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.424      ; 3.902      ;
; 4.546  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.425      ; 3.879      ;
; 4.547  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.079     ; 3.374      ;
; 4.563  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.120     ; 2.731      ;
; 4.565  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.386      ; 3.821      ;
; 4.574  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.425      ; 3.851      ;
; 4.575  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.425      ; 3.850      ;
; 4.579  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.425      ; 3.846      ;
; 4.580  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.425      ; 3.845      ;
; 4.610  ; DVI_OUT:inst1|rSH_RED[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.598     ; 2.206      ;
; 4.622  ; DVI_OUT:inst1|rSH_RED[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.598     ; 2.650      ;
; 4.628  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.386      ; 3.758      ;
; 4.629  ; DVI_OUT:inst1|rSH_BLU[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.636     ; 2.605      ;
; 4.634  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.386      ; 3.752      ;
; 4.656  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.425      ; 3.769      ;
; 4.682  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.386      ; 3.704      ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PPU:inst9|clk_out'                                                                                                                                                      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 28.026 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.902     ;
; 28.026 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.902     ;
; 28.172 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.756     ;
; 28.175 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.753     ;
; 28.175 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.753     ;
; 28.199 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.729     ;
; 28.305 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 11.617     ;
; 28.305 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 11.617     ;
; 28.321 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.607     ;
; 28.348 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.580     ;
; 28.356 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.564     ;
; 28.356 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.564     ;
; 28.378 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.542     ;
; 28.378 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.542     ;
; 28.417 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.503     ;
; 28.417 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.503     ;
; 28.451 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 11.471     ;
; 28.478 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 11.444     ;
; 28.502 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.418     ;
; 28.524 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.396     ;
; 28.529 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.391     ;
; 28.551 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.369     ;
; 28.563 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.365     ;
; 28.563 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.357     ;
; 28.563 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.365     ;
; 28.590 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.330     ;
; 28.690 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.230     ;
; 28.690 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.230     ;
; 28.709 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.219     ;
; 28.736 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.192     ;
; 28.764 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.164     ;
; 28.764 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.164     ;
; 28.836 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.084     ;
; 28.842 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.086     ;
; 28.863 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 11.057     ;
; 28.910 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.018     ;
; 28.937 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.991     ;
; 28.991 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.937     ;
; 29.056 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.866     ;
; 29.056 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.866     ;
; 29.121 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.801     ;
; 29.172 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 10.748     ;
; 29.194 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 10.726     ;
; 29.202 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.720     ;
; 29.229 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.693     ;
; 29.233 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 10.687     ;
; 29.266 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.656     ;
; 29.266 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.656     ;
; 29.379 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.549     ;
; 29.409 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.513     ;
; 29.409 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.513     ;
; 29.412 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.510     ;
; 29.439 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.483     ;
; 29.506 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 10.414     ;
; 29.555 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.367     ;
; 29.580 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.348     ;
; 29.582 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.340     ;
; 29.705 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 10.221     ;
; 29.854 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 10.072     ;
; 29.872 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 10.050     ;
; 29.874 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -1.453     ; 8.674      ;
; 29.897 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 10.029     ;
; 29.899 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 10.027     ;
; 29.901 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 10.025     ;
; 29.901 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 10.025     ;
; 29.902 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 10.024     ;
; 29.903 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 10.023     ;
; 29.904 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 10.022     ;
; 29.984 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 9.936      ;
; 29.994 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.072     ; 9.935      ;
; 30.020 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -1.453     ; 8.528      ;
; 30.035 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.083     ; 9.883      ;
; 30.046 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 9.880      ;
; 30.048 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 9.878      ;
; 30.050 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 9.876      ;
; 30.050 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 9.876      ;
; 30.050 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -1.453     ; 8.498      ;
; 30.051 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 9.875      ;
; 30.052 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 9.874      ;
; 30.053 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 9.873      ;
; 30.057 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.083     ; 9.861      ;
; 30.064 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -1.435     ; 8.502      ;
; 30.079 ; PPU:inst9|r[6]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -1.442     ; 8.480      ;
; 30.082 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 9.840      ;
; 30.096 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.083     ; 9.822      ;
; 30.143 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.072     ; 9.786      ;
; 30.150 ; PPU:inst9|r[7]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -1.453     ; 8.398      ;
; 30.156 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 9.766      ;
; 30.156 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 9.766      ;
; 30.176 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 9.744      ;
; 30.178 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 9.742      ;
; 30.180 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 9.740      ;
; 30.180 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 9.740      ;
; 30.181 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 9.739      ;
; 30.182 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 9.738      ;
; 30.183 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 9.737      ;
; 30.195 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1]  ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -1.434     ; 8.372      ;
; 30.210 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -1.435     ; 8.356      ;
; 30.219 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -1.435     ; 8.347      ;
; 30.225 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 9.697      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.047 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.746      ;
; -0.029 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.764      ;
; -0.023 ; PPU:inst9|VGA_CLK         ; PPU:inst9|VGA_CLK                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.758      ;
; 0.004  ; PPU:inst9|VGA_CLK         ; PPU:inst9|VGA_CLK                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.785      ;
; 0.692  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.983      ;
; 0.693  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.984      ;
; 0.693  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.984      ;
; 0.765  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[0]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.786  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 2.014      ;
; 0.795  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.086      ;
; 0.923  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 2.151      ;
; 0.946  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.237      ;
; 0.950  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.241      ;
; 0.953  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.244      ;
; 1.073  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.364      ;
; 1.077  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.368      ;
; 1.079  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.370      ;
; 1.090  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.610      ; 2.315      ;
; 1.096  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.627      ; 2.338      ;
; 1.103  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.394      ;
; 1.120  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.151  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_9lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.600      ; 2.366      ;
; 1.217  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.508      ;
; 1.221  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.512      ;
; 1.222  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.513      ;
; 1.223  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.514      ;
; 1.226  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.517      ;
; 1.228  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.519      ;
; 1.243  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.534      ;
; 1.244  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.535      ;
; 1.249  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_9lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.600      ; 2.464      ;
; 1.258  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.549      ;
; 1.261  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.610      ; 2.486      ;
; 1.265  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.627      ; 2.507      ;
; 1.306  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.597      ;
; 1.534  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.825      ;
; 1.663  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_7lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.597      ; 2.875      ;
; 1.680  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_8lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.599      ; 2.894      ;
; 1.693  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.984      ;
; 1.693  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux3_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.598      ; 2.906      ;
; 1.697  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.988      ;
; 1.710  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_alv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 2.938      ;
; 1.715  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux0_rtl_0|altsyncram_elv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.599      ; 2.929      ;
; 1.716  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux1_rtl_0|altsyncram_dlv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 2.944      ;
; 1.746  ; PPU:inst9|VGA_CLK         ; PPU:inst9|clk_out                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 2.553      ;
; 1.782  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_7lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.597      ; 2.994      ;
; 1.797  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_8lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.599      ; 3.011      ;
; 1.816  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux3_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.598      ; 3.029      ;
; 1.819  ; PPU:inst9|VGA_CLK         ; PPU:inst9|clk_out                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 2.626      ;
; 1.828  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_alv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 3.056      ;
; 1.833  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux1_rtl_0|altsyncram_dlv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 3.061      ;
; 1.834  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux0_rtl_0|altsyncram_elv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.599      ; 3.048      ;
; 1.881  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~234                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 3.221      ;
; 1.881  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~231                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 3.221      ;
; 1.881  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~232                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 3.221      ;
; 1.881  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~235                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 3.221      ;
; 1.881  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~230                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 3.221      ;
; 1.884  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~234                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 3.224      ;
; 1.884  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~232                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 3.224      ;
; 1.884  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~235                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 3.224      ;
; 1.884  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~230                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 3.224      ;
; 1.884  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~231                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 3.224      ;
; 2.020  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~54                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 3.279      ;
; 2.020  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~56                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 3.279      ;
; 2.020  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~59                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 3.279      ;
; 2.020  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~57                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 3.279      ;
; 2.020  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~58                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 3.279      ;
; 2.057  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~54                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 3.316      ;
; 2.057  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~56                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 3.316      ;
; 2.057  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~59                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 3.316      ;
; 2.057  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~57                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 3.316      ;
; 2.057  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~58                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 3.316      ;
; 2.086  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.612      ; 3.313      ;
; 2.147  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_we_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.626      ; 3.388      ;
; 2.161  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~202                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 3.485      ;
; 2.161  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~200                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 3.485      ;
; 2.161  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~203                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 3.485      ;
; 2.161  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.609      ; 3.385      ;
; 2.161  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~198                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 3.485      ;
; 2.161  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~201                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 3.485      ;
; 2.161  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~199                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 3.485      ;
; 2.188  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~202                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 3.512      ;
; 2.188  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~200                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 3.512      ;
; 2.188  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~203                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 3.512      ;
; 2.188  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~198                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 3.512      ;
; 2.188  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~201                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 3.512      ;
; 2.188  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~199                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 3.512      ;
; 2.199  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux2_rtl_0|altsyncram_clv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.627      ; 3.441      ;
; 2.225  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~250                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 3.509      ;
; 2.225  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~251                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 3.509      ;
; 2.225  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~248                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 3.509      ;
; 2.225  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~247                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 3.509      ;
; 2.228  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~170                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 3.514      ;
; 2.228  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~55                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 3.547      ;
; 2.228  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~168                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 3.514      ;
; 2.228  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~169                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 3.514      ;
; 2.228  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~166                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 3.514      ;
; 2.228  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~171                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 3.514      ;
; 2.228  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~167                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 3.514      ;
; 2.261  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~266                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 3.542      ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                   ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                         ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.435 ; CPU_6502:inst|flags[1]                         ; CPU_6502:inst|flags[1]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.099      ; 0.746      ;
; 0.453 ; CPU_6502:inst|Y[1]                             ; CPU_6502:inst|Y[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; CPU_6502:inst|Y[7]                             ; CPU_6502:inst|Y[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; CPU_6502:inst|SP[7]                            ; CPU_6502:inst|SP[7]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; CPU_6502:inst|X[5]                             ; CPU_6502:inst|X[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; CPU_6502:inst|Y[2]                             ; CPU_6502:inst|Y[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[0]                            ; CPU_6502:inst|IR[0]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[2]                             ; CPU_6502:inst|M[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[3]                             ; CPU_6502:inst|M[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|ADDR[1]~reg0                     ; CPU_6502:inst|ADDR[1]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|Y[0]                             ; CPU_6502:inst|Y[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[0]                             ; CPU_6502:inst|X[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|ADDR[8]~reg0                     ; CPU_6502:inst|ADDR[8]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[13]                            ; CPU_6502:inst|M[13]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[6]                             ; CPU_6502:inst|M[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|flags[7]                         ; CPU_6502:inst|flags[7]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[5]                             ; CPU_6502:inst|M[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[11]                            ; CPU_6502:inst|M[11]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[9]                             ; CPU_6502:inst|M[9]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|page_crossed                     ; CPU_6502:inst|page_crossed                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[8]                             ; CPU_6502:inst|M[8]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[15]                            ; CPU_6502:inst|M[15]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[0]                             ; CPU_6502:inst|A[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[0]                             ; CPU_6502:inst|M[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|EX_CYCLE[1]                      ; CPU_6502:inst|EX_CYCLE[1]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[7]                             ; CPU_6502:inst|X[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|flags[0]                         ; CPU_6502:inst|flags[0]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[7]                             ; CPU_6502:inst|A[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[1]                             ; CPU_6502:inst|A[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|flags[6]                         ; CPU_6502:inst|flags[6]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[6]                            ; CPU_6502:inst|SP[6]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[0]                            ; CPU_6502:inst|SP[0]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|EX_CYCLE[2]                      ; CPU_6502:inst|EX_CYCLE[2]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[6]                             ; CPU_6502:inst|X[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|Y[6]                             ; CPU_6502:inst|Y[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[1]                            ; CPU_6502:inst|SP[1]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[6]                             ; CPU_6502:inst|A[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[4]                            ; CPU_6502:inst|SP[4]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[3]                            ; CPU_6502:inst|SP[3]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[5]                            ; CPU_6502:inst|SP[5]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[1]                             ; CPU_6502:inst|X[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[1]                            ; CPU_6502:inst|IR[1]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|EX_CYCLE[0]                      ; CPU_6502:inst|EX_CYCLE[0]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|W                                ; CPU_6502:inst|W                                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|Y[4]                             ; CPU_6502:inst|Y[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|CPU_STATE.EXECUTE                ; CPU_6502:inst|CPU_STATE.EXECUTE                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|Y[3]                             ; CPU_6502:inst|Y[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|Y[5]                             ; CPU_6502:inst|Y[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|CPU_STATE.INIT1                  ; CPU_6502:inst|CPU_STATE.INIT1                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[3]                            ; CPU_6502:inst|IR[3]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|CPU_STATE.INIT2                  ; CPU_6502:inst|CPU_STATE.INIT2                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[1]                             ; CPU_6502:inst|M[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|R                                ; CPU_6502:inst|R                                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|CPU_STATE.WAIT_OAM               ; CPU_6502:inst|CPU_STATE.WAIT_OAM                ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[4]                             ; CPU_6502:inst|A[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[6]                            ; CPU_6502:inst|IR[6]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[4]                             ; CPU_6502:inst|X[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[4]                             ; CPU_6502:inst|M[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[3]                             ; CPU_6502:inst|A[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[3]                             ; CPU_6502:inst|X[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[5]                            ; CPU_6502:inst|IR[5]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[7]                             ; CPU_6502:inst|M[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[7]                            ; CPU_6502:inst|IR[7]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|NMI_STATE                        ; CPU_6502:inst|NMI_STATE                         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[2]                            ; CPU_6502:inst|SP[2]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[2]                             ; CPU_6502:inst|X[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[2]                            ; CPU_6502:inst|IR[2]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|flags[2]                         ; CPU_6502:inst|flags[2]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|page_corrected                   ; CPU_6502:inst|page_corrected                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|IR[4]                            ; CPU_6502:inst|IR[4]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[2]                             ; CPU_6502:inst|A[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|flags[3]                         ; CPU_6502:inst|flags[3]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[14]                            ; CPU_6502:inst|M[14]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[12]                            ; CPU_6502:inst|M[12]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[10]                            ; CPU_6502:inst|M[10]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|A[5]                             ; CPU_6502:inst|A[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MemoryController:inst8|OAM_COUNT[0]            ; MemoryController:inst8|OAM_COUNT[0]             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; MemoryController:inst8|HC[7]                   ; MemoryController:inst8|HC[7]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; MemoryController:inst8|HC_BIT                  ; MemoryController:inst8|HC_BIT                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.746      ;
; 0.468 ; MemoryController:inst8|UPDATE_ADDR             ; MemoryController:inst8|UPDATE_ADDR              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.758      ;
; 0.504 ; MemoryController:inst8|PR                      ; MemoryController:inst8|UPDATE_ADDR              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.794      ;
; 0.644 ; MemoryController:inst8|HC[3]                   ; MemoryController:inst8|HC[2]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.934      ;
; 0.646 ; MemoryController:inst8|HC[6]                   ; MemoryController:inst8|HC[5]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.936      ;
; 0.646 ; MemoryController:inst8|HC[4]                   ; MemoryController:inst8|HC[3]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.936      ;
; 0.646 ; MemoryController:inst8|HC[1]                   ; MemoryController:inst8|HC[0]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.936      ;
; 0.648 ; MemoryController:inst8|HC[5]                   ; MemoryController:inst8|HC[4]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.938      ;
; 0.701 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[0] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.991      ;
; 0.701 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[2] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[2] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.992      ;
; 0.702 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[6] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[6] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.993      ;
; 0.703 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[1] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[1] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.993      ;
; 0.703 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[7] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.994      ;
; 0.724 ; CPU_6502:inst|ADDR[0]~reg0                     ; CPU_6502:inst|ADDR[0]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; CPU_6502:inst|PC[6]~reg0                       ; CPU_6502:inst|PC[6]~reg0                        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.016      ;
; 0.725 ; CPU_6502:inst|ADDR[3]~reg0                     ; CPU_6502:inst|ADDR[3]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.017      ;
; 0.725 ; CPU_6502:inst|ADDR[15]~reg0                    ; CPU_6502:inst|ADDR[15]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.017      ;
; 0.732 ; CPU_6502:inst|ADDR[10]~reg0                    ; CPU_6502:inst|ADDR[10]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.024      ;
; 0.732 ; CPU_6502:inst|ADDR[14]~reg0                    ; CPU_6502:inst|ADDR[14]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.024      ;
; 0.739 ; CPU_6502:inst|PC[3]~reg0                       ; CPU_6502:inst|PC[3]~reg0                        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.031      ;
; 0.743 ; MemoryController:inst8|HC[0]                   ; MemoryController:inst8|HC_BIT                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 1.033      ;
; 0.744 ; MemoryController:inst8|HC[7]                   ; MemoryController:inst8|HC[6]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 1.034      ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PPU:inst9|VGA_CLK'                                                                                                                                    ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; 0.456 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 0.746      ;
; 0.468 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 0.758      ;
; 0.768 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.058      ;
; 0.768 ; PPU:inst9|col[3]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.057      ;
; 0.770 ; PPU:inst9|col[4]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.059      ;
; 0.774 ; PPU:inst9|row[3]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.064      ;
; 0.774 ; PPU:inst9|row[2]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.064      ;
; 0.777 ; PPU:inst9|row[8]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.067      ;
; 0.785 ; PPU:inst9|row[9]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.075      ;
; 0.788 ; PPU:inst9|col[9]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.077      ;
; 0.789 ; PPU:inst9|row[1]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.079      ;
; 0.790 ; PPU:inst9|row[0]            ; PPU:inst9|row[0]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.080      ;
; 0.793 ; PPU:inst9|col[0]            ; PPU:inst9|col[0]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.082      ;
; 0.793 ; PPU:inst9|col[2]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.082      ;
; 0.797 ; PPU:inst9|col[5]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.086      ;
; 0.798 ; PPU:inst9|row[7]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.088      ;
; 0.798 ; PPU:inst9|row[4]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.088      ;
; 0.799 ; PPU:inst9|col[1]            ; PPU:inst9|col[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.088      ;
; 0.801 ; PPU:inst9|row[6]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.091      ;
; 0.818 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.108      ;
; 0.995 ; PPU:inst9|col[8]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.284      ;
; 1.041 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 4.458      ; 5.781      ;
; 1.047 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 4.458      ; 5.787      ;
; 1.101 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.391      ;
; 1.122 ; PPU:inst9|col[3]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.411      ;
; 1.128 ; PPU:inst9|row[0]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.418      ;
; 1.128 ; PPU:inst9|row[3]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.418      ;
; 1.131 ; PPU:inst9|col[4]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.420      ;
; 1.135 ; PPU:inst9|row[2]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.425      ;
; 1.137 ; PPU:inst9|col[0]            ; PPU:inst9|col[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.426      ;
; 1.137 ; PPU:inst9|row[0]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.427      ;
; 1.138 ; PPU:inst9|row[8]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.428      ;
; 1.140 ; PPU:inst9|col[4]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.429      ;
; 1.143 ; PPU:inst9|row[1]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.433      ;
; 1.144 ; PPU:inst9|row[2]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.434      ;
; 1.146 ; PPU:inst9|col[0]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.435      ;
; 1.152 ; PPU:inst9|col[5]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.441      ;
; 1.152 ; PPU:inst9|row[7]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.442      ;
; 1.153 ; PPU:inst9|col[1]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.442      ;
; 1.154 ; PPU:inst9|col[2]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.443      ;
; 1.159 ; PPU:inst9|row[4]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.449      ;
; 1.162 ; PPU:inst9|row[6]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.452      ;
; 1.163 ; PPU:inst9|col[2]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.452      ;
; 1.168 ; PPU:inst9|row[4]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.458      ;
; 1.171 ; PPU:inst9|row[6]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.461      ;
; 1.238 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.528      ;
; 1.253 ; PPU:inst9|col[3]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.542      ;
; 1.259 ; PPU:inst9|row[3]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.549      ;
; 1.262 ; PPU:inst9|col[3]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.551      ;
; 1.268 ; PPU:inst9|row[3]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.558      ;
; 1.268 ; PPU:inst9|row[0]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.558      ;
; 1.269 ; PPU:inst9|NMIE              ; PPU:inst9|NMIE              ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.559      ;
; 1.271 ; PPU:inst9|col[4]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.560      ;
; 1.274 ; PPU:inst9|row[1]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.564      ;
; 1.275 ; PPU:inst9|row[2]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.565      ;
; 1.277 ; PPU:inst9|row[0]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.567      ;
; 1.277 ; PPU:inst9|col[0]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.566      ;
; 1.280 ; PPU:inst9|col[4]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.569      ;
; 1.283 ; PPU:inst9|row[1]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.573      ;
; 1.283 ; PPU:inst9|col[5]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.572      ;
; 1.283 ; PPU:inst9|row[7]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.573      ;
; 1.284 ; PPU:inst9|row[2]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.574      ;
; 1.284 ; PPU:inst9|col[1]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.573      ;
; 1.286 ; PPU:inst9|col[0]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.575      ;
; 1.291 ; PPU:inst9|row[5]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.581      ;
; 1.292 ; PPU:inst9|col[5]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.581      ;
; 1.293 ; PPU:inst9|col[1]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.582      ;
; 1.294 ; PPU:inst9|col[2]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.583      ;
; 1.299 ; PPU:inst9|row[4]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.589      ;
; 1.302 ; PPU:inst9|row[6]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.592      ;
; 1.303 ; PPU:inst9|col[2]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.592      ;
; 1.308 ; PPU:inst9|row[4]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.598      ;
; 1.350 ; PPU:inst9|col[8]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.639      ;
; 1.393 ; PPU:inst9|col[3]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.682      ;
; 1.399 ; PPU:inst9|row[3]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.689      ;
; 1.402 ; PPU:inst9|col[3]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.691      ;
; 1.408 ; PPU:inst9|row[3]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.698      ;
; 1.408 ; PPU:inst9|row[0]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.698      ;
; 1.411 ; PPU:inst9|col[4]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.700      ;
; 1.414 ; PPU:inst9|row[1]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.704      ;
; 1.415 ; PPU:inst9|row[2]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.705      ;
; 1.417 ; PPU:inst9|row[0]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.707      ;
; 1.417 ; PPU:inst9|col[0]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.706      ;
; 1.423 ; PPU:inst9|row[1]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.713      ;
; 1.423 ; PPU:inst9|col[5]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.712      ;
; 1.424 ; PPU:inst9|row[2]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.714      ;
; 1.424 ; PPU:inst9|col[1]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.713      ;
; 1.426 ; PPU:inst9|col[0]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.715      ;
; 1.433 ; PPU:inst9|col[1]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.722      ;
; 1.434 ; PPU:inst9|col[2]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.723      ;
; 1.439 ; PPU:inst9|row[4]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.729      ;
; 1.443 ; PPU:inst9|col[2]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.732      ;
; 1.487 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.078      ; 1.777      ;
; 1.498 ; PPU:inst9|col[9]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.787      ;
; 1.498 ; PPU:inst9|col[9]            ; PPU:inst9|col[0]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.787      ;
; 1.498 ; PPU:inst9|col[9]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.787      ;
; 1.498 ; PPU:inst9|col[9]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.077      ; 1.787      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PPU:inst9|clk_out'                                                                                                                                            ;
+-------+-----------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.486 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[6]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 0.778      ;
; 0.487 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[3]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 0.778      ;
; 0.521 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 0.812      ;
; 0.544 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 0.835      ;
; 0.545 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 0.836      ;
; 0.627 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[0]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 0.919      ;
; 0.682 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[5]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.083      ; 0.977      ;
; 0.707 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[2]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 0.999      ;
; 0.708 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[8]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.000      ;
; 0.709 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[2]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.000      ;
; 0.743 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[1]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.034      ;
; 0.800 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.091      ;
; 0.800 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.091      ;
; 0.802 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.093      ;
; 0.802 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.093      ;
; 0.803 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.094      ;
; 0.803 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.094      ;
; 0.804 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.095      ;
; 0.805 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.096      ;
; 0.807 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.098      ;
; 0.807 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.098      ;
; 0.809 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.100      ;
; 0.816 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[7]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.108      ;
; 0.858 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[4]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.150      ;
; 1.003 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[6]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.295      ;
; 1.010 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[4]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.075      ; 1.297      ;
; 1.012 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[0]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.303      ;
; 1.030 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[7]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.083      ; 1.325      ;
; 1.044 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[5]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.336      ;
; 1.057 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.349      ;
; 1.089 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[5]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.081      ; 1.382      ;
; 1.095 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.086      ; 1.393      ;
; 1.097 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.086      ; 1.395      ;
; 1.100 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.087      ; 1.399      ;
; 1.102 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.087      ; 1.401      ;
; 1.106 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.083      ; 1.401      ;
; 1.112 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.083      ; 1.407      ;
; 1.121 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.083      ; 1.416      ;
; 1.123 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.083      ; 1.418      ;
; 1.255 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[6]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.086      ; 1.553      ;
; 1.259 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[1]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[7]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.081      ; 1.553      ;
; 1.273 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.563      ;
; 1.276 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.566      ;
; 1.297 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.075      ; 1.584      ;
; 1.313 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[4]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.081      ; 1.606      ;
; 1.324 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[3]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.081      ; 1.617      ;
; 1.325 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.617      ;
; 1.325 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.617      ;
; 1.348 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[0]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.083      ; 1.643      ;
; 1.368 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.087      ; 1.667      ;
; 1.373 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.087      ; 1.672      ;
; 1.374 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.087      ; 1.673      ;
; 1.379 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.086      ; 1.677      ;
; 1.383 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.086      ; 1.681      ;
; 1.385 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.086      ; 1.683      ;
; 1.390 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.083      ; 1.685      ;
; 1.392 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.083      ; 1.687      ;
; 1.396 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.083      ; 1.691      ;
; 1.435 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.083      ; 1.730      ;
; 1.470 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.760      ;
; 1.470 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.760      ;
; 1.470 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.760      ;
; 1.470 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.760      ;
; 1.470 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.760      ;
; 1.501 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.793      ;
; 1.501 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.793      ;
; 1.502 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.792      ;
; 1.502 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.792      ;
; 1.502 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.792      ;
; 1.502 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.792      ;
; 1.502 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.792      ;
; 1.503 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.793      ;
; 1.504 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.796      ;
; 1.504 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.794      ;
; 1.506 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.796      ;
; 1.515 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.806      ;
; 1.515 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.806      ;
; 1.515 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.806      ;
; 1.515 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.806      ;
; 1.515 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.806      ;
; 1.524 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.816      ;
; 1.529 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.821      ;
; 1.535 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.826      ;
; 1.544 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.835      ;
; 1.587 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.878      ;
; 1.615 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.906      ;
; 1.617 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.907      ;
; 1.636 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.926      ;
; 1.637 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.928      ;
; 1.650 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.938      ;
; 1.653 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.941      ;
; 1.654 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.942      ;
; 1.662 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.950      ;
; 1.665 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.953      ;
; 1.667 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.955      ;
; 1.671 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.959      ;
; 1.673 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.961      ;
; 1.689 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.981      ;
; 1.751 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 2.043      ;
+-------+-----------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                              ;
+-------+--------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.621 ; DVI_OUT:inst1|rSH_GRN[5] ; DVI_OUT:inst1|rSH_GRN[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.934      ;
; 0.622 ; DVI_OUT:inst1|rSH_GRN[3] ; DVI_OUT:inst1|rSH_GRN[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.935      ;
; 0.623 ; DVI_OUT:inst1|rSH_GRN[8] ; DVI_OUT:inst1|rSH_GRN[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.936      ;
; 0.644 ; DVI_OUT:inst1|rSH_GRN[2] ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.935      ;
; 0.645 ; DVI_OUT:inst1|rSH_RED[8] ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.936      ;
; 0.709 ; DVI_OUT:inst1|rSH_CLK[7] ; DVI_OUT:inst1|rSH_CLK[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.000      ;
; 0.710 ; DVI_OUT:inst1|rSH_CLK[2] ; DVI_OUT:inst1|rSH_CLK[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.001      ;
; 0.721 ; DVI_OUT:inst1|rSH_RED[7] ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.032      ;
; 0.722 ; DVI_OUT:inst1|rSH_RED[5] ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.033      ;
; 0.722 ; DVI_OUT:inst1|rSH_BLU[5] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.034      ;
; 0.722 ; DVI_OUT:inst1|rSH_BLU[8] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.033      ;
; 0.723 ; DVI_OUT:inst1|rSH_RED[3] ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.034      ;
; 0.723 ; DVI_OUT:inst1|rSH_BLU[2] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.034      ;
; 0.723 ; DVI_OUT:inst1|rSH_BLU[6] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.034      ;
; 0.723 ; DVI_OUT:inst1|rSH_BLU[7] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.035      ;
; 0.723 ; DVI_OUT:inst1|rSH_BLU[3] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.035      ;
; 0.724 ; DVI_OUT:inst1|rSH_BLU[4] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.035      ;
; 0.724 ; DVI_OUT:inst1|rSH_RED[2] ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.035      ;
; 0.724 ; DVI_OUT:inst1|rSH_RED[4] ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.035      ;
; 0.725 ; DVI_OUT:inst1|rSH_RED[9] ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.036      ;
; 0.740 ; DVI_OUT:inst1|rSH_GRN[7] ; DVI_OUT:inst1|rSH_GRN[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.053      ;
; 0.740 ; DVI_OUT:inst1|rSH_GRN[6] ; DVI_OUT:inst1|rSH_GRN[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.053      ;
; 0.742 ; DVI_OUT:inst1|rSH_GRN[9] ; DVI_OUT:inst1|rSH_GRN[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; DVI_OUT:inst1|rSH_BLU[9] ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.054      ;
; 0.794 ; DVI_OUT:inst1|rSH_CLK[6] ; DVI_OUT:inst1|rSH_CLK[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.085      ;
; 0.924 ; DVI_OUT:inst1|rSH_RED[6] ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.564      ; 1.700      ;
; 0.949 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_CLK[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.240      ;
; 1.137 ; DVI_OUT:inst1|rSH_CLK[4] ; DVI_OUT:inst1|rSH_CLK[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.428      ;
; 1.145 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_CLK[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.437      ;
; 1.233 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_CLK[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.526      ;
; 1.346 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.125      ;
; 1.348 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.127      ;
; 1.350 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.129      ;
; 1.353 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.132      ;
; 1.370 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.149      ;
; 1.470 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_CLK[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.761      ;
; 1.498 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.569      ; 2.279      ;
; 1.500 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.569      ; 2.281      ;
; 1.502 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.569      ; 2.283      ;
; 1.505 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.569      ; 2.286      ;
; 1.522 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.569      ; 2.303      ;
; 1.646 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 2.462      ;
; 1.649 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 2.465      ;
; 1.650 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 2.466      ;
; 1.668 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 2.484      ;
; 1.712 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.491      ;
; 1.714 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.493      ;
; 1.716 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.495      ;
; 1.716 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.495      ;
; 1.716 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.495      ;
; 1.719 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.498      ;
; 1.719 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.498      ;
; 1.722 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.501      ;
; 1.724 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.503      ;
; 1.725 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.016      ;
; 1.726 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.505      ;
; 1.728 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.507      ;
; 1.728 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.019      ;
; 1.730 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.021      ;
; 1.731 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.510      ;
; 1.733 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.512      ;
; 1.734 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.513      ;
; 1.734 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.025      ;
; 1.748 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.567      ; 2.527      ;
; 1.756 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.564      ; 2.532      ;
; 1.759 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 2.575      ;
; 1.759 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.564      ; 2.535      ;
; 1.761 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.564      ; 2.537      ;
; 1.765 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.564      ; 2.541      ;
; 1.766 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.564      ; 2.542      ;
; 1.768 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.564      ; 2.544      ;
; 1.781 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.564      ; 2.557      ;
; 1.798 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 2.616      ;
; 1.801 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 2.619      ;
; 1.802 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 2.620      ;
; 1.802 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_CLK[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.091      ;
; 1.820 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 2.638      ;
; 1.839 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_CLK[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.130      ;
; 1.872 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.564      ; 2.648      ;
; 1.877 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.170      ;
; 1.880 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.173      ;
; 1.882 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.175      ;
; 1.886 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.179      ;
; 1.908 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.686      ;
; 1.911 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 2.729      ;
; 1.911 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.689      ;
; 1.913 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.691      ;
; 1.917 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.695      ;
; 1.918 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.696      ;
; 1.920 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.698      ;
; 1.933 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.711      ;
; 1.939 ; DVI_OUT:inst1|rSH_GRN[4] ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.424     ; 1.727      ;
; 2.012 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 2.828      ;
; 2.015 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 2.831      ;
; 2.016 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 2.832      ;
; 2.024 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.802      ;
; 2.024 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 2.840      ;
; 2.025 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 2.841      ;
; 2.027 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 2.843      ;
; 2.027 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 2.843      ;
+-------+--------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 33.125 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 40.000       ; -1.078     ; 5.798      ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 5.852 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; -0.738     ; 5.346      ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 43.855 ns




+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                    ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                              ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------+
; 25.59 MHz  ; 25.59 MHz       ; PPU:inst9|VGA_CLK                                 ;                                                   ;
; 27.98 MHz  ; 27.98 MHz       ; CLKDIV:inst4|CLK_OUT~reg0                         ;                                                   ;
; 87.33 MHz  ; 87.33 MHz       ; PPU:inst9|clk_out                                 ;                                                   ;
; 252.59 MHz ; 223.16 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum port rate restriction (tmin) ;
; 388.35 MHz ; 238.04 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; PPU:inst9|VGA_CLK                                 ; -24.051 ; -438.985      ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -11.901 ; -1497.814     ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; -5.225  ; -39.963       ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; -3.589  ; -95.917       ;
; PPU:inst9|clk_out                                 ; 28.549  ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -0.182 ; -0.335        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 0.385  ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 0.404  ; 0.000         ;
; PPU:inst9|clk_out                                 ; 0.450  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.581  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 33.464 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 5.290 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 3.518  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 9.604  ; 0.000         ;
; CLOCK                                             ; 10.264 ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 19.528 ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 19.532 ; 0.000         ;
; PPU:inst9|clk_out                                 ; 19.631 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PPU:inst9|VGA_CLK'                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                    ; To Node                     ; Launch Clock                                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; -24.051 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.022      ; 26.996     ;
; -24.025 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.022      ; 26.970     ;
; -23.950 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.022      ; 26.895     ;
; -23.891 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.017      ; 26.831     ;
; -23.872 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.019      ; 26.814     ;
; -23.865 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.017      ; 26.805     ;
; -23.824 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.009      ; 26.756     ;
; -23.790 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.017      ; 26.730     ;
; -23.765 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.009      ; 26.697     ;
; -23.744 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.009      ; 26.676     ;
; -23.741 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.009      ; 26.673     ;
; -23.712 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.014      ; 26.649     ;
; -23.664 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.004      ; 26.591     ;
; -23.605 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.004      ; 26.532     ;
; -23.584 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.004      ; 26.511     ;
; -23.581 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.004      ; 26.508     ;
; -23.580 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.019      ; 26.522     ;
; -23.565 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.019      ; 26.507     ;
; -23.535 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.009      ; 26.467     ;
; -23.496 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.008      ; 26.427     ;
; -23.454 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.008      ; 26.385     ;
; -23.425 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.008      ; 26.356     ;
; -23.420 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.014      ; 26.357     ;
; -23.405 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.014      ; 26.342     ;
; -23.404 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.009      ; 26.336     ;
; -23.396 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.009      ; 26.328     ;
; -23.375 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.004      ; 26.302     ;
; -23.354 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.008      ; 26.285     ;
; -23.336 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.003      ; 26.262     ;
; -23.294 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.003      ; 26.220     ;
; -23.265 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.003      ; 26.191     ;
; -23.244 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.004      ; 26.171     ;
; -23.236 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.004      ; 26.163     ;
; -23.194 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.003      ; 26.120     ;
; -23.138 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.019      ; 26.080     ;
; -22.978 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.014      ; 25.915     ;
; -16.768 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.004      ; 19.695     ;
; -16.742 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.004      ; 19.669     ;
; -16.667 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.004      ; 19.594     ;
; -16.589 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.001      ; 19.513     ;
; -16.541 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.991      ; 19.455     ;
; -16.482 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.991      ; 19.396     ;
; -16.461 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.991      ; 19.375     ;
; -16.458 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.991      ; 19.372     ;
; -16.297 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.001      ; 19.221     ;
; -16.282 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.001      ; 19.206     ;
; -16.252 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.991      ; 19.166     ;
; -16.231 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.990      ; 19.144     ;
; -16.213 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.990      ; 19.126     ;
; -16.181 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.991      ; 19.095     ;
; -16.142 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.990      ; 19.055     ;
; -16.113 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.991      ; 19.027     ;
; -16.071 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.990      ; 18.984     ;
; -15.915 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.001      ; 18.839     ;
; -13.666 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.022      ; 16.611     ;
; -13.506 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.017      ; 16.446     ;
; -10.536 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.945      ; 13.404     ;
; -10.510 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.945      ; 13.378     ;
; -10.435 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.945      ; 13.303     ;
; -10.357 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.942      ; 13.222     ;
; -10.309 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.932      ; 13.164     ;
; -10.250 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.932      ; 13.105     ;
; -10.229 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.932      ; 13.084     ;
; -10.226 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.932      ; 13.081     ;
; -10.162 ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.889      ; 12.974     ;
; -10.113 ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 12.965     ;
; -10.087 ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 12.939     ;
; -10.065 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.942      ; 12.930     ;
; -10.062 ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.889      ; 12.874     ;
; -10.050 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.942      ; 12.915     ;
; -10.020 ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.932      ; 12.875     ;
; -10.018 ; PPU:inst9|PALETTE_ROM~118                                                                    ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.876      ; 12.817     ;
; -10.012 ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.929      ; 12.864     ;
; -10.012 ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.888      ; 12.823     ;
; -10.002 ; PPU:inst9|PALETTE_ROM~58                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.934      ; 12.859     ;
; -9.981  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 12.835     ;
; -9.978  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.899      ; 12.800     ;
; -9.976  ; PPU:inst9|PALETTE_ROM~58                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.934      ; 12.833     ;
; -9.966  ; PPU:inst9|PALETTE_ROM~190                                                                    ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.867      ; 12.756     ;
; -9.962  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.889      ; 12.774     ;
; -9.943  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.889      ; 12.755     ;
; -9.934  ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.926      ; 12.783     ;
; -9.910  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 12.764     ;
; -9.901  ; PPU:inst9|PALETTE_ROM~58                                                                     ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.934      ; 12.758     ;
; -9.889  ; PPU:inst9|PALETTE_ROM~234                                                                    ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.851      ; 12.663     ;
; -9.886  ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.916      ; 12.725     ;
; -9.881  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.932      ; 12.736     ;
; -9.863  ; PPU:inst9|PALETTE_ROM~234                                                                    ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.851      ; 12.637     ;
; -9.849  ; PPU:inst9|PALETTE_ROM~118                                                                    ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.889      ; 12.661     ;
; -9.839  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 12.693     ;
; -9.830  ; PPU:inst9|PALETTE_ROM~118                                                                    ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.886      ; 12.639     ;
; -9.827  ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.916      ; 12.666     ;
; -9.824  ; PPU:inst9|PALETTE_ROM~183                                                                    ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 3.359      ; 13.106     ;
; -9.823  ; PPU:inst9|PALETTE_ROM~58                                                                     ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 12.677     ;
; -9.816  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.931      ; 12.670     ;
; -9.806  ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.916      ; 12.645     ;
; -9.803  ; PPU:inst9|PALETTE_ROM~42                                                                     ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.916      ; 12.642     ;
; -9.803  ; PPU:inst9|PALETTE_ROM~223                                                                    ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.862      ; 12.588     ;
; -9.797  ; PPU:inst9|PALETTE_ROM~190                                                                    ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.880      ; 12.600     ;
; -9.788  ; PPU:inst9|PALETTE_ROM~234                                                                    ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.851      ; 12.562     ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+---------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                                                                                            ; Launch Clock              ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; -11.901 ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.593     ; 8.298      ;
; -11.678 ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 8.059      ;
; -11.620 ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.593     ; 8.017      ;
; -11.612 ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 8.014      ;
; -11.513 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 7.894      ;
; -11.499 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 7.880      ;
; -11.439 ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 7.825      ;
; -11.424 ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.613     ; 7.801      ;
; -11.339 ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 7.720      ;
; -11.337 ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.593     ; 7.734      ;
; -11.331 ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 7.733      ;
; -11.325 ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.593     ; 7.722      ;
; -11.269 ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.593     ; 7.666      ;
; -11.260 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 7.646      ;
; -11.260 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 7.646      ;
; -11.210 ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.593     ; 7.607      ;
; -11.171 ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.608     ; 7.553      ;
; -11.157 ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.593     ; 7.554      ;
; -11.141 ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.613     ; 7.518      ;
; -11.117 ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.593     ; 7.514      ;
; -11.105 ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.613     ; 7.482      ;
; -11.086 ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 7.472      ;
; -11.048 ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 7.450      ;
; -11.036 ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 7.438      ;
; -11.017 ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.613     ; 7.394      ;
; -10.980 ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 7.382      ;
; -10.921 ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 7.323      ;
; -10.911 ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 7.292      ;
; -10.905 ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 7.286      ;
; -10.902 ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.608     ; 7.284      ;
; -10.868 ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 7.270      ;
; -10.866 ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.608     ; 7.248      ;
; -10.838 ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 7.219      ;
; -10.835 ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.609     ; 7.216      ;
; -10.828 ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.588     ; 7.230      ;
; -10.790 ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.613     ; 7.167      ;
; -10.778 ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.608     ; 7.160      ;
; -10.764 ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.613     ; 7.141      ;
; -10.615 ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 7.001      ;
; -10.599 ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 6.985      ;
; -10.596 ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 6.982      ;
; -10.551 ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.608     ; 6.933      ;
; -10.525 ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.608     ; 6.907      ;
; -10.524 ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.604     ; 6.910      ;
; -10.503 ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.613     ; 6.880      ;
; -10.431 ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.613     ; 6.808      ;
; -10.236 ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.591     ; 6.635      ;
; -10.137 ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.608     ; 6.519      ;
; -10.057 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.591     ; 6.456      ;
; -10.057 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.591     ; 6.456      ;
; -10.051 ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.608     ; 6.433      ;
; -9.968  ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.595     ; 6.363      ;
; -9.883  ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.591     ; 6.282      ;
; -9.699  ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.595     ; 6.094      ;
; -9.663  ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.595     ; 6.058      ;
; -9.575  ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.595     ; 5.970      ;
; -9.412  ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.591     ; 5.811      ;
; -9.396  ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.591     ; 5.795      ;
; -9.393  ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.591     ; 5.792      ;
; -9.348  ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.595     ; 5.743      ;
; -9.322  ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.595     ; 5.717      ;
; -9.321  ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.591     ; 5.720      ;
; -9.102  ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.575     ; 5.517      ;
; -8.981  ; MemoryController:inst8|XSCL[1]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.560     ; 6.411      ;
; -8.934  ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.595     ; 5.329      ;
; -8.895  ; MemoryController:inst8|XSCL[0]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.560     ; 6.325      ;
; -8.856  ; MemoryController:inst8|XSCL[3]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.560     ; 6.286      ;
; -8.848  ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.595     ; 5.243      ;
; -8.821  ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.575     ; 5.236      ;
; -8.769  ; MemoryController:inst8|XSCL[2]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.560     ; 6.199      ;
; -8.736  ; MemoryController:inst8|XSCL[5]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.560     ; 6.166      ;
; -8.692  ; MemoryController:inst8|XSCL[1]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.555     ; 6.127      ;
; -8.651  ; MemoryController:inst8|XSCL[4]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.560     ; 6.081      ;
; -8.610  ; MemoryController:inst8|XSCL[7]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.560     ; 6.040      ;
; -8.606  ; MemoryController:inst8|XSCL[0]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.555     ; 6.041      ;
; -8.567  ; MemoryController:inst8|XSCL[3]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.555     ; 6.002      ;
; -8.538  ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.575     ; 4.953      ;
; -8.526  ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.575     ; 4.941      ;
; -8.520  ; MemoryController:inst8|XSCL[6]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.560     ; 5.950      ;
; -8.480  ; MemoryController:inst8|XSCL[2]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.555     ; 5.915      ;
; -8.470  ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.575     ; 4.885      ;
; -8.447  ; MemoryController:inst8|XSCL[5]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.555     ; 5.882      ;
; -8.411  ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.575     ; 4.826      ;
; -8.367  ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.929     ; 5.391      ;
; -8.367  ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.929     ; 5.391      ;
; -8.362  ; MemoryController:inst8|XSCL[4]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.555     ; 5.797      ;
; -8.358  ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.575     ; 4.773      ;
; -8.321  ; MemoryController:inst8|XSCL[7]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.555     ; 5.756      ;
; -8.318  ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.575     ; 4.733      ;
; -8.299  ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.930     ; 5.322      ;
; -8.299  ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.930     ; 5.322      ;
; -8.231  ; MemoryController:inst8|XSCL[6]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.555     ; 5.666      ;
; -8.119  ; MemoryController:inst8|PPU_CTRL[6][4] ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.922     ; 5.150      ;
; -8.119  ; MemoryController:inst8|PPU_CTRL[6][4] ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.922     ; 5.150      ;
; -8.051  ; MemoryController:inst8|PPU_CTRL[6][4] ; PPU:inst9|PALETTE_ROM~47                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.476     ; 5.528      ;
; -8.030  ; MemoryController:inst8|PPU_CTRL[6][1] ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.922     ; 5.061      ;
; -8.030  ; MemoryController:inst8|PPU_CTRL[6][1] ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.922     ; 5.061      ;
; -7.914  ; MemoryController:inst8|PPU_CTRL[6][0] ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.922     ; 4.945      ;
; -7.914  ; MemoryController:inst8|PPU_CTRL[6][0] ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.922     ; 4.945      ;
; -7.884  ; MemoryController:inst8|UADDR[1]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.930     ; 4.907      ;
+---------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                        ; Launch Clock                                      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+
; -5.225 ; PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_9lv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[2] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.024      ; 7.172      ;
; -5.117 ; PPU:inst9|altsyncram:Mux1_rtl_0|altsyncram_dlv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.009      ; 7.049      ;
; -5.078 ; PPU:inst9|altsyncram:Mux0_rtl_0|altsyncram_elv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[7] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.022      ; 7.023      ;
; -5.029 ; PPU:inst9|altsyncram:Mux2_rtl_0|altsyncram_clv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[5] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.001      ; 6.953      ;
; -4.960 ; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_alv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[3] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.013      ; 6.896      ;
; -4.927 ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_7lv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.028      ; 6.878      ;
; -4.883 ; PPU:inst9|altsyncram:Mux3_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[4] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.022      ; 6.828      ;
; -4.744 ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_8lv:auto_generated|ram_block1a0~porta_address_reg0                  ; MemoryController:inst8|PPU_READ_BACK_BUFFER[1] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 2.026      ; 6.693      ;
; 2.130  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.284     ; 17.588     ;
; 2.149  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a29~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.272     ; 17.581     ;
; 2.166  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.284     ; 17.552     ;
; 2.173  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a16~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.280     ; 17.549     ;
; 2.280  ; MemoryController:inst8|PPU_CTRL[0][0]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.072      ; 17.794     ;
; 2.289  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.056      ; 17.769     ;
; 2.335  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.056      ; 17.723     ;
; 2.346  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.286     ; 17.370     ;
; 2.435  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.273     ; 17.294     ;
; 2.458  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a3~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.276     ; 17.268     ;
; 2.468  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.057      ; 17.591     ;
; 2.491  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.268     ; 17.243     ;
; 2.496  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a23~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.279     ; 17.227     ;
; 2.531  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a4~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.287     ; 17.184     ;
; 2.535  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a22~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.282     ; 17.185     ;
; 2.536  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a2~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.268     ; 17.198     ;
; 2.539  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a27~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.271     ; 17.192     ;
; 2.545  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.284     ; 17.173     ;
; 2.555  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a9~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.282     ; 17.165     ;
; 2.565  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a6~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.266     ; 17.171     ;
; 2.600  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a10~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.263     ; 17.139     ;
; 2.629  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.283     ; 17.090     ;
; 2.694  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a13~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.279     ; 17.029     ;
; 2.704  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a7~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.271     ; 17.027     ;
; 2.726  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.161      ; 17.437     ;
; 2.730  ; MemoryController:inst8|PPU_CTRL[6][0]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.063      ; 17.335     ;
; 2.733  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a16~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.165      ; 17.434     ;
; 2.738  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a25~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.271     ; 16.993     ;
; 2.747  ; MemoryController:inst8|PPU_CTRL[3][0]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.058      ; 17.313     ;
; 2.840  ; MemoryController:inst8|PPU_CTRL[0][0]                                                                          ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.517      ; 17.679     ;
; 2.849  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.501      ; 17.654     ;
; 2.854  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a28~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.270     ; 16.878     ;
; 2.871  ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.056      ; 17.187     ;
; 2.892  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a23~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.278     ; 16.832     ;
; 2.895  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.501      ; 17.608     ;
; 3.015  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.172      ; 17.159     ;
; 3.028  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.502      ; 17.476     ;
; 3.038  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a3~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.169      ; 17.133     ;
; 3.051  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.177      ; 17.128     ;
; 3.068  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a23~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.166      ; 17.100     ;
; 3.100  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a7~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.270     ; 16.632     ;
; 3.107  ; MemoryController:inst8|readAddr[11]                                                                            ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.060      ; 16.955     ;
; 3.111  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a8~portb_address_reg0     ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.274     ; 16.617     ;
; 3.114  ; MemoryController:inst8|readAddr[10]                                                                            ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.060      ; 16.948     ;
; 3.115  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a9~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.163      ; 17.050     ;
; 3.119  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a27~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.174      ; 17.057     ;
; 3.120  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a24~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.273     ; 16.609     ;
; 3.126  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.285     ; 16.591     ;
; 3.163  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a22~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.281     ; 16.558     ;
; 3.170  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a15~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.266     ; 16.566     ;
; 3.182  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a26~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.297     ; 16.523     ;
; 3.185  ; MemoryController:inst8|OTHER_CTRL[20][3]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.353     ; 16.464     ;
; 3.189  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.162      ; 16.975     ;
; 3.193  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a6~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.265     ; 16.544     ;
; 3.207  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a18~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.281     ; 16.514     ;
; 3.213  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a12~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.273     ; 16.516     ;
; 3.216  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.161      ; 16.947     ;
; 3.230  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.283     ; 16.489     ;
; 3.234  ; MemoryController:inst8|OTHER_CTRL[20][0]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.353     ; 16.415     ;
; 3.235  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a29~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.173      ; 16.940     ;
; 3.237  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a16~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.279     ; 16.486     ;
; 3.275  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a30~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.268     ; 16.459     ;
; 3.276  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a7~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.174      ; 16.900     ;
; 3.287  ; MemoryController:inst8|readAddr[6]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.060      ; 16.775     ;
; 3.290  ; MemoryController:inst8|PPU_CTRL[6][0]                                                                          ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.508      ; 17.220     ;
; 3.293  ; MemoryController:inst8|readAddr[8]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.060      ; 16.769     ;
; 3.298  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a25~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.174      ; 16.878     ;
; 3.301  ; MemoryController:inst8|OTHER_CTRL[24][1]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.042      ; 16.743     ;
; 3.306  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.268     ; 16.428     ;
; 3.307  ; MemoryController:inst8|PPU_CTRL[3][0]                                                                          ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.503      ; 17.198     ;
; 3.307  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a22~portb_address_reg0    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.163      ; 16.858     ;
; 3.337  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a6~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.179      ; 16.844     ;
; 3.344  ; MemoryController:inst8|PPU_CTRL[0][0]                                                                          ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 16.731     ;
; 3.353  ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.057      ; 16.706     ;
; 3.399  ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.057      ; 16.660     ;
; 3.410  ; MemoryController:inst8|readAddr[12]                                                                            ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.060      ; 16.652     ;
; 3.423  ; MemoryController:inst8|OTHER_CTRL[24][3]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.056      ; 16.635     ;
; 3.431  ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.501      ; 17.072     ;
; 3.432  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.159      ; 16.729     ;
; 3.456  ; MemoryController:inst8|readAddr[9]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.060      ; 16.606     ;
; 3.462  ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.278     ; 16.262     ;
; 3.468  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a31~portb_address_reg0    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.275     ; 16.259     ;
; 3.479  ; MemoryController:inst8|PPU_CTRL[1][4]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.065      ; 16.588     ;
; 3.499  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.272     ; 16.231     ;
; 3.522  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a3~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.275     ; 16.205     ;
; 3.529  ; MemoryController:inst8|PPU_CTRL[0][7]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.063      ; 16.536     ;
; 3.531  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a2~portb_address_reg0     ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.177      ; 16.648     ;
; 3.532  ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.058      ; 16.528     ;
; 3.555  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.267     ; 16.180     ;
; 3.566  ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a15~portb_address_reg0    ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.265     ; 16.171     ;
; 3.572  ; MemoryController:inst8|PPU_CTRL[6][4]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.063      ; 16.493     ;
; 3.587  ; MemoryController:inst8|readAddr[7]                                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.060      ; 16.475     ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                            ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.589 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; DVI_OUT:inst1|rSH_RED[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.746     ; 0.796      ;
; -3.588 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.746     ; 0.795      ;
; -3.588 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.746     ; 0.795      ;
; -3.587 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; DVI_OUT:inst1|rSH_RED[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.746     ; 0.794      ;
; -3.283 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.269     ; 0.967      ;
; -3.153 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; DVI_OUT:inst1|rSH_RED[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.307     ; 0.799      ;
; -3.151 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; DVI_OUT:inst1|rSH_RED[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.307     ; 0.797      ;
; -3.151 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.307     ; 0.797      ;
; -3.150 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; DVI_OUT:inst1|rSH_RED[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.307     ; 0.796      ;
; -3.150 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.307     ; 0.796      ;
; -3.150 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; DVI_OUT:inst1|rSH_RED[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.307     ; 0.796      ;
; -3.150 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.307     ; 0.796      ;
; -3.149 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; DVI_OUT:inst1|rSH_RED[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.307     ; 0.795      ;
; -3.149 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.305     ; 0.797      ;
; -3.148 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.305     ; 0.796      ;
; -3.148 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.305     ; 0.796      ;
; -3.147 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.305     ; 0.795      ;
; -3.146 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; DVI_OUT:inst1|rSH_BLU[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.305     ; 0.794      ;
; -3.114 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.269     ; 0.798      ;
; -3.113 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.269     ; 0.797      ;
; -3.113 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.269     ; 0.797      ;
; -3.113 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.269     ; 0.797      ;
; -3.112 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.269     ; 0.796      ;
; -3.111 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.269     ; 0.795      ;
; -3.111 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.269     ; 0.795      ;
; -3.111 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.269     ; 0.795      ;
; -3.111 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.269     ; 0.795      ;
; -3.111 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.269     ; 0.795      ;
; -3.110 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.269     ; 0.794      ;
; -3.110 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.269     ; 0.794      ;
; 4.040  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.105     ; 3.730      ;
; 4.302  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 4.105      ;
; 4.303  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 4.104      ;
; 4.306  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 4.101      ;
; 4.308  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 4.099      ;
; 4.310  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 4.097      ;
; 4.314  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 4.093      ;
; 4.390  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 4.017      ;
; 4.395  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 4.012      ;
; 4.437  ; DVI_OUT:inst1|rSH_BLU[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.557     ; 2.472      ;
; 4.489  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.918      ;
; 4.490  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.917      ;
; 4.493  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.914      ;
; 4.495  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.912      ;
; 4.497  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.910      ;
; 4.501  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.906      ;
; 4.526  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.365      ; 3.840      ;
; 4.577  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.830      ;
; 4.582  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.825      ;
; 4.592  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.815      ;
; 4.593  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.814      ;
; 4.596  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.811      ;
; 4.598  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.809      ;
; 4.600  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.807      ;
; 4.604  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.803      ;
; 4.619  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.788      ;
; 4.637  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.770      ;
; 4.638  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.769      ;
; 4.641  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.766      ;
; 4.643  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.764      ;
; 4.643  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.764      ;
; 4.644  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.763      ;
; 4.645  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.762      ;
; 4.647  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.760      ;
; 4.649  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.758      ;
; 4.649  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.758      ;
; 4.651  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.756      ;
; 4.655  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.752      ;
; 4.680  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.727      ;
; 4.685  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.722      ;
; 4.713  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.365      ; 3.653      ;
; 4.725  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.682      ;
; 4.730  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.677      ;
; 4.731  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.676      ;
; 4.734  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.365      ; 3.632      ;
; 4.735  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.365      ; 3.631      ;
; 4.736  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.671      ;
; 4.736  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.365      ; 3.630      ;
; 4.740  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.365      ; 3.626      ;
; 4.741  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.365      ; 3.625      ;
; 4.743  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.365      ; 3.623      ;
; 4.744  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.365      ; 3.622      ;
; 4.759  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.105     ; 2.602      ;
; 4.772  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.070     ; 3.159      ;
; 4.777  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.070     ; 3.154      ;
; 4.779  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.070     ; 3.152      ;
; 4.806  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.601      ;
; 4.813  ; DVI_OUT:inst1|rSH_RED[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.553     ; 2.509      ;
; 4.813  ; DVI_OUT:inst1|rSH_BLU[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.592     ; 2.470      ;
; 4.816  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.365      ; 3.550      ;
; 4.825  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.070     ; 3.106      ;
; 4.831  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.576      ;
; 4.832  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.575      ;
; 4.835  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.572      ;
; 4.837  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.570      ;
; 4.843  ; DVI_OUT:inst1|rSH_RED[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.553     ; 2.070      ;
; 4.861  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.365      ; 3.505      ;
; 4.867  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.365      ; 3.499      ;
; 4.909  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.406      ; 3.498      ;
; 4.921  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.365      ; 3.445      ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PPU:inst9|clk_out'                                                                                                                                                       ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 28.549 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 11.386     ;
; 28.603 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 11.332     ;
; 28.675 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 11.260     ;
; 28.737 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 11.198     ;
; 28.791 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 11.144     ;
; 28.798 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 11.137     ;
; 28.817 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 11.115     ;
; 28.863 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 11.072     ;
; 28.866 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.063     ;
; 28.871 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 11.061     ;
; 28.909 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.020     ;
; 28.920 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 11.009     ;
; 28.930 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.999     ;
; 28.943 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 10.989     ;
; 28.963 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.966     ;
; 28.984 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.945     ;
; 28.986 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 10.949     ;
; 28.992 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.937     ;
; 29.035 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.894     ;
; 29.056 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.873     ;
; 29.066 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 10.866     ;
; 29.080 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 10.855     ;
; 29.115 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.814     ;
; 29.134 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 10.801     ;
; 29.158 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.771     ;
; 29.179 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.750     ;
; 29.206 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 10.729     ;
; 29.244 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.685     ;
; 29.285 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 10.650     ;
; 29.298 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.631     ;
; 29.329 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 10.606     ;
; 29.345 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 10.590     ;
; 29.370 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.559     ;
; 29.399 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 10.536     ;
; 29.471 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 10.464     ;
; 29.473 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 10.462     ;
; 29.493 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.436     ;
; 29.553 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 10.379     ;
; 29.594 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 10.341     ;
; 29.602 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.327     ;
; 29.645 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.284     ;
; 29.666 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 10.263     ;
; 29.669 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 10.263     ;
; 29.723 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 10.209     ;
; 29.795 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 10.137     ;
; 29.816 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 10.119     ;
; 29.844 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 10.088     ;
; 29.898 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 10.034     ;
; 29.918 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 10.014     ;
; 29.970 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 9.962      ;
; 29.980 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.073     ; 9.949      ;
; 29.982 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 9.950      ;
; 30.036 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 9.896      ;
; 30.070 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.864      ;
; 30.081 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 9.854      ;
; 30.093 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 9.839      ;
; 30.108 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 9.824      ;
; 30.231 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 9.701      ;
; 30.248 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.686      ;
; 30.250 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.684      ;
; 30.253 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.681      ;
; 30.253 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.681      ;
; 30.254 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.680      ;
; 30.255 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.679      ;
; 30.257 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.677      ;
; 30.258 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.676      ;
; 30.338 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.071     ; 9.593      ;
; 30.345 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 9.593      ;
; 30.387 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.074     ; 9.541      ;
; 30.405 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 9.527      ;
; 30.430 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.074     ; 9.498      ;
; 30.436 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.498      ;
; 30.438 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.496      ;
; 30.441 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.493      ;
; 30.441 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.493      ;
; 30.442 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.492      ;
; 30.443 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.491      ;
; 30.445 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.489      ;
; 30.451 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.074     ; 9.477      ;
; 30.484 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -1.366     ; 8.152      ;
; 30.516 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.071     ; 9.415      ;
; 30.518 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.071     ; 9.413      ;
; 30.521 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.071     ; 9.410      ;
; 30.521 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.071     ; 9.410      ;
; 30.522 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.071     ; 9.409      ;
; 30.523 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.071     ; 9.408      ;
; 30.525 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.071     ; 9.406      ;
; 30.533 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 9.405      ;
; 30.565 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.074     ; 9.363      ;
; 30.567 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.074     ; 9.361      ;
; 30.570 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.074     ; 9.358      ;
; 30.570 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.074     ; 9.358      ;
; 30.571 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.074     ; 9.357      ;
; 30.572 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.074     ; 9.356      ;
; 30.574 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.074     ; 9.354      ;
; 30.580 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 9.352      ;
; 30.601 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.068     ; 9.333      ;
; 30.608 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.074     ; 9.320      ;
; 30.610 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.074     ; 9.318      ;
; 30.610 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -1.366     ; 8.026      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.182 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.669      ;
; -0.158 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.693      ;
; -0.153 ; PPU:inst9|VGA_CLK         ; PPU:inst9|VGA_CLK                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 0.684      ;
; -0.132 ; PPU:inst9|VGA_CLK         ; PPU:inst9|VGA_CLK                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 0.705      ;
; 0.591  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.660      ; 1.821      ;
; 0.646  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.912      ;
; 0.647  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.718  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[0]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.741  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.007      ;
; 0.795  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.660      ; 2.025      ;
; 0.865  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.655      ; 2.090      ;
; 0.869  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.135      ;
; 0.870  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.673      ; 2.113      ;
; 0.873  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.139      ;
; 0.875  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.141      ;
; 0.931  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_9lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.647      ; 2.148      ;
; 0.999  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.265      ;
; 1.003  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.269      ;
; 1.005  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.271      ;
; 1.022  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.288      ;
; 1.034  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.078  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_9lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.647      ; 2.295      ;
; 1.106  ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.374      ;
; 1.120  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.655      ; 2.345      ;
; 1.121  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.673      ; 2.364      ;
; 1.130  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.396      ;
; 1.134  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.400      ;
; 1.136  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.402      ;
; 1.136  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.402      ;
; 1.140  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.406      ;
; 1.142  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.408      ;
; 1.144  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.410      ;
; 1.153  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.419      ;
; 1.177  ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.445      ;
; 1.370  ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.638      ;
; 1.398  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_7lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.643      ; 2.611      ;
; 1.412  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_8lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.645      ; 2.627      ;
; 1.421  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux3_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.649      ; 2.640      ;
; 1.438  ; PPU:inst9|VGA_CLK         ; PPU:inst9|clk_out                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 2.302      ;
; 1.444  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_alv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.658      ; 2.672      ;
; 1.444  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux0_rtl_0|altsyncram_elv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.649      ; 2.663      ;
; 1.446  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux1_rtl_0|altsyncram_dlv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.662      ; 2.678      ;
; 1.510  ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.778      ;
; 1.525  ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.793      ;
; 1.557  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~234                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 2.918      ;
; 1.557  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~232                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 2.918      ;
; 1.557  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~235                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 2.918      ;
; 1.557  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~230                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 2.918      ;
; 1.557  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~231                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 2.918      ;
; 1.579  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_7lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.643      ; 2.792      ;
; 1.593  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_8lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.645      ; 2.808      ;
; 1.603  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux3_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.649      ; 2.822      ;
; 1.621  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_alv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.658      ; 2.849      ;
; 1.622  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux0_rtl_0|altsyncram_elv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.649      ; 2.841      ;
; 1.623  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux1_rtl_0|altsyncram_dlv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.662      ; 2.855      ;
; 1.632  ; PPU:inst9|VGA_CLK         ; PPU:inst9|clk_out                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 2.496      ;
; 1.666  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~234                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 3.027      ;
; 1.666  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~231                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 3.027      ;
; 1.666  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~232                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 3.027      ;
; 1.666  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~235                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 3.027      ;
; 1.666  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~230                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 3.027      ;
; 1.684  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~54                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.962      ;
; 1.684  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~56                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.962      ;
; 1.684  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~59                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.962      ;
; 1.684  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~57                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.962      ;
; 1.684  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~58                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.962      ;
; 1.744  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.660      ; 2.974      ;
; 1.803  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_we_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.673      ; 3.046      ;
; 1.804  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~202                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.813      ; 3.152      ;
; 1.804  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~200                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.813      ; 3.152      ;
; 1.804  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~203                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.813      ; 3.152      ;
; 1.804  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~198                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.813      ; 3.152      ;
; 1.804  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~201                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.813      ; 3.152      ;
; 1.804  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~199                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.813      ; 3.152      ;
; 1.817  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.655      ; 3.042      ;
; 1.847  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~54                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 3.125      ;
; 1.847  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~56                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 3.125      ;
; 1.847  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~59                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 3.125      ;
; 1.847  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~57                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 3.125      ;
; 1.847  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~58                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 3.125      ;
; 1.863  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~250                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.782      ; 3.180      ;
; 1.863  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~251                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.782      ; 3.180      ;
; 1.863  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~55                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.814      ; 3.212      ;
; 1.863  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~248                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.782      ; 3.180      ;
; 1.863  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~247                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.782      ; 3.180      ;
; 1.865  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~170                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.778      ; 3.178      ;
; 1.865  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~168                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.778      ; 3.178      ;
; 1.865  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~171                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.778      ; 3.178      ;
; 1.865  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~166                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.778      ; 3.178      ;
; 1.865  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~169                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.778      ; 3.178      ;
; 1.865  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~167                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.778      ; 3.178      ;
; 1.892  ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux2_rtl_0|altsyncram_clv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 3.132      ;
; 1.896  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~266                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 3.201      ;
; 1.896  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~263                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 3.201      ;
; 1.896  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~265                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 3.201      ;
; 1.896  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~262                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 3.201      ;
; 1.896  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~264                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 3.201      ;
; 1.896  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~267                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 3.201      ;
; 1.958  ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~202                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.813      ; 3.306      ;
+--------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                    ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                         ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.385 ; CPU_6502:inst|flags[1]                         ; CPU_6502:inst|flags[1]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.089      ; 0.669      ;
; 0.402 ; CPU_6502:inst|X[0]                             ; CPU_6502:inst|X[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|flags[0]                         ; CPU_6502:inst|flags[0]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|X[7]                             ; CPU_6502:inst|X[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|SP[0]                            ; CPU_6502:inst|SP[0]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|SP[1]                            ; CPU_6502:inst|SP[1]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|X[1]                             ; CPU_6502:inst|X[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|SP[2]                            ; CPU_6502:inst|SP[2]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CPU_6502:inst|X[2]                             ; CPU_6502:inst|X[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[0]                            ; CPU_6502:inst|IR[0]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[2]                             ; CPU_6502:inst|Y[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[2]                             ; CPU_6502:inst|M[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[1]                             ; CPU_6502:inst|Y[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[3]                             ; CPU_6502:inst|M[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|ADDR[1]~reg0                     ; CPU_6502:inst|ADDR[1]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[0]                             ; CPU_6502:inst|Y[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|ADDR[8]~reg0                     ; CPU_6502:inst|ADDR[8]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[14]                            ; CPU_6502:inst|M[14]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[13]                            ; CPU_6502:inst|M[13]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[6]                             ; CPU_6502:inst|M[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[12]                            ; CPU_6502:inst|M[12]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|flags[7]                         ; CPU_6502:inst|flags[7]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[11]                            ; CPU_6502:inst|M[11]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[5]                             ; CPU_6502:inst|M[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[10]                            ; CPU_6502:inst|M[10]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[9]                             ; CPU_6502:inst|M[9]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|page_crossed                     ; CPU_6502:inst|page_crossed                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[8]                             ; CPU_6502:inst|M[8]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[15]                            ; CPU_6502:inst|M[15]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[0]                             ; CPU_6502:inst|M[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[0]                             ; CPU_6502:inst|A[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[7]                             ; CPU_6502:inst|Y[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|EX_CYCLE[1]                      ; CPU_6502:inst|EX_CYCLE[1]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[7]                            ; CPU_6502:inst|SP[7]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[7]                             ; CPU_6502:inst|A[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[1]                             ; CPU_6502:inst|A[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|flags[6]                         ; CPU_6502:inst|flags[6]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[6]                            ; CPU_6502:inst|SP[6]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|EX_CYCLE[2]                      ; CPU_6502:inst|EX_CYCLE[2]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[6]                             ; CPU_6502:inst|X[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[6]                             ; CPU_6502:inst|Y[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[6]                             ; CPU_6502:inst|A[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[4]                            ; CPU_6502:inst|SP[4]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[3]                            ; CPU_6502:inst|SP[3]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[1]                            ; CPU_6502:inst|IR[1]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[5]                            ; CPU_6502:inst|SP[5]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|EX_CYCLE[0]                      ; CPU_6502:inst|EX_CYCLE[0]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|CPU_STATE.EXECUTE                ; CPU_6502:inst|CPU_STATE.EXECUTE                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[5]                             ; CPU_6502:inst|X[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|W                                ; CPU_6502:inst|W                                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[4]                             ; CPU_6502:inst|Y[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[3]                             ; CPU_6502:inst|Y[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[5]                             ; CPU_6502:inst|Y[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|CPU_STATE.INIT1                  ; CPU_6502:inst|CPU_STATE.INIT1                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[5]                             ; CPU_6502:inst|A[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[3]                            ; CPU_6502:inst|IR[3]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|CPU_STATE.INIT2                  ; CPU_6502:inst|CPU_STATE.INIT2                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[1]                             ; CPU_6502:inst|M[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|R                                ; CPU_6502:inst|R                                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[6]                            ; CPU_6502:inst|IR[6]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[4]                             ; CPU_6502:inst|A[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[4]                             ; CPU_6502:inst|X[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[4]                             ; CPU_6502:inst|M[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|CPU_STATE.WAIT_OAM               ; CPU_6502:inst|CPU_STATE.WAIT_OAM                ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[5]                            ; CPU_6502:inst|IR[5]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[3]                             ; CPU_6502:inst|A[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[3]                             ; CPU_6502:inst|X[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[7]                             ; CPU_6502:inst|M[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[7]                            ; CPU_6502:inst|IR[7]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|NMI_STATE                        ; CPU_6502:inst|NMI_STATE                         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[2]                            ; CPU_6502:inst|IR[2]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|flags[2]                         ; CPU_6502:inst|flags[2]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|page_corrected                   ; CPU_6502:inst|page_corrected                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[4]                            ; CPU_6502:inst|IR[4]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|flags[3]                         ; CPU_6502:inst|flags[3]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[2]                             ; CPU_6502:inst|A[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.405 ; MemoryController:inst8|HC[7]                   ; MemoryController:inst8|HC[7]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; MemoryController:inst8|HC_BIT                  ; MemoryController:inst8|HC_BIT                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; MemoryController:inst8|OAM_COUNT[0]            ; MemoryController:inst8|OAM_COUNT[0]             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.669      ;
; 0.420 ; MemoryController:inst8|UPDATE_ADDR             ; MemoryController:inst8|UPDATE_ADDR              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.684      ;
; 0.474 ; MemoryController:inst8|PR                      ; MemoryController:inst8|UPDATE_ADDR              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.738      ;
; 0.602 ; MemoryController:inst8|HC[3]                   ; MemoryController:inst8|HC[2]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.866      ;
; 0.603 ; MemoryController:inst8|HC[1]                   ; MemoryController:inst8|HC[0]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.867      ;
; 0.604 ; MemoryController:inst8|HC[6]                   ; MemoryController:inst8|HC[5]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.868      ;
; 0.604 ; MemoryController:inst8|HC[4]                   ; MemoryController:inst8|HC[3]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.868      ;
; 0.605 ; MemoryController:inst8|HC[5]                   ; MemoryController:inst8|HC[4]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.869      ;
; 0.649 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[0] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.913      ;
; 0.650 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[6] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[6] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.914      ;
; 0.650 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[2] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[2] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.914      ;
; 0.650 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[1] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[1] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.914      ;
; 0.652 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[7] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.916      ;
; 0.668 ; CPU_6502:inst|ADDR[0]~reg0                     ; CPU_6502:inst|ADDR[0]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.934      ;
; 0.668 ; CPU_6502:inst|ADDR[3]~reg0                     ; CPU_6502:inst|ADDR[3]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.934      ;
; 0.668 ; CPU_6502:inst|PC[6]~reg0                       ; CPU_6502:inst|PC[6]~reg0                        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.934      ;
; 0.669 ; CPU_6502:inst|ADDR[15]~reg0                    ; CPU_6502:inst|ADDR[15]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.935      ;
; 0.676 ; CPU_6502:inst|ADDR[10]~reg0                    ; CPU_6502:inst|ADDR[10]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.942      ;
; 0.676 ; CPU_6502:inst|ADDR[14]~reg0                    ; CPU_6502:inst|ADDR[14]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.942      ;
; 0.683 ; CPU_6502:inst|PC[3]~reg0                       ; CPU_6502:inst|PC[3]~reg0                        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.949      ;
; 0.691 ; MemoryController:inst8|HC[0]                   ; MemoryController:inst8|HC_BIT                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.955      ;
; 0.693 ; MemoryController:inst8|HC[7]                   ; MemoryController:inst8|HC[6]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.957      ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PPU:inst9|VGA_CLK'                                                                                                                                     ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; 0.404 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.669      ;
; 0.419 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.684      ;
; 0.711 ; PPU:inst9|col[3]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.976      ;
; 0.713 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.978      ;
; 0.714 ; PPU:inst9|col[4]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.979      ;
; 0.716 ; PPU:inst9|row[2]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.981      ;
; 0.718 ; PPU:inst9|row[3]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.983      ;
; 0.722 ; PPU:inst9|row[8]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.987      ;
; 0.730 ; PPU:inst9|row[9]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.995      ;
; 0.730 ; PPU:inst9|col[9]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.995      ;
; 0.732 ; PPU:inst9|row[1]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.997      ;
; 0.736 ; PPU:inst9|col[2]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.001      ;
; 0.737 ; PPU:inst9|row[0]            ; PPU:inst9|row[0]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.002      ;
; 0.739 ; PPU:inst9|col[5]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.004      ;
; 0.740 ; PPU:inst9|col[0]            ; PPU:inst9|col[0]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.005      ;
; 0.741 ; PPU:inst9|row[4]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.006      ;
; 0.741 ; PPU:inst9|col[1]            ; PPU:inst9|col[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.006      ;
; 0.742 ; PPU:inst9|row[7]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.007      ;
; 0.745 ; PPU:inst9|row[6]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.010      ;
; 0.759 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.024      ;
; 0.903 ; PPU:inst9|col[8]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.168      ;
; 0.910 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 3.978      ; 5.153      ;
; 0.913 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 3.978      ; 5.156      ;
; 1.030 ; PPU:inst9|row[0]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.295      ;
; 1.032 ; PPU:inst9|col[4]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.297      ;
; 1.033 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.298      ;
; 1.035 ; PPU:inst9|row[2]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.300      ;
; 1.035 ; PPU:inst9|col[3]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.300      ;
; 1.038 ; PPU:inst9|col[0]            ; PPU:inst9|col[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.303      ;
; 1.041 ; PPU:inst9|row[8]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.306      ;
; 1.042 ; PPU:inst9|row[3]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.307      ;
; 1.047 ; PPU:inst9|row[0]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.312      ;
; 1.048 ; PPU:inst9|col[4]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.313      ;
; 1.050 ; PPU:inst9|row[2]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.315      ;
; 1.053 ; PPU:inst9|col[0]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.318      ;
; 1.054 ; PPU:inst9|col[2]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.319      ;
; 1.056 ; PPU:inst9|row[1]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.321      ;
; 1.060 ; PPU:inst9|row[4]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.325      ;
; 1.061 ; PPU:inst9|col[5]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.326      ;
; 1.064 ; PPU:inst9|row[6]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.329      ;
; 1.065 ; PPU:inst9|col[1]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.330      ;
; 1.066 ; PPU:inst9|row[7]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.331      ;
; 1.070 ; PPU:inst9|col[2]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.335      ;
; 1.075 ; PPU:inst9|row[4]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.340      ;
; 1.079 ; PPU:inst9|row[6]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.344      ;
; 1.130 ; PPU:inst9|col[3]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.395      ;
; 1.139 ; PPU:inst9|row[3]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.404      ;
; 1.148 ; PPU:inst9|row[5]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.413      ;
; 1.151 ; PPU:inst9|row[1]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.416      ;
; 1.152 ; PPU:inst9|row[0]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.417      ;
; 1.154 ; PPU:inst9|col[4]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.419      ;
; 1.156 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.421      ;
; 1.157 ; PPU:inst9|col[3]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.422      ;
; 1.157 ; PPU:inst9|row[2]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.422      ;
; 1.158 ; PPU:inst9|col[5]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.423      ;
; 1.160 ; PPU:inst9|col[0]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.425      ;
; 1.163 ; PPU:inst9|col[1]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.428      ;
; 1.164 ; PPU:inst9|row[3]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.429      ;
; 1.164 ; PPU:inst9|row[7]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.429      ;
; 1.169 ; PPU:inst9|row[0]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.434      ;
; 1.170 ; PPU:inst9|col[4]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.435      ;
; 1.172 ; PPU:inst9|row[2]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.437      ;
; 1.175 ; PPU:inst9|col[0]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.440      ;
; 1.176 ; PPU:inst9|col[2]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.441      ;
; 1.178 ; PPU:inst9|row[1]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.443      ;
; 1.180 ; PPU:inst9|NMIE              ; PPU:inst9|NMIE              ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.445      ;
; 1.182 ; PPU:inst9|row[4]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.447      ;
; 1.183 ; PPU:inst9|col[5]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.448      ;
; 1.186 ; PPU:inst9|row[6]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.451      ;
; 1.187 ; PPU:inst9|col[1]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.452      ;
; 1.192 ; PPU:inst9|col[2]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.457      ;
; 1.197 ; PPU:inst9|row[4]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.462      ;
; 1.207 ; PPU:inst9|col[8]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.472      ;
; 1.252 ; PPU:inst9|col[3]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.517      ;
; 1.261 ; PPU:inst9|row[3]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.526      ;
; 1.273 ; PPU:inst9|row[1]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.538      ;
; 1.274 ; PPU:inst9|row[0]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.539      ;
; 1.276 ; PPU:inst9|col[4]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.541      ;
; 1.279 ; PPU:inst9|col[3]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.544      ;
; 1.279 ; PPU:inst9|row[2]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.544      ;
; 1.280 ; PPU:inst9|col[5]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.545      ;
; 1.282 ; PPU:inst9|col[0]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.547      ;
; 1.285 ; PPU:inst9|col[1]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.550      ;
; 1.286 ; PPU:inst9|row[3]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.551      ;
; 1.291 ; PPU:inst9|row[0]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.556      ;
; 1.294 ; PPU:inst9|row[2]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.559      ;
; 1.297 ; PPU:inst9|col[0]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.562      ;
; 1.298 ; PPU:inst9|col[2]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.563      ;
; 1.300 ; PPU:inst9|row[1]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.565      ;
; 1.304 ; PPU:inst9|row[4]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.569      ;
; 1.309 ; PPU:inst9|col[1]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.574      ;
; 1.314 ; PPU:inst9|col[2]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.579      ;
; 1.347 ; PPU:inst9|col[5]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.621      ;
; 1.374 ; PPU:inst9|col[3]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.639      ;
; 1.383 ; PPU:inst9|row[3]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.648      ;
; 1.391 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.656      ;
; 1.395 ; PPU:inst9|row[1]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.660      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PPU:inst9|clk_out'                                                                                                                                             ;
+-------+-----------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.450 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[6]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 0.716      ;
; 0.452 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[3]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.717      ;
; 0.482 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.747      ;
; 0.506 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.771      ;
; 0.506 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.771      ;
; 0.581 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[0]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 0.847      ;
; 0.614 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[5]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 0.882      ;
; 0.628 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[2]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 0.894      ;
; 0.629 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[8]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 0.895      ;
; 0.630 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[2]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.895      ;
; 0.691 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[1]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.956      ;
; 0.736 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.001      ;
; 0.737 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.002      ;
; 0.738 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.003      ;
; 0.739 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.004      ;
; 0.741 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.006      ;
; 0.741 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.006      ;
; 0.743 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.008      ;
; 0.744 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.009      ;
; 0.745 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.010      ;
; 0.746 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.011      ;
; 0.747 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.012      ;
; 0.756 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[7]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.022      ;
; 0.779 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[4]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.045      ;
; 0.895 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[6]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.161      ;
; 0.899 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[0]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.166      ;
; 0.901 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[4]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.163      ;
; 0.917 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[7]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.185      ;
; 0.929 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[5]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.195      ;
; 0.941 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.207      ;
; 0.977 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[5]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.241      ;
; 0.977 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.250      ;
; 0.982 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.253      ;
; 0.984 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.255      ;
; 0.999 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.267      ;
; 0.999 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.267      ;
; 1.000 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.268      ;
; 1.001 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.274      ;
; 1.018 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.286      ;
; 1.116 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[6]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.077      ; 1.388      ;
; 1.127 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[7]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.391      ;
; 1.138 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[1]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.403      ;
; 1.146 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.412      ;
; 1.149 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.071      ; 1.415      ;
; 1.168 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.430      ;
; 1.170 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[4]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.437      ;
; 1.181 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[3]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.448      ;
; 1.186 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.449      ;
; 1.187 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.450      ;
; 1.200 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[0]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.468      ;
; 1.220 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.491      ;
; 1.230 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.503      ;
; 1.234 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.507      ;
; 1.236 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.509      ;
; 1.239 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.510      ;
; 1.240 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.511      ;
; 1.260 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.528      ;
; 1.263 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.531      ;
; 1.268 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.536      ;
; 1.290 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.558      ;
; 1.344 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.611      ;
; 1.344 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.606      ;
; 1.344 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.606      ;
; 1.344 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.606      ;
; 1.344 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.606      ;
; 1.344 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.606      ;
; 1.345 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.612      ;
; 1.347 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.614      ;
; 1.353 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.616      ;
; 1.353 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.616      ;
; 1.356 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.619      ;
; 1.368 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.631      ;
; 1.371 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.639      ;
; 1.371 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.639      ;
; 1.371 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.639      ;
; 1.371 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.639      ;
; 1.371 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.639      ;
; 1.374 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.637      ;
; 1.385 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.654      ;
; 1.385 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.654      ;
; 1.385 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.654      ;
; 1.385 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.654      ;
; 1.385 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.654      ;
; 1.415 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.680      ;
; 1.418 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.683      ;
; 1.437 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.704      ;
; 1.438 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.702      ;
; 1.457 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.724      ;
; 1.460 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.724      ;
; 1.466 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.731      ;
; 1.468 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.729      ;
; 1.471 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.732      ;
; 1.472 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.733      ;
; 1.480 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.741      ;
; 1.482 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.743      ;
; 1.482 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.743      ;
; 1.488 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.749      ;
; 1.490 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.751      ;
; 1.507 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.075      ; 1.777      ;
; 1.614 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.075      ; 1.884      ;
+-------+-----------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                               ;
+-------+--------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.581 ; DVI_OUT:inst1|rSH_GRN[5] ; DVI_OUT:inst1|rSH_GRN[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.866      ;
; 0.582 ; DVI_OUT:inst1|rSH_GRN[3] ; DVI_OUT:inst1|rSH_GRN[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.867      ;
; 0.583 ; DVI_OUT:inst1|rSH_GRN[8] ; DVI_OUT:inst1|rSH_GRN[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.868      ;
; 0.602 ; DVI_OUT:inst1|rSH_RED[8] ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.867      ;
; 0.602 ; DVI_OUT:inst1|rSH_GRN[2] ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.867      ;
; 0.656 ; DVI_OUT:inst1|rSH_CLK[7] ; DVI_OUT:inst1|rSH_CLK[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.921      ;
; 0.658 ; DVI_OUT:inst1|rSH_CLK[2] ; DVI_OUT:inst1|rSH_CLK[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.923      ;
; 0.671 ; DVI_OUT:inst1|rSH_RED[7] ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.954      ;
; 0.671 ; DVI_OUT:inst1|rSH_BLU[8] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.955      ;
; 0.672 ; DVI_OUT:inst1|rSH_RED[5] ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.955      ;
; 0.672 ; DVI_OUT:inst1|rSH_BLU[5] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.957      ;
; 0.673 ; DVI_OUT:inst1|rSH_BLU[2] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.957      ;
; 0.673 ; DVI_OUT:inst1|rSH_BLU[7] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.958      ;
; 0.673 ; DVI_OUT:inst1|rSH_BLU[3] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.958      ;
; 0.674 ; DVI_OUT:inst1|rSH_RED[4] ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.957      ;
; 0.674 ; DVI_OUT:inst1|rSH_BLU[6] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.958      ;
; 0.675 ; DVI_OUT:inst1|rSH_RED[3] ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.958      ;
; 0.675 ; DVI_OUT:inst1|rSH_BLU[4] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.959      ;
; 0.675 ; DVI_OUT:inst1|rSH_RED[2] ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.958      ;
; 0.677 ; DVI_OUT:inst1|rSH_RED[9] ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.960      ;
; 0.694 ; DVI_OUT:inst1|rSH_GRN[7] ; DVI_OUT:inst1|rSH_GRN[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.979      ;
; 0.694 ; DVI_OUT:inst1|rSH_GRN[6] ; DVI_OUT:inst1|rSH_GRN[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.979      ;
; 0.694 ; DVI_OUT:inst1|rSH_BLU[9] ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.979      ;
; 0.697 ; DVI_OUT:inst1|rSH_GRN[9] ; DVI_OUT:inst1|rSH_GRN[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.982      ;
; 0.741 ; DVI_OUT:inst1|rSH_CLK[6] ; DVI_OUT:inst1|rSH_CLK[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.006      ;
; 0.813 ; DVI_OUT:inst1|rSH_RED[6] ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.523      ; 1.531      ;
; 0.871 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_CLK[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.136      ;
; 1.025 ; DVI_OUT:inst1|rSH_CLK[4] ; DVI_OUT:inst1|rSH_CLK[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.290      ;
; 1.040 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_CLK[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.306      ;
; 1.120 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_CLK[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.384      ;
; 1.237 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.963      ;
; 1.239 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.965      ;
; 1.242 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.968      ;
; 1.244 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.970      ;
; 1.255 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.981      ;
; 1.339 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_CLK[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.604      ;
; 1.386 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 2.111      ;
; 1.388 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 2.113      ;
; 1.391 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 2.116      ;
; 1.393 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 2.118      ;
; 1.404 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 2.129      ;
; 1.504 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.265      ;
; 1.507 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.268      ;
; 1.508 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.269      ;
; 1.516 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.242      ;
; 1.518 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.244      ;
; 1.518 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.279      ;
; 1.521 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.247      ;
; 1.523 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.249      ;
; 1.527 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.253      ;
; 1.529 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.255      ;
; 1.532 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.258      ;
; 1.534 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.260      ;
; 1.534 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.260      ;
; 1.544 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.270      ;
; 1.545 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.271      ;
; 1.546 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.272      ;
; 1.549 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.275      ;
; 1.551 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.277      ;
; 1.562 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 2.288      ;
; 1.592 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.857      ;
; 1.593 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.858      ;
; 1.594 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.355      ;
; 1.595 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.860      ;
; 1.599 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.864      ;
; 1.613 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.523      ; 2.331      ;
; 1.616 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.523      ; 2.334      ;
; 1.618 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.523      ; 2.336      ;
; 1.622 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.523      ; 2.340      ;
; 1.624 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.523      ; 2.342      ;
; 1.625 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.523      ; 2.343      ;
; 1.631 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.523      ; 2.349      ;
; 1.653 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 2.413      ;
; 1.656 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 2.416      ;
; 1.657 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 2.417      ;
; 1.658 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_CLK[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.925      ;
; 1.667 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 2.427      ;
; 1.708 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.523      ; 2.426      ;
; 1.719 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_CLK[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.984      ;
; 1.741 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.005      ;
; 1.742 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.006      ;
; 1.743 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 2.503      ;
; 1.744 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.008      ;
; 1.748 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.012      ;
; 1.761 ; DVI_OUT:inst1|rSH_GRN[4] ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.406     ; 1.550      ;
; 1.762 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.522      ; 2.479      ;
; 1.765 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.522      ; 2.482      ;
; 1.767 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.522      ; 2.484      ;
; 1.771 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.522      ; 2.488      ;
; 1.773 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.522      ; 2.490      ;
; 1.774 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.522      ; 2.491      ;
; 1.780 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.522      ; 2.497      ;
; 1.783 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.544      ;
; 1.786 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.547      ;
; 1.787 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.548      ;
; 1.794 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.555      ;
; 1.797 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.558      ;
; 1.797 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.558      ;
; 1.798 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.559      ;
; 1.808 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.566      ; 2.569      ;
+-------+--------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                 ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 33.464 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 40.000       ; -1.011     ; 5.527      ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                 ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 5.290 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; -0.701     ; 4.804      ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 44.761 ns




+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; PPU:inst9|VGA_CLK                                 ; -10.901 ; -198.657      ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -6.009  ; -805.058      ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; -2.097  ; -15.858       ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; -2.031  ; -55.961       ;
; PPU:inst9|clk_out                                 ; 34.665  ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; PPU:inst9|VGA_CLK                                 ; 0.079 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.083 ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 0.178 ; 0.000         ;
; PPU:inst9|clk_out                                 ; 0.195 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.245 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 36.760 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 2.576 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 3.762  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 9.719  ; 0.000         ;
; CLOCK                                             ; 9.832  ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 19.663 ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 19.663 ; 0.000         ;
; PPU:inst9|clk_out                                 ; 19.752 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PPU:inst9|VGA_CLK'                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                    ; To Node                     ; Launch Clock                                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; -10.901 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.662      ; 12.471     ;
; -10.839 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.662      ; 12.409     ;
; -10.835 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.662      ; 12.405     ;
; -10.828 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.659      ; 12.395     ;
; -10.818 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.658      ; 12.384     ;
; -10.759 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.655      ; 12.322     ;
; -10.756 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.658      ; 12.322     ;
; -10.752 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.658      ; 12.318     ;
; -10.751 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.655      ; 12.314     ;
; -10.747 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.654      ; 12.309     ;
; -10.745 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.655      ; 12.308     ;
; -10.715 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.654      ; 12.277     ;
; -10.708 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.659      ; 12.275     ;
; -10.697 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.654      ; 12.259     ;
; -10.681 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.659      ; 12.248     ;
; -10.676 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.651      ; 12.235     ;
; -10.668 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.651      ; 12.227     ;
; -10.667 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.654      ; 12.229     ;
; -10.664 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.650      ; 12.222     ;
; -10.664 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.654      ; 12.226     ;
; -10.648 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.654      ; 12.210     ;
; -10.632 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.650      ; 12.190     ;
; -10.625 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.655      ; 12.188     ;
; -10.614 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.650      ; 12.172     ;
; -10.598 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.655      ; 12.161     ;
; -10.584 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.650      ; 12.142     ;
; -10.581 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.650      ; 12.139     ;
; -10.575 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.655      ; 12.138     ;
; -10.567 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.654      ; 12.129     ;
; -10.565 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.650      ; 12.123     ;
; -10.563 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.655      ; 12.126     ;
; -10.518 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.659      ; 12.085     ;
; -10.492 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.651      ; 12.051     ;
; -10.484 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.650      ; 12.042     ;
; -10.480 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.651      ; 12.039     ;
; -10.435 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.655      ; 11.998     ;
; -7.516  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.649      ; 9.073      ;
; -7.454  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.649      ; 9.011      ;
; -7.450  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.649      ; 9.007      ;
; -7.443  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.646      ; 8.997      ;
; -7.375  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.646      ; 8.929      ;
; -7.374  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.642      ; 8.924      ;
; -7.366  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.642      ; 8.916      ;
; -7.362  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.641      ; 8.911      ;
; -7.330  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.641      ; 8.879      ;
; -7.321  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.641      ; 8.870      ;
; -7.312  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.641      ; 8.861      ;
; -7.296  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.646      ; 8.850      ;
; -7.282  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.641      ; 8.831      ;
; -7.279  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.641      ; 8.828      ;
; -7.236  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.642      ; 8.786      ;
; -7.198  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.642      ; 8.748      ;
; -7.191  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.646      ; 8.745      ;
; -7.188  ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.641      ; 8.737      ;
; -5.994  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.662      ; 7.564      ;
; -5.911  ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.658      ; 7.477      ;
; -4.585  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.643      ; 6.136      ;
; -4.563  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.639      ; 6.110      ;
; -4.543  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.661      ; 6.112      ;
; -4.531  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.638      ; 6.077      ;
; -4.528  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.639      ; 6.075      ;
; -4.481  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.661      ; 6.050      ;
; -4.477  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.661      ; 6.046      ;
; -4.470  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.658      ; 6.036      ;
; -4.466  ; PPU:inst9|PALETTE_ROM~118                                                                    ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.631      ; 6.005      ;
; -4.446  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.639      ; 5.993      ;
; -4.422  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.638      ; 5.968      ;
; -4.411  ; PPU:inst9|PALETTE_ROM~23                                                                     ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.649      ; 5.968      ;
; -4.410  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.643      ; 5.961      ;
; -4.408  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.639      ; 5.955      ;
; -4.401  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.654      ; 5.963      ;
; -4.401  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.643      ; 5.952      ;
; -4.398  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.638      ; 5.944      ;
; -4.396  ; PPU:inst9|PALETTE_ROM~118                                                                    ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.638      ; 5.942      ;
; -4.393  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.654      ; 5.955      ;
; -4.389  ; PPU:inst9|PALETTE_ROM~23                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.645      ; 5.942      ;
; -4.389  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.653      ; 5.950      ;
; -4.378  ; PPU:inst9|PALETTE_ROM~190                                                                    ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.625      ; 5.911      ;
; -4.377  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.638      ; 5.923      ;
; -4.376  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.643      ; 5.927      ;
; -4.374  ; PPU:inst9|PALETTE_ROM~118                                                                    ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.635      ; 5.917      ;
; -4.371  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.638      ; 5.917      ;
; -4.366  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.638      ; 5.912      ;
; -4.360  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.646      ; 5.914      ;
; -4.359  ; PPU:inst9|PALETTE_ROM~87                                                                     ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.638      ; 5.905      ;
; -4.357  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.653      ; 5.918      ;
; -4.357  ; PPU:inst9|PALETTE_ROM~23                                                                     ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.644      ; 5.909      ;
; -4.354  ; PPU:inst9|PALETTE_ROM~23                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.645      ; 5.907      ;
; -4.350  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.658      ; 5.916      ;
; -4.350  ; PPU:inst9|PALETTE_ROM~223                                                                    ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.629      ; 5.887      ;
; -4.342  ; PPU:inst9|PALETTE_ROM~167                                                                    ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.644      ; 5.894      ;
; -4.339  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.653      ; 5.900      ;
; -4.328  ; PPU:inst9|PALETTE_ROM~223                                                                    ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.625      ; 5.861      ;
; -4.327  ; PPU:inst9|PALETTE_ROM~58                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.655      ; 5.890      ;
; -4.323  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.658      ; 5.889      ;
; -4.320  ; PPU:inst9|PALETTE_ROM~167                                                                    ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.640      ; 5.868      ;
; -4.320  ; PPU:inst9|PALETTE_ROM~118                                                                    ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.630      ; 5.858      ;
; -4.309  ; PPU:inst9|PALETTE_ROM~106                                                                    ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.653      ; 5.870      ;
; -4.308  ; PPU:inst9|PALETTE_ROM~190                                                                    ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.632      ; 5.848      ;
; -4.308  ; PPU:inst9|PALETTE_ROM~183                                                                    ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.844      ; 6.060      ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                            ; Launch Clock              ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; -6.009 ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 3.998      ;
; -5.930 ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.907      ;
; -5.862 ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 3.851      ;
; -5.862 ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 3.851      ;
; -5.841 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.818      ;
; -5.821 ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.968     ; 3.813      ;
; -5.812 ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 3.801      ;
; -5.793 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.770      ;
; -5.788 ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.765      ;
; -5.760 ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 3.749      ;
; -5.742 ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.980     ; 3.722      ;
; -5.734 ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 3.723      ;
; -5.725 ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.986     ; 3.699      ;
; -5.719 ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.696      ;
; -5.674 ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 3.663      ;
; -5.674 ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.968     ; 3.666      ;
; -5.674 ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.968     ; 3.666      ;
; -5.653 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.980     ; 3.633      ;
; -5.646 ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 3.635      ;
; -5.633 ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.986     ; 3.607      ;
; -5.624 ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.968     ; 3.616      ;
; -5.605 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.980     ; 3.585      ;
; -5.600 ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.980     ; 3.580      ;
; -5.577 ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.554      ;
; -5.572 ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.968     ; 3.564      ;
; -5.567 ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.986     ; 3.541      ;
; -5.565 ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.986     ; 3.539      ;
; -5.546 ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.968     ; 3.538      ;
; -5.537 ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.514      ;
; -5.533 ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.986     ; 3.507      ;
; -5.531 ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.980     ; 3.511      ;
; -5.497 ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.474      ;
; -5.486 ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.968     ; 3.478      ;
; -5.469 ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.446      ;
; -5.458 ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.968     ; 3.450      ;
; -5.445 ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.422      ;
; -5.435 ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.986     ; 3.409      ;
; -5.403 ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.986     ; 3.377      ;
; -5.389 ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.980     ; 3.369      ;
; -5.379 ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.356      ;
; -5.377 ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.354      ;
; -5.345 ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.322      ;
; -5.339 ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.986     ; 3.313      ;
; -5.309 ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.980     ; 3.289      ;
; -5.281 ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.980     ; 3.261      ;
; -5.247 ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.224      ;
; -5.215 ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.192      ;
; -5.151 ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.983     ; 3.128      ;
; -5.142 ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 3.131      ;
; -5.053 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 3.042      ;
; -5.005 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 2.994      ;
; -5.000 ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 2.989      ;
; -4.937 ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.974     ; 2.923      ;
; -4.931 ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 2.920      ;
; -4.845 ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.974     ; 2.831      ;
; -4.789 ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 2.778      ;
; -4.786 ; MemoryController:inst8|XSCL[1]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 3.132      ;
; -4.779 ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.974     ; 2.765      ;
; -4.777 ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.974     ; 2.763      ;
; -4.745 ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.974     ; 2.731      ;
; -4.742 ; MemoryController:inst8|XSCL[0]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 3.088      ;
; -4.718 ; MemoryController:inst8|XSCL[3]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 3.064      ;
; -4.709 ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 2.698      ;
; -4.681 ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.971     ; 2.670      ;
; -4.674 ; MemoryController:inst8|XSCL[2]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 3.020      ;
; -4.655 ; MemoryController:inst8|XSCL[5]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 3.001      ;
; -4.647 ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.974     ; 2.633      ;
; -4.615 ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.974     ; 2.601      ;
; -4.605 ; MemoryController:inst8|XSCL[4]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.951      ;
; -4.601 ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.959     ; 2.602      ;
; -4.598 ; MemoryController:inst8|XSCL[1]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.611     ; 2.947      ;
; -4.587 ; MemoryController:inst8|XSCL[7]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.933      ;
; -4.554 ; MemoryController:inst8|XSCL[0]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.611     ; 2.903      ;
; -4.551 ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.974     ; 2.537      ;
; -4.539 ; MemoryController:inst8|XSCL[6]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.885      ;
; -4.530 ; MemoryController:inst8|XSCL[3]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.611     ; 2.879      ;
; -4.486 ; MemoryController:inst8|XSCL[2]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.611     ; 2.835      ;
; -4.467 ; MemoryController:inst8|XSCL[5]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.611     ; 2.816      ;
; -4.454 ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.959     ; 2.455      ;
; -4.454 ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.959     ; 2.455      ;
; -4.417 ; MemoryController:inst8|XSCL[4]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.611     ; 2.766      ;
; -4.404 ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.959     ; 2.405      ;
; -4.399 ; MemoryController:inst8|XSCL[7]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.611     ; 2.748      ;
; -4.352 ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.959     ; 2.353      ;
; -4.351 ; MemoryController:inst8|XSCL[6]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.611     ; 2.700      ;
; -4.326 ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.959     ; 2.327      ;
; -4.319 ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.802     ; 2.455      ;
; -4.319 ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.802     ; 2.455      ;
; -4.318 ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.802     ; 2.454      ;
; -4.318 ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.802     ; 2.454      ;
; -4.291 ; MemoryController:inst8|PPU_CTRL[6][4] ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.800     ; 2.429      ;
; -4.291 ; MemoryController:inst8|PPU_CTRL[6][4] ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.800     ; 2.429      ;
; -4.285 ; MemoryController:inst8|PPU_CTRL[6][4] ; PPU:inst9|PALETTE_ROM~47                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.610     ; 2.613      ;
; -4.266 ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.959     ; 2.267      ;
; -4.238 ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.959     ; 2.239      ;
; -4.176 ; MemoryController:inst8|PPU_CTRL[6][0] ; PPU:inst9|PALETTE_ROM~246                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.800     ; 2.314      ;
; -4.176 ; MemoryController:inst8|PPU_CTRL[6][0] ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.800     ; 2.314      ;
; -4.167 ; MemoryController:inst8|UADDR[1]       ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.627     ; 2.500      ;
; -4.165 ; MemoryController:inst8|UADDR[1]       ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~porta_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.624     ; 2.501      ;
; -4.158 ; MemoryController:inst8|PPU_CTRL[6][4] ; PPU:inst9|PALETTE_ROM~110                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.600     ; 2.496      ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                        ; Launch Clock                                      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+
; -2.097 ; PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_9lv:auto_generated|ram_block1a0~porta_address_reg0               ; MemoryController:inst8|PPU_READ_BACK_BUFFER[2] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.311      ; 3.316      ;
; -2.044 ; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_alv:auto_generated|ram_block1a0~porta_address_reg0               ; MemoryController:inst8|PPU_READ_BACK_BUFFER[3] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.303      ; 3.255      ;
; -2.032 ; PPU:inst9|altsyncram:Mux2_rtl_0|altsyncram_clv:auto_generated|ram_block1a0~porta_address_reg0               ; MemoryController:inst8|PPU_READ_BACK_BUFFER[5] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.296      ; 3.236      ;
; -2.028 ; PPU:inst9|altsyncram:Mux1_rtl_0|altsyncram_dlv:auto_generated|ram_block1a0~porta_address_reg0               ; MemoryController:inst8|PPU_READ_BACK_BUFFER[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.302      ; 3.238      ;
; -2.026 ; PPU:inst9|altsyncram:Mux0_rtl_0|altsyncram_elv:auto_generated|ram_block1a0~porta_address_reg0               ; MemoryController:inst8|PPU_READ_BACK_BUFFER[7] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.310      ; 3.244      ;
; -1.923 ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_7lv:auto_generated|ram_block1a0~porta_address_reg0               ; MemoryController:inst8|PPU_READ_BACK_BUFFER[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.314      ; 3.145      ;
; -1.867 ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_8lv:auto_generated|ram_block1a0~porta_address_reg0               ; MemoryController:inst8|PPU_READ_BACK_BUFFER[1] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.311      ; 3.086      ;
; -1.841 ; PPU:inst9|altsyncram:Mux3_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0               ; MemoryController:inst8|PPU_READ_BACK_BUFFER[4] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.001        ; 1.310      ; 3.059      ;
; 11.556 ; MemoryController:inst8|PPU_CTRL[0][0]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.105     ; 8.326      ;
; 11.575 ; MemoryController:inst8|readAddr[0]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.113     ; 8.299      ;
; 11.583 ; MemoryController:inst8|readAddr[2]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.114     ; 8.290      ;
; 11.603 ; MemoryController:inst8|readAddr[1]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.115     ; 8.269      ;
; 11.709 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a16~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.273     ; 8.005      ;
; 11.749 ; MemoryController:inst8|PPU_CTRL[3][0]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.113     ; 8.125      ;
; 11.763 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a0~portb_address_reg0  ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.276     ; 7.948      ;
; 11.767 ; MemoryController:inst8|PPU_CTRL[0][0]                                                                       ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.087      ; 8.307      ;
; 11.786 ; MemoryController:inst8|readAddr[0]                                                                          ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.079      ; 8.280      ;
; 11.794 ; MemoryController:inst8|readAddr[2]                                                                          ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.078      ; 8.271      ;
; 11.814 ; MemoryController:inst8|readAddr[1]                                                                          ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 8.250      ;
; 11.855 ; MemoryController:inst8|readAddr[3]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.115     ; 8.017      ;
; 11.868 ; MemoryController:inst8|PPU_CTRL[6][0]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.114     ; 8.005      ;
; 11.920 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a16~portb_address_reg0 ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.081     ; 7.986      ;
; 11.921 ; MemoryController:inst8|PPU_CTRL[0][0]                                                                       ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.101     ; 7.965      ;
; 11.930 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a2~portb_address_reg0  ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.266     ; 7.791      ;
; 11.932 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a20~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.277     ; 7.778      ;
; 11.940 ; MemoryController:inst8|readAddr[0]                                                                          ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.109     ; 7.938      ;
; 11.945 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a10~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.260     ; 7.782      ;
; 11.953 ; MemoryController:inst8|readAddr[2]                                                                          ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.110     ; 7.924      ;
; 11.953 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a11~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.270     ; 7.764      ;
; 11.954 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a4~portb_address_reg0  ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.278     ; 7.755      ;
; 11.960 ; MemoryController:inst8|PPU_CTRL[3][0]                                                                       ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.079      ; 8.106      ;
; 11.968 ; MemoryController:inst8|readAddr[1]                                                                          ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.111     ; 7.908      ;
; 11.974 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a0~portb_address_reg0  ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.084     ; 7.929      ;
; 11.989 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a21~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.276     ; 7.722      ;
; 12.005 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a23~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.269     ; 7.713      ;
; 12.008 ; MemoryController:inst8|OTHER_CTRL[20][0]                                                                    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.332     ; 7.647      ;
; 12.011 ; MemoryController:inst8|readAddr[11]                                                                         ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.112     ; 7.864      ;
; 12.013 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a27~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.268     ; 7.706      ;
; 12.017 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a29~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.269     ; 7.701      ;
; 12.019 ; MemoryController:inst8|readAddr[10]                                                                         ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.112     ; 7.856      ;
; 12.020 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a1~portb_address_reg0  ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.265     ; 7.702      ;
; 12.057 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a23~portb_address_reg0 ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.265     ; 7.665      ;
; 12.059 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a3~portb_address_reg0  ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.268     ; 7.660      ;
; 12.064 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a6~portb_address_reg0  ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.259     ; 7.664      ;
; 12.066 ; MemoryController:inst8|readAddr[3]                                                                          ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.998      ;
; 12.066 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a6~portb_address_reg0  ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.263     ; 7.658      ;
; 12.076 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a17~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.274     ; 7.637      ;
; 12.077 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a9~portb_address_reg0  ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.275     ; 7.635      ;
; 12.079 ; MemoryController:inst8|PPU_CTRL[6][0]                                                                       ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.078      ; 7.986      ;
; 12.079 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a16~portb_address_reg0 ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.269     ; 7.639      ;
; 12.082 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a28~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.268     ; 7.637      ;
; 12.103 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a7~portb_address_reg0  ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.267     ; 7.617      ;
; 12.104 ; MemoryController:inst8|readAddr[6]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.111     ; 7.772      ;
; 12.106 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a25~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.267     ; 7.614      ;
; 12.109 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a22~portb_address_reg0 ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.271     ; 7.607      ;
; 12.111 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a22~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.275     ; 7.601      ;
; 12.112 ; MemoryController:inst8|readAddr[8]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.111     ; 7.764      ;
; 12.114 ; MemoryController:inst8|PPU_CTRL[3][0]                                                                       ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.109     ; 7.764      ;
; 12.132 ; MemoryController:inst8|PPU_CTRL[1][4]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.111     ; 7.744      ;
; 12.133 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a0~portb_address_reg0  ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.272     ; 7.582      ;
; 12.143 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a2~portb_address_reg0  ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.074     ; 7.770      ;
; 12.149 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a20~portb_address_reg0 ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.085     ; 7.753      ;
; 12.155 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a7~portb_address_reg0  ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.263     ; 7.569      ;
; 12.158 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a8~portb_address_reg0  ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.270     ; 7.559      ;
; 12.158 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a10~portb_address_reg0 ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.068     ; 7.761      ;
; 12.166 ; MemoryController:inst8|OTHER_CTRL[20][3]                                                                    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.332     ; 7.489      ;
; 12.167 ; MemoryController:inst8|readAddr[12]                                                                         ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.112     ; 7.708      ;
; 12.169 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a5~portb_address_reg0  ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.278     ; 7.540      ;
; 12.171 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a4~portb_address_reg0  ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.086     ; 7.730      ;
; 12.176 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a24~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.269     ; 7.542      ;
; 12.178 ; MemoryController:inst8|PPU_CTRL[6][4]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.114     ; 7.695      ;
; 12.190 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a12~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.265     ; 7.532      ;
; 12.195 ; MemoryController:inst8|readAddr[9]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.112     ; 7.680      ;
; 12.206 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a21~portb_address_reg0 ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.084     ; 7.697      ;
; 12.214 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a26~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.286     ; 7.487      ;
; 12.219 ; MemoryController:inst8|OTHER_CTRL[20][0]                                                                    ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.140     ; 7.628      ;
; 12.225 ; MemoryController:inst8|readAddr[3]                                                                          ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.111     ; 7.651      ;
; 12.225 ; MemoryController:inst8|PPU_CTRL[0][7]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.114     ; 7.648      ;
; 12.228 ; MemoryController:inst8|readAddr[11]                                                                         ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.080      ; 7.839      ;
; 12.229 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a23~portb_address_reg0 ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.077     ; 7.681      ;
; 12.233 ; MemoryController:inst8|PPU_CTRL[6][0]                                                                       ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.110     ; 7.644      ;
; 12.234 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a29~portb_address_reg0 ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.077     ; 7.676      ;
; 12.236 ; MemoryController:inst8|readAddr[10]                                                                         ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.080      ; 7.831      ;
; 12.248 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a11~portb_address_reg0 ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.078     ; 7.661      ;
; 12.254 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a18~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.272     ; 7.461      ;
; 12.258 ; MemoryController:inst8|readAddr[7]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.111     ; 7.618      ;
; 12.261 ; MemoryController:inst8|OTHER_CTRL[24][1]                                                                    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.122     ; 7.604      ;
; 12.266 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[20]                                                             ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.111     ; 7.610      ;
; 12.277 ; MemoryController:inst8|PPU_CTRL[0][7]                                                                       ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.110     ; 7.600      ;
; 12.288 ; MemoryController:inst8|readAddr[5]                                                                          ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.111     ; 7.588      ;
; 12.291 ; MemoryController:inst8|OTHER_CTRL[24][3]                                                                    ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.113     ; 7.583      ;
; 12.295 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a2~portb_address_reg0  ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.262     ; 7.430      ;
; 12.297 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a20~portb_address_reg0 ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.273     ; 7.417      ;
; 12.299 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a28~portb_address_reg0 ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.076     ; 7.612      ;
; 12.308 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a27~portb_address_reg0 ; CPU_6502:inst|flags[1]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.076     ; 7.603      ;
; 12.310 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a10~portb_address_reg0 ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.256     ; 7.421      ;
; 12.314 ; MemoryController:inst8|PPU_CTRL[6][2]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.114     ; 7.559      ;
; 12.317 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a15~portb_address_reg0 ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.263     ; 7.407      ;
; 12.319 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_2qf1:auto_generated|ram_block1a4~portb_address_reg0  ; CPU_6502:inst|flags[0]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.274     ; 7.394      ;
; 12.320 ; MemoryController:inst8|PPU_CTRL[7][0]                                                                       ; CPU_6502:inst|flags[7]                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.118     ; 7.549      ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                            ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.031 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; DVI_OUT:inst1|rSH_RED[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.595     ; 0.374      ;
; -2.029 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; DVI_OUT:inst1|rSH_RED[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.595     ; 0.372      ;
; -2.029 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.595     ; 0.372      ;
; -2.029 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.595     ; 0.372      ;
; -1.904 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.396     ; 0.446      ;
; -1.846 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; DVI_OUT:inst1|rSH_RED[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.407     ; 0.377      ;
; -1.844 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; DVI_OUT:inst1|rSH_RED[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.407     ; 0.375      ;
; -1.844 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.407     ; 0.375      ;
; -1.844 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; DVI_OUT:inst1|rSH_RED[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.407     ; 0.375      ;
; -1.844 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.407     ; 0.375      ;
; -1.843 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; DVI_OUT:inst1|rSH_RED[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.407     ; 0.374      ;
; -1.843 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.407     ; 0.374      ;
; -1.843 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.407     ; 0.374      ;
; -1.843 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.407     ; 0.374      ;
; -1.842 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; DVI_OUT:inst1|rSH_RED[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.407     ; 0.373      ;
; -1.842 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.407     ; 0.373      ;
; -1.842 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.407     ; 0.373      ;
; -1.842 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; DVI_OUT:inst1|rSH_BLU[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.407     ; 0.373      ;
; -1.834 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.396     ; 0.376      ;
; -1.833 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.396     ; 0.375      ;
; -1.833 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.396     ; 0.375      ;
; -1.833 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.396     ; 0.375      ;
; -1.831 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.396     ; 0.373      ;
; -1.831 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.396     ; 0.373      ;
; -1.831 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.396     ; 0.373      ;
; -1.831 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.396     ; 0.373      ;
; -1.830 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.396     ; 0.372      ;
; -1.830 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.396     ; 0.372      ;
; -1.830 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.396     ; 0.372      ;
; -1.830 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.396     ; 0.372      ;
; 6.077  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.066     ; 1.796      ;
; 6.261  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.888      ;
; 6.261  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.888      ;
; 6.268  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.881      ;
; 6.268  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.881      ;
; 6.274  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.875      ;
; 6.274  ; DVI_OUT:inst1|rSH_BLU[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.253     ; 1.221      ;
; 6.279  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.870      ;
; 6.294  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.855      ;
; 6.299  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.850      ;
; 6.348  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.786      ;
; 6.350  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.799      ;
; 6.350  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.799      ;
; 6.357  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.792      ;
; 6.357  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.792      ;
; 6.363  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.786      ;
; 6.368  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.781      ;
; 6.383  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.766      ;
; 6.388  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.761      ;
; 6.402  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.747      ;
; 6.402  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.747      ;
; 6.409  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.740      ;
; 6.409  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.740      ;
; 6.414  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.735      ;
; 6.415  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.734      ;
; 6.416  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.066     ; 1.266      ;
; 6.420  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.729      ;
; 6.424  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.725      ;
; 6.424  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.725      ;
; 6.425  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.709      ;
; 6.427  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.707      ;
; 6.429  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.705      ;
; 6.431  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.718      ;
; 6.431  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.718      ;
; 6.433  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.716      ;
; 6.433  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.716      ;
; 6.433  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.701      ;
; 6.435  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.714      ;
; 6.436  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.698      ;
; 6.437  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.712      ;
; 6.437  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.697      ;
; 6.438  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.696      ;
; 6.439  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.695      ;
; 6.440  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.709      ;
; 6.440  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.709      ;
; 6.440  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.709      ;
; 6.442  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.707      ;
; 6.446  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.703      ;
; 6.451  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.698      ;
; 6.457  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.692      ;
; 6.458  ; DVI_OUT:inst1|rSH_RED[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.252     ; 1.229      ;
; 6.462  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.687      ;
; 6.466  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.683      ;
; 6.471  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.678      ;
; 6.476  ; DVI_OUT:inst1|rSH_RED[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.252     ; 1.020      ;
; 6.489  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.645      ;
; 6.497  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.652      ;
; 6.498  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.651      ;
; 6.499  ; DVI_OUT:inst1|rSH_BLU[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.264     ; 1.176      ;
; 6.502  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.647      ;
; 6.503  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.646      ;
; 6.505  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.163      ; 1.644      ;
; 6.511  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.623      ;
; 6.514  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.620      ;
; 6.515  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.035     ; 1.436      ;
; 6.516  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.618      ;
; 6.518  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.616      ;
; 6.519  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.035     ; 1.432      ;
; 6.520  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; 0.148      ; 1.614      ;
; 6.521  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.035     ; 1.430      ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PPU:inst9|clk_out'                                                                                                                                                       ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 34.665 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.292      ;
; 34.669 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.288      ;
; 34.679 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.278      ;
; 34.683 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.274      ;
; 34.738 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.219      ;
; 34.742 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.215      ;
; 34.752 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.205      ;
; 34.756 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.201      ;
; 34.793 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.157      ;
; 34.797 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.153      ;
; 34.828 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 5.124      ;
; 34.832 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.118      ;
; 34.832 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 5.120      ;
; 34.836 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.114      ;
; 34.844 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.106      ;
; 34.848 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.102      ;
; 34.855 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.102      ;
; 34.859 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.098      ;
; 34.866 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.084      ;
; 34.870 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.080      ;
; 34.886 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.064      ;
; 34.890 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.060      ;
; 34.901 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 5.051      ;
; 34.905 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.045      ;
; 34.905 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 5.047      ;
; 34.909 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.041      ;
; 34.910 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.047      ;
; 34.914 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.043      ;
; 34.917 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.033      ;
; 34.921 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 5.029      ;
; 34.928 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.029      ;
; 34.932 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 5.025      ;
; 34.959 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 4.991      ;
; 34.963 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 4.987      ;
; 34.983 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 4.974      ;
; 34.987 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 4.970      ;
; 35.026 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 4.931      ;
; 35.040 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 4.917      ;
; 35.115 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.837      ;
; 35.119 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.833      ;
; 35.154 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 4.796      ;
; 35.188 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.764      ;
; 35.189 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.763      ;
; 35.192 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.760      ;
; 35.193 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 4.757      ;
; 35.202 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.750      ;
; 35.205 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 4.745      ;
; 35.206 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.746      ;
; 35.216 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 4.741      ;
; 35.247 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 4.703      ;
; 35.268 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.684      ;
; 35.271 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.030     ; 4.686      ;
; 35.272 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.680      ;
; 35.275 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.677      ;
; 35.279 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.673      ;
; 35.341 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.611      ;
; 35.345 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.607      ;
; 35.403 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.552      ;
; 35.417 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.538      ;
; 35.420 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.643     ; 3.924      ;
; 35.476 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.476      ;
; 35.484 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.643     ; 3.860      ;
; 35.488 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.643     ; 3.856      ;
; 35.489 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.466      ;
; 35.492 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.463      ;
; 35.494 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.461      ;
; 35.495 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.460      ;
; 35.496 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.459      ;
; 35.497 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.458      ;
; 35.499 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.456      ;
; 35.503 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.452      ;
; 35.506 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.449      ;
; 35.508 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.447      ;
; 35.509 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.446      ;
; 35.510 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.445      ;
; 35.511 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.444      ;
; 35.513 ; PPU:inst9|r[6]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.638     ; 3.836      ;
; 35.513 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.442      ;
; 35.531 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.039     ; 4.417      ;
; 35.543 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.028     ; 4.416      ;
; 35.557 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.028     ; 4.402      ;
; 35.563 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.389      ;
; 35.564 ; PPU:inst9|r[7]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.643     ; 3.780      ;
; 35.566 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.037     ; 4.384      ;
; 35.570 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.039     ; 4.378      ;
; 35.577 ; PPU:inst9|r[6]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.638     ; 3.772      ;
; 35.579 ; PPU:inst9|b[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.631     ; 3.777      ;
; 35.581 ; PPU:inst9|r[6]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.638     ; 3.768      ;
; 35.582 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.039     ; 4.366      ;
; 35.593 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.032     ; 4.362      ;
; 35.601 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.351      ;
; 35.605 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 4.347      ;
; 35.617 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.039     ; 4.331      ;
; 35.620 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.039     ; 4.328      ;
; 35.622 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.039     ; 4.326      ;
; 35.623 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.039     ; 4.325      ;
; 35.624 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.039     ; 4.324      ;
; 35.624 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.039     ; 4.324      ;
; 35.625 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.039     ; 4.323      ;
; 35.627 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.039     ; 4.321      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PPU:inst9|VGA_CLK'                                                                                                                                     ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; 0.079 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.169      ; 2.402      ;
; 0.085 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.169      ; 2.408      ;
; 0.187 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.314      ;
; 0.306 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; PPU:inst9|col[3]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.426      ;
; 0.309 ; PPU:inst9|col[4]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; PPU:inst9|row[2]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; PPU:inst9|row[8]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; PPU:inst9|row[3]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.431      ;
; 0.316 ; PPU:inst9|row[9]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; PPU:inst9|col[9]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; PPU:inst9|row[0]            ; PPU:inst9|row[0]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; PPU:inst9|row[1]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; PPU:inst9|col[2]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.439      ;
; 0.321 ; PPU:inst9|col[0]            ; PPU:inst9|col[0]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.440      ;
; 0.322 ; PPU:inst9|row[7]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; PPU:inst9|col[5]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.442      ;
; 0.323 ; PPU:inst9|row[4]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; PPU:inst9|col[1]            ; PPU:inst9|col[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.442      ;
; 0.323 ; PPU:inst9|row[6]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.443      ;
; 0.333 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.453      ;
; 0.388 ; PPU:inst9|col[8]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.507      ;
; 0.405 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.162      ; 2.721      ;
; 0.407 ; PPU:inst9|PALETTE_ROM~248   ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.975      ; 2.536      ;
; 0.432 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.552      ;
; 0.456 ; PPU:inst9|col[3]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.575      ;
; 0.460 ; PPU:inst9|row[3]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.580      ;
; 0.464 ; PPU:inst9|row[0]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; PPU:inst9|row[2]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; PPU:inst9|row[0]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; PPU:inst9|row[1]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; PPU:inst9|col[4]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.586      ;
; 0.469 ; PPU:inst9|row[8]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; PPU:inst9|row[2]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; PPU:inst9|col[0]            ; PPU:inst9|col[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; PPU:inst9|col[4]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.589      ;
; 0.471 ; PPU:inst9|row[7]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; PPU:inst9|col[5]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.591      ;
; 0.472 ; PPU:inst9|col[1]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.591      ;
; 0.473 ; PPU:inst9|col[0]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.592      ;
; 0.478 ; PPU:inst9|col[2]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.597      ;
; 0.479 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.162      ; 2.795      ;
; 0.481 ; PPU:inst9|col[2]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.600      ;
; 0.481 ; PPU:inst9|row[6]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.601      ;
; 0.481 ; PPU:inst9|row[4]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.601      ;
; 0.484 ; PPU:inst9|row[6]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; PPU:inst9|row[4]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.604      ;
; 0.494 ; PPU:inst9|NMIE              ; PPU:inst9|NMIE              ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.613      ;
; 0.495 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.615      ;
; 0.502 ; PPU:inst9|row[5]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.622      ;
; 0.505 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.161      ; 2.820      ;
; 0.510 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.169      ; 2.833      ;
; 0.517 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.166      ; 2.837      ;
; 0.517 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.166      ; 2.837      ;
; 0.519 ; PPU:inst9|col[3]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.638      ;
; 0.521 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.161      ; 2.836      ;
; 0.522 ; PPU:inst9|col[3]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; PPU:inst9|PALETTE_ROM~128   ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.976      ; 2.652      ;
; 0.523 ; PPU:inst9|row[3]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.643      ;
; 0.526 ; PPU:inst9|row[3]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.646      ;
; 0.530 ; PPU:inst9|row[0]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; PPU:inst9|row[1]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.161      ; 2.845      ;
; 0.533 ; PPU:inst9|row[2]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; PPU:inst9|row[0]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; PPU:inst9|row[1]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; PPU:inst9|col[4]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; PPU:inst9|row[7]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; PPU:inst9|PALETTE_ROM~233   ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.993      ; 2.682      ;
; 0.535 ; PPU:inst9|col[5]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; PPU:inst9|col[1]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.654      ;
; 0.536 ; PPU:inst9|row[2]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; PPU:inst9|col[0]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.655      ;
; 0.536 ; PPU:inst9|col[4]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.655      ;
; 0.538 ; PPU:inst9|col[5]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.657      ;
; 0.538 ; PPU:inst9|col[1]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.657      ;
; 0.539 ; PPU:inst9|col[0]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.658      ;
; 0.541 ; PPU:inst9|PALETTE_ROM~233   ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.993      ; 2.688      ;
; 0.542 ; PPU:inst9|PALETTE_ROM~16    ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.968      ; 2.664      ;
; 0.544 ; PPU:inst9|col[2]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.663      ;
; 0.546 ; PPU:inst9|col[8]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.665      ;
; 0.547 ; PPU:inst9|col[2]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.666      ;
; 0.547 ; PPU:inst9|row[6]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.667      ;
; 0.547 ; PPU:inst9|row[4]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.667      ;
; 0.550 ; PPU:inst9|row[4]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.670      ;
; 0.550 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.162      ; 2.866      ;
; 0.553 ; PPU:inst9|PALETTE_ROM~240   ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.971      ; 2.678      ;
; 0.555 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.162      ; 2.871      ;
; 0.558 ; PPU:inst9|PALETTE_ROM~112   ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.979      ; 2.691      ;
; 0.570 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.166      ; 2.890      ;
; 0.572 ; PPU:inst9|PALETTE_ROM~241   ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.971      ; 2.697      ;
; 0.575 ; PPU:inst9|PALETTE_ROM~249   ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 2.161      ; 2.890      ;
; 0.578 ; PPU:inst9|PALETTE_ROM~241   ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.971      ; 2.703      ;
; 0.585 ; PPU:inst9|col[3]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.704      ;
; 0.588 ; PPU:inst9|col[3]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.707      ;
; 0.589 ; PPU:inst9|row[3]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.709      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.083 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.065     ; 0.307      ;
; 0.090 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.065     ; 0.314      ;
; 0.098 ; PPU:inst9|VGA_CLK         ; PPU:inst9|VGA_CLK                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.073     ; 0.314      ;
; 0.107 ; PPU:inst9|VGA_CLK         ; PPU:inst9|VGA_CLK                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.073     ; 0.323      ;
; 0.278 ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.397      ;
; 0.279 ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.398      ;
; 0.280 ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.399      ;
; 0.310 ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[0]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.323 ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.442      ;
; 0.396 ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.515      ;
; 0.401 ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.520      ;
; 0.402 ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.521      ;
; 0.432 ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.551      ;
; 0.436 ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.555      ;
; 0.437 ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.556      ;
; 0.450 ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.569      ;
; 0.463 ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.481 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 0.908      ;
; 0.496 ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.615      ;
; 0.496 ; CLKDIV:inst4|CNT[4]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.616      ;
; 0.498 ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[2]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.617      ;
; 0.500 ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.619      ;
; 0.501 ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.620      ;
; 0.502 ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[3]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.621      ;
; 0.503 ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CNT[1]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.622      ;
; 0.518 ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.528 ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CNT[4]                                                                           ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.535 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 0.962      ;
; 0.584 ; CLKDIV:inst4|CNT[1]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.602 ; CLKDIV:inst4|CNT[2]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.722      ;
; 0.613 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 1.036      ;
; 0.615 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.051      ;
; 0.622 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_9lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.040      ;
; 0.660 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_9lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 1.078      ;
; 0.666 ; CLKDIV:inst4|CNT[0]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.668 ; CLKDIV:inst4|CNT[3]       ; CLKDIV:inst4|CLK_OUT~reg0                                                                     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.788      ;
; 0.681 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 1.104      ;
; 0.686 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.122      ;
; 0.855 ; PPU:inst9|VGA_CLK         ; PPU:inst9|clk_out                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.058     ; 1.086      ;
; 0.858 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~234                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.295      ;
; 0.858 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~232                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.295      ;
; 0.858 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~235                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.295      ;
; 0.858 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~230                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.295      ;
; 0.858 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~231                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.295      ;
; 0.866 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_8lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 1.283      ;
; 0.868 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_7lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.282      ;
; 0.868 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux3_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 1.287      ;
; 0.886 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux0_rtl_0|altsyncram_elv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 1.305      ;
; 0.887 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_alv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 1.313      ;
; 0.892 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux1_rtl_0|altsyncram_dlv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 1.319      ;
; 0.916 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~54                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.326      ;
; 0.916 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~56                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.326      ;
; 0.916 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~59                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.326      ;
; 0.916 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~57                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.326      ;
; 0.916 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~58                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.326      ;
; 0.944 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_7lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.358      ;
; 0.945 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_8lv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 1.362      ;
; 0.951 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux3_rtl_0|altsyncram_blv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 1.370      ;
; 0.963 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~234                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.400      ;
; 0.963 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~231                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.400      ;
; 0.963 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~232                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.400      ;
; 0.963 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~235                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.400      ;
; 0.963 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~230                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.400      ;
; 0.972 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux0_rtl_0|altsyncram_elv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 1.391      ;
; 0.974 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_alv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 1.400      ;
; 0.979 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:Mux1_rtl_0|altsyncram_dlv:auto_generated|ram_block1a0~porta_address_reg0 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 1.406      ;
; 0.984 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~202                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.414      ;
; 0.984 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~200                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.414      ;
; 0.984 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~203                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.414      ;
; 0.984 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~198                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.414      ;
; 0.984 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~201                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.414      ;
; 0.984 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~199                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.414      ;
; 0.986 ; PPU:inst9|VGA_CLK         ; PPU:inst9|clk_out                                                                             ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.058     ; 1.217      ;
; 1.006 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~170                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 1.424      ;
; 1.006 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~168                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 1.424      ;
; 1.006 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~171                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 1.424      ;
; 1.006 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~166                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 1.424      ;
; 1.006 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~169                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 1.424      ;
; 1.006 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~167                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 1.424      ;
; 1.010 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~266                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.426      ;
; 1.010 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~263                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.426      ;
; 1.010 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~264                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.426      ;
; 1.010 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~267                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.426      ;
; 1.010 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 1.435      ;
; 1.010 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~262                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.426      ;
; 1.010 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~265                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 1.426      ;
; 1.015 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~54                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.425      ;
; 1.015 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_we_reg   ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 1.449      ;
; 1.015 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~56                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.425      ;
; 1.015 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~59                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.425      ;
; 1.015 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~57                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.425      ;
; 1.015 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~58                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.425      ;
; 1.030 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~55                                                                      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.142      ; 1.461      ;
; 1.036 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~250                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 1.457      ;
; 1.036 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~248                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 1.457      ;
; 1.036 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~251                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 1.457      ;
; 1.036 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~247                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 1.457      ;
; 1.053 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 1.474      ;
; 1.091 ; PPU:inst9|VGA_CLK         ; PPU:inst9|PALETTE_ROM~233                                                                     ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.493      ;
; 1.099 ; PPU:inst9|VGA_CLK         ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a1~porta_we_reg  ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 1.524      ;
+-------+---------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                    ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                         ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.178 ; CPU_6502:inst|flags[1]                         ; CPU_6502:inst|flags[1]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.045      ; 0.307      ;
; 0.185 ; MemoryController:inst8|OAM_COUNT[0]            ; MemoryController:inst8|OAM_COUNT[0]             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; CPU_6502:inst|Y[2]                             ; CPU_6502:inst|Y[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|Y[1]                             ; CPU_6502:inst|Y[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|ADDR[1]~reg0                     ; CPU_6502:inst|ADDR[1]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|Y[0]                             ; CPU_6502:inst|Y[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[0]                             ; CPU_6502:inst|X[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|flags[7]                         ; CPU_6502:inst|flags[7]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[6]                             ; CPU_6502:inst|M[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|page_crossed                     ; CPU_6502:inst|page_crossed                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|Y[7]                             ; CPU_6502:inst|Y[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|EX_CYCLE[1]                      ; CPU_6502:inst|EX_CYCLE[1]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[7]                            ; CPU_6502:inst|SP[7]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|A[1]                             ; CPU_6502:inst|A[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[6]                            ; CPU_6502:inst|SP[6]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[0]                            ; CPU_6502:inst|SP[0]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|EX_CYCLE[2]                      ; CPU_6502:inst|EX_CYCLE[2]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[6]                             ; CPU_6502:inst|X[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MemoryController:inst8|HC[7]                   ; MemoryController:inst8|HC[7]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|Y[6]                             ; CPU_6502:inst|Y[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MemoryController:inst8|HC_BIT                  ; MemoryController:inst8|HC_BIT                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[1]                            ; CPU_6502:inst|SP[1]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|A[6]                             ; CPU_6502:inst|A[6]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[4]                            ; CPU_6502:inst|SP[4]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[3]                            ; CPU_6502:inst|SP[3]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[5]                            ; CPU_6502:inst|SP[5]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|IR[1]                            ; CPU_6502:inst|IR[1]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|EX_CYCLE[0]                      ; CPU_6502:inst|EX_CYCLE[0]                       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|CPU_STATE.EXECUTE                ; CPU_6502:inst|CPU_STATE.EXECUTE                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[5]                             ; CPU_6502:inst|X[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|W                                ; CPU_6502:inst|W                                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|Y[4]                             ; CPU_6502:inst|Y[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|Y[3]                             ; CPU_6502:inst|Y[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|Y[5]                             ; CPU_6502:inst|Y[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|CPU_STATE.INIT1                  ; CPU_6502:inst|CPU_STATE.INIT1                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|CPU_STATE.INIT2                  ; CPU_6502:inst|CPU_STATE.INIT2                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|R                                ; CPU_6502:inst|R                                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[4]                             ; CPU_6502:inst|X[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|IR[6]                            ; CPU_6502:inst|IR[6]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[3]                             ; CPU_6502:inst|X[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|CPU_STATE.WAIT_OAM               ; CPU_6502:inst|CPU_STATE.WAIT_OAM                ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|NMI_STATE                        ; CPU_6502:inst|NMI_STATE                         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|IR[7]                            ; CPU_6502:inst|IR[7]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[2]                            ; CPU_6502:inst|SP[2]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[2]                             ; CPU_6502:inst|X[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|flags[2]                         ; CPU_6502:inst|flags[2]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|page_corrected                   ; CPU_6502:inst|page_corrected                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|IR[4]                            ; CPU_6502:inst|IR[4]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|flags[3]                         ; CPU_6502:inst|flags[3]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; CPU_6502:inst|IR[0]                            ; CPU_6502:inst|IR[0]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[2]                             ; CPU_6502:inst|M[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[3]                             ; CPU_6502:inst|M[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[14]                            ; CPU_6502:inst|M[14]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[13]                            ; CPU_6502:inst|M[13]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[12]                            ; CPU_6502:inst|M[12]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[5]                             ; CPU_6502:inst|M[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[10]                            ; CPU_6502:inst|M[10]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[8]                             ; CPU_6502:inst|M[8]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[0]                             ; CPU_6502:inst|M[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[0]                             ; CPU_6502:inst|A[0]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|flags[0]                         ; CPU_6502:inst|flags[0]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|X[7]                             ; CPU_6502:inst|X[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[7]                             ; CPU_6502:inst|A[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|flags[6]                         ; CPU_6502:inst|flags[6]                          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|X[1]                             ; CPU_6502:inst|X[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[5]                             ; CPU_6502:inst|A[5]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|IR[3]                            ; CPU_6502:inst|IR[3]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[1]                             ; CPU_6502:inst|M[1]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[4]                             ; CPU_6502:inst|A[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[4]                             ; CPU_6502:inst|M[4]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[3]                             ; CPU_6502:inst|A[3]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|IR[5]                            ; CPU_6502:inst|IR[5]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[7]                             ; CPU_6502:inst|M[7]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|IR[2]                            ; CPU_6502:inst|IR[2]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[2]                             ; CPU_6502:inst|A[2]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; CPU_6502:inst|ADDR[8]~reg0                     ; CPU_6502:inst|ADDR[8]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; CPU_6502:inst|M[11]                            ; CPU_6502:inst|M[11]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; CPU_6502:inst|M[9]                             ; CPU_6502:inst|M[9]                              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; CPU_6502:inst|M[15]                            ; CPU_6502:inst|M[15]                             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; MemoryController:inst8|PR                      ; MemoryController:inst8|UPDATE_ADDR              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; MemoryController:inst8|UPDATE_ADDR             ; MemoryController:inst8|UPDATE_ADDR              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.314      ;
; 0.252 ; MemoryController:inst8|HC[3]                   ; MemoryController:inst8|HC[2]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.373      ;
; 0.254 ; MemoryController:inst8|HC[6]                   ; MemoryController:inst8|HC[5]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; MemoryController:inst8|HC[4]                   ; MemoryController:inst8|HC[3]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; MemoryController:inst8|HC[1]                   ; MemoryController:inst8|HC[0]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; MemoryController:inst8|HC[5]                   ; MemoryController:inst8|HC[4]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.376      ;
; 0.265 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[0] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[6] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[6] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.388      ;
; 0.266 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[2] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[2] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.388      ;
; 0.266 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[1] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[1] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.388      ;
; 0.268 ; MemoryController:inst8|PPU_READ_BACK_BUFFER[7] ; MemoryController:inst8|PPU_READ_FRONT_BUFFER[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.390      ;
; 0.277 ; CPU_6502:inst|ADDR[3]~reg0                     ; CPU_6502:inst|ADDR[3]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; CPU_6502:inst|ADDR[0]~reg0                     ; CPU_6502:inst|ADDR[0]~reg0                      ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; CPU_6502:inst|PC[6]~reg0                       ; CPU_6502:inst|PC[6]~reg0                        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.398      ;
; 0.279 ; CPU_6502:inst|ADDR[15]~reg0                    ; CPU_6502:inst|ADDR[15]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; CPU_6502:inst|ADDR[14]~reg0                    ; CPU_6502:inst|ADDR[14]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; CPU_6502:inst|ADDR[10]~reg0                    ; CPU_6502:inst|ADDR[10]~reg0                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.402      ;
; 0.285 ; CPU_6502:inst|PC[3]~reg0                       ; CPU_6502:inst|PC[3]~reg0                        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.406      ;
; 0.293 ; MemoryController:inst8|HC[0]                   ; MemoryController:inst8|HC_BIT                   ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; MemoryController:inst8|HC[7]                   ; MemoryController:inst8|HC[6]                    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.415      ;
+-------+------------------------------------------------+-------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PPU:inst9|clk_out'                                                                                                                                             ;
+-------+-----------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.195 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[6]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[3]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.316      ;
; 0.212 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.332      ;
; 0.224 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.344      ;
; 0.224 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.344      ;
; 0.255 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[0]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.374      ;
; 0.261 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[5]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.383      ;
; 0.268 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[2]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[2]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.387      ;
; 0.271 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[8]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.390      ;
; 0.296 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[1]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.416      ;
; 0.311 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[7]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.440      ;
; 0.324 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.444      ;
; 0.325 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.445      ;
; 0.331 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[4]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.450      ;
; 0.391 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[6]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.511      ;
; 0.401 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[0]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.522      ;
; 0.403 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[5]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.523      ;
; 0.407 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.527      ;
; 0.409 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[4]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.031      ; 0.524      ;
; 0.410 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[7]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.532      ;
; 0.430 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[5]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.548      ;
; 0.438 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.560      ;
; 0.439 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.042      ; 0.565      ;
; 0.440 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.042      ; 0.566      ;
; 0.440 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.562      ;
; 0.441 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.043      ; 0.568      ;
; 0.441 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.563      ;
; 0.441 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.563      ;
; 0.442 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.043      ; 0.569      ;
; 0.498 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[1]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.618      ;
; 0.506 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.627      ;
; 0.508 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.629      ;
; 0.511 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[7]    ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.629      ;
; 0.516 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[1]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.032      ; 0.632      ;
; 0.516 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[6]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.043      ; 0.643      ;
; 0.531 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[4]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.650      ;
; 0.532 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.650      ;
; 0.538 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[0]    ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.660      ;
; 0.538 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[3]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.659      ;
; 0.547 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.669      ;
; 0.549 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.671      ;
; 0.550 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.042      ; 0.676      ;
; 0.551 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.042      ; 0.677      ;
; 0.552 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.042      ; 0.678      ;
; 0.553 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.675      ;
; 0.557 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.043      ; 0.684      ;
; 0.560 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.043      ; 0.687      ;
; 0.562 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.043      ; 0.689      ;
; 0.576 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.698      ;
; 0.589 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.033      ; 0.706      ;
; 0.589 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.033      ; 0.706      ;
; 0.589 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.033      ; 0.706      ;
; 0.589 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.033      ; 0.706      ;
; 0.589 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.033      ; 0.706      ;
; 0.593 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.715      ;
; 0.593 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.715      ;
; 0.593 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.715      ;
; 0.593 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.715      ;
; 0.593 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.715      ;
; 0.605 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.726      ;
; 0.605 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.726      ;
; 0.606 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.728      ;
; 0.606 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.728      ;
; 0.606 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.728      ;
; 0.606 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.728      ;
; 0.606 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.728      ;
; 0.607 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.728      ;
; 0.615 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.733      ;
; 0.617 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.735      ;
; 0.618 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.736      ;
; 0.620 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.738      ;
; 0.621 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.739      ;
; 0.638 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.758      ;
; 0.642 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.762      ;
; 0.649 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.768      ;
; 0.652 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ONE_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.036      ; 0.772      ;
; 0.654 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.775      ;
; 0.656 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.775      ;
; 0.667 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.788      ;
; 0.673 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.031      ; 0.788      ;
; 0.675 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.031      ; 0.790      ;
; 0.677 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.031      ; 0.792      ;
; 0.677 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.031      ; 0.792      ;
; 0.679 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.031      ; 0.794      ;
; 0.680 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.031      ; 0.795      ;
; 0.682 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.031      ; 0.797      ;
; 0.688 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK           ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.031      ; 0.803      ;
; 0.704 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.826      ;
; 0.707 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8]    ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1] ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.829      ;
+-------+-----------------------------------------------------+---------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                               ;
+-------+--------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.245 ; DVI_OUT:inst1|rSH_GRN[5] ; DVI_OUT:inst1|rSH_GRN[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.373      ;
; 0.246 ; DVI_OUT:inst1|rSH_GRN[3] ; DVI_OUT:inst1|rSH_GRN[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.374      ;
; 0.247 ; DVI_OUT:inst1|rSH_GRN[8] ; DVI_OUT:inst1|rSH_GRN[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.375      ;
; 0.255 ; DVI_OUT:inst1|rSH_GRN[2] ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; DVI_OUT:inst1|rSH_RED[8] ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.375      ;
; 0.273 ; DVI_OUT:inst1|rSH_CLK[7] ; DVI_OUT:inst1|rSH_CLK[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.392      ;
; 0.275 ; DVI_OUT:inst1|rSH_CLK[2] ; DVI_OUT:inst1|rSH_CLK[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.394      ;
; 0.287 ; DVI_OUT:inst1|rSH_RED[7] ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; DVI_OUT:inst1|rSH_BLU[5] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; DVI_OUT:inst1|rSH_BLU[8] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.414      ;
; 0.288 ; DVI_OUT:inst1|rSH_RED[3] ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; DVI_OUT:inst1|rSH_RED[5] ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; DVI_OUT:inst1|rSH_BLU[7] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.416      ;
; 0.288 ; DVI_OUT:inst1|rSH_BLU[3] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.416      ;
; 0.289 ; DVI_OUT:inst1|rSH_BLU[2] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.416      ;
; 0.289 ; DVI_OUT:inst1|rSH_RED[4] ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.416      ;
; 0.289 ; DVI_OUT:inst1|rSH_BLU[6] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.416      ;
; 0.290 ; DVI_OUT:inst1|rSH_BLU[4] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.417      ;
; 0.290 ; DVI_OUT:inst1|rSH_RED[2] ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.417      ;
; 0.291 ; DVI_OUT:inst1|rSH_RED[9] ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.418      ;
; 0.293 ; DVI_OUT:inst1|rSH_GRN[7] ; DVI_OUT:inst1|rSH_GRN[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.421      ;
; 0.293 ; DVI_OUT:inst1|rSH_GRN[6] ; DVI_OUT:inst1|rSH_GRN[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.421      ;
; 0.294 ; DVI_OUT:inst1|rSH_BLU[9] ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.422      ;
; 0.295 ; DVI_OUT:inst1|rSH_GRN[9] ; DVI_OUT:inst1|rSH_GRN[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.423      ;
; 0.321 ; DVI_OUT:inst1|rSH_CLK[6] ; DVI_OUT:inst1|rSH_CLK[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.440      ;
; 0.348 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_CLK[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.467      ;
; 0.384 ; DVI_OUT:inst1|rSH_RED[6] ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.694      ;
; 0.433 ; DVI_OUT:inst1|rSH_CLK[4] ; DVI_OUT:inst1|rSH_CLK[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.552      ;
; 0.436 ; DVI_OUT:inst1|rSH_CLK[3] ; DVI_OUT:inst1|rSH_CLK[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.556      ;
; 0.479 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_CLK[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.598      ;
; 0.576 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.891      ;
; 0.578 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.893      ;
; 0.581 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.896      ;
; 0.584 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.899      ;
; 0.584 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.899      ;
; 0.623 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_CLK[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.742      ;
; 0.654 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.969      ;
; 0.656 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.971      ;
; 0.659 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.974      ;
; 0.662 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.977      ;
; 0.673 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.988      ;
; 0.682 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.997      ;
; 0.684 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.999      ;
; 0.684 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.999      ;
; 0.685 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 1.000      ;
; 0.687 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 1.002      ;
; 0.687 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 1.002      ;
; 0.687 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 1.002      ;
; 0.689 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 1.004      ;
; 0.690 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 1.005      ;
; 0.692 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 1.007      ;
; 0.714 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.833      ;
; 0.715 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.834      ;
; 0.717 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.043      ;
; 0.718 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.044      ;
; 0.718 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.837      ;
; 0.719 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.838      ;
; 0.722 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.048      ;
; 0.723 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.049      ;
; 0.731 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 1.046      ;
; 0.733 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 1.048      ;
; 0.733 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 1.048      ;
; 0.733 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_CLK[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.852      ;
; 0.736 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 1.051      ;
; 0.738 ; DVI_OUT:inst1|rSH_CLK[5] ; DVI_OUT:inst1|rSH_BLU[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 1.053      ;
; 0.759 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_CLK[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.879      ;
; 0.772 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 1.082      ;
; 0.774 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 1.084      ;
; 0.775 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 1.085      ;
; 0.775 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_BLU[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.101      ;
; 0.777 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 1.087      ;
; 0.779 ; DVI_OUT:inst1|rSH_GRN[4] ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.163     ; 0.700      ;
; 0.781 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 1.091      ;
; 0.782 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 1.092      ;
; 0.784 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 1.094      ;
; 0.796 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.915      ;
; 0.798 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.917      ;
; 0.799 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.918      ;
; 0.803 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.922      ;
; 0.812 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.138      ;
; 0.814 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.933      ;
; 0.815 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.141      ;
; 0.815 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.934      ;
; 0.816 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.142      ;
; 0.817 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.143      ;
; 0.817 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.936      ;
; 0.818 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.144      ;
; 0.818 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; DVI_OUT:inst1|rSH_CLK[8] ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.144      ;
; 0.819 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.938      ;
; 0.820 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.146      ;
; 0.821 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.940      ;
; 0.821 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.147      ;
; 0.822 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.148      ;
; 0.822 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.941      ;
; 0.823 ; DVI_OUT:inst1|rSH_CLK[1] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.149      ;
; 0.825 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.151      ;
; 0.825 ; DVI_OUT:inst1|rSH_CLK[9] ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 1.135      ;
; 0.826 ; DVI_OUT:inst1|rSH_CLK[0] ; DVI_OUT:inst1|rSH_BLU[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 1.152      ;
+-------+--------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                 ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 36.760 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 40.000       ; -0.483     ; 2.744      ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                 ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 2.576 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; -0.333     ; 2.347      ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 52.968 ns




+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -25.151   ; -0.182 ; 33.125   ; 2.576   ; 3.518               ;
;  CLKDIV:inst4|CLK_OUT~reg0                         ; -5.400    ; 0.178  ; 33.125   ; 2.576   ; 19.528              ;
;  CLOCK                                             ; N/A       ; N/A    ; N/A      ; N/A     ; 9.832               ;
;  PPU:inst9|VGA_CLK                                 ; -25.151   ; 0.079  ; N/A      ; N/A     ; 19.532              ;
;  PPU:inst9|clk_out                                 ; 28.026    ; 0.195  ; N/A      ; N/A     ; 19.631              ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -12.852   ; -0.182 ; N/A      ; N/A     ; 9.604               ;
;  inst6|altpll_component|auto_generated|pll1|clk[1] ; -4.077    ; 0.245  ; N/A      ; N/A     ; 3.518               ;
; Design-wide TNS                                    ; -2261.064 ; -0.335 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLKDIV:inst4|CLK_OUT~reg0                         ; -41.222   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK                                             ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  PPU:inst9|VGA_CLK                                 ; -459.385  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  PPU:inst9|clk_out                                 ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -1650.582 ; -0.335 ; N/A      ; N/A     ; 0.000               ;
;  inst6|altpll_component|auto_generated|pll1|clk[1] ; -109.875  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HDMI_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT15        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT14        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT13        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT12        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT11        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT10        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT9         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT8         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT0                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT1                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT2                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT3                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT4                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT5                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT6                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT7                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DOUT15        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DOUT14        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; DOUT13        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; DOUT12        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DOUT11        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DOUT10        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DOUT9         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DOUT8         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DOUT15        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DOUT14        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; DOUT13        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; DOUT12        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DOUT11        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DOUT10        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DOUT9         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DOUT8         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; HDMI_TX[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; HDMI_TX[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; HDMI_TX[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DOUT15        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DOUT14        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; DOUT13        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; DOUT12        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DOUT11        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DOUT10        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DOUT9         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DOUT8         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; HDMI_TX[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; HDMI_TX[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; HDMI_TX[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths  ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; 30787        ; 1029821   ; 31459    ; 376041   ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0                         ; 0            ; 0         ; 8        ; 0        ;
; MemoryController:inst8|DMA_WRITE                  ; CLKDIV:inst4|CLK_OUT~reg0                         ; 0            ; 0         ; 1856     ; 1856     ;
; PPU:inst9|VGA_CLK                                 ; CLKDIV:inst4|CLK_OUT~reg0                         ; 755          ; 0         ; 513      ; 0        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 1            ; 3070      ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 35           ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 3622         ; 208       ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 342          ; 0         ; 0        ; 0        ;
; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0         ; 0        ; 0        ;
; PPU:inst9|clk_out                                 ; PPU:inst9|clk_out                                 ; 6741         ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|clk_out                                 ; 1539         ; 0         ; 0        ; 0        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; PPU:inst9|VGA_CLK                                 ; 0            ; 218765052 ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK                                 ; 53929627     ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK                                 ; > 2147483647 ; 0         ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                         ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths  ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; 30787        ; 1029821   ; 31459    ; 376041   ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; CLKDIV:inst4|CLK_OUT~reg0                         ; 0            ; 0         ; 8        ; 0        ;
; MemoryController:inst8|DMA_WRITE                  ; CLKDIV:inst4|CLK_OUT~reg0                         ; 0            ; 0         ; 1856     ; 1856     ;
; PPU:inst9|VGA_CLK                                 ; CLKDIV:inst4|CLK_OUT~reg0                         ; 755          ; 0         ; 513      ; 0        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 1            ; 3070      ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 35           ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 3622         ; 208       ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 342          ; 0         ; 0        ; 0        ;
; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0         ; 0        ; 0        ;
; PPU:inst9|clk_out                                 ; PPU:inst9|clk_out                                 ; 6741         ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|clk_out                                 ; 1539         ; 0         ; 0        ; 0        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; PPU:inst9|VGA_CLK                                 ; 0            ; 218765052 ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK                                 ; 53929627     ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK                                 ; > 2147483647 ; 0         ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                        ;
+-------------------+---------------------------+----------+----------+----------+----------+
; From Clock        ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+---------------------------+----------+----------+----------+----------+
; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 1        ; 0        ; 0        ; 0        ;
+-------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Removal Transfers                                                                         ;
+-------------------+---------------------------+----------+----------+----------+----------+
; From Clock        ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+---------------------------+----------+----------+----------+----------+
; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 1        ; 0        ; 0        ; 0        ;
+-------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; Base      ; Constrained ;
; CLOCK                                             ; CLOCK                                             ; Base      ; Constrained ;
; MemoryController:inst8|DMA_WRITE                  ; MemoryController:inst8|DMA_WRITE                  ; Base      ; Constrained ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK                                 ; Base      ; Constrained ;
; PPU:inst9|clk_out                                 ; PPU:inst9|clk_out                                 ; Base      ; Constrained ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DOUT0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT3      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT4      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT5      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT6      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT7      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DOUT8       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT9       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT10      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT11      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT12      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT13      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT14      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT15      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DOUT0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT3      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT4      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT5      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT6      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT7      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DOUT8       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT9       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT10      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT11      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT12      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT13      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT14      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT15      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Mar 24 20:31:33 2024
Info: Command: quartus_sta NES -c NES
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'NES.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Rise) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Fall) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -25.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -25.151            -459.385 PPU:inst9|VGA_CLK 
    Info (332119):   -12.852           -1650.582 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.400             -41.222 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    -4.077            -109.875 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    28.026               0.000 PPU:inst9|clk_out 
Info (332146): Worst-case hold slack is -0.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.047              -0.070 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.435               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):     0.456               0.000 PPU:inst9|VGA_CLK 
    Info (332119):     0.486               0.000 PPU:inst9|clk_out 
    Info (332119):     0.621               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 33.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    33.125               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case removal slack is 5.852
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.852               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case minimum pulse width slack is 3.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.518               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.619               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.264               0.000 CLOCK 
    Info (332119):    19.606               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    19.621               0.000 PPU:inst9|VGA_CLK 
    Info (332119):    19.668               0.000 PPU:inst9|clk_out 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 43.855 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Rise) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Fall) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -24.051
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -24.051            -438.985 PPU:inst9|VGA_CLK 
    Info (332119):   -11.901           -1497.814 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.225             -39.963 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    -3.589             -95.917 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    28.549               0.000 PPU:inst9|clk_out 
Info (332146): Worst-case hold slack is -0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.182              -0.335 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):     0.404               0.000 PPU:inst9|VGA_CLK 
    Info (332119):     0.450               0.000 PPU:inst9|clk_out 
    Info (332119):     0.581               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 33.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    33.464               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case removal slack is 5.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.290               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case minimum pulse width slack is 3.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.518               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.604               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.264               0.000 CLOCK 
    Info (332119):    19.528               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    19.532               0.000 PPU:inst9|VGA_CLK 
    Info (332119):    19.631               0.000 PPU:inst9|clk_out 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 44.761 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Rise) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Fall) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.901            -198.657 PPU:inst9|VGA_CLK 
    Info (332119):    -6.009            -805.058 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.097             -15.858 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    -2.031             -55.961 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    34.665               0.000 PPU:inst9|clk_out 
Info (332146): Worst-case hold slack is 0.079
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.079               0.000 PPU:inst9|VGA_CLK 
    Info (332119):     0.083               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.178               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):     0.195               0.000 PPU:inst9|clk_out 
    Info (332119):     0.245               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 36.760
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.760               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case removal slack is 2.576
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.576               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case minimum pulse width slack is 3.762
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.762               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.719               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.832               0.000 CLOCK 
    Info (332119):    19.663               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    19.663               0.000 PPU:inst9|VGA_CLK 
    Info (332119):    19.752               0.000 PPU:inst9|clk_out 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 52.968 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 5110 megabytes
    Info: Processing ended: Sun Mar 24 20:31:39 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:10


