// Seed: 4014161261
module module_0 (
    input id_2,
    input id_3,
    input logic id_4,
    input reg id_5,
    output id_6
);
  assign id_2 = id_3;
  always @* begin
    id_5 <= id_1;
  end
endmodule
