<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4808" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4808{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4808{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4808{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4808{left:189px;bottom:943px;letter-spacing:-0.14px;}
#t5_4808{left:526px;bottom:943px;letter-spacing:-0.12px;}
#t6_4808{left:526px;bottom:921px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t7_4808{left:189px;bottom:897px;letter-spacing:-0.16px;}
#t8_4808{left:526px;bottom:897px;letter-spacing:-0.11px;}
#t9_4808{left:526px;bottom:875px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_4808{left:189px;bottom:851px;letter-spacing:-0.15px;}
#tb_4808{left:526px;bottom:851px;letter-spacing:-0.11px;}
#tc_4808{left:526px;bottom:830px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#td_4808{left:189px;bottom:805px;letter-spacing:-0.14px;}
#te_4808{left:526px;bottom:805px;letter-spacing:-0.11px;}
#tf_4808{left:526px;bottom:784px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tg_4808{left:189px;bottom:759px;letter-spacing:-0.13px;}
#th_4808{left:526px;bottom:759px;letter-spacing:-0.11px;}
#ti_4808{left:526px;bottom:738px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tj_4808{left:189px;bottom:713px;letter-spacing:-0.13px;}
#tk_4808{left:526px;bottom:713px;letter-spacing:-0.11px;}
#tl_4808{left:526px;bottom:692px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tm_4808{left:189px;bottom:668px;letter-spacing:-0.14px;}
#tn_4808{left:526px;bottom:668px;letter-spacing:-0.14px;}
#to_4808{left:189px;bottom:643px;letter-spacing:-0.13px;}
#tp_4808{left:526px;bottom:643px;letter-spacing:-0.11px;}
#tq_4808{left:526px;bottom:622px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tr_4808{left:189px;bottom:597px;letter-spacing:-0.13px;}
#ts_4808{left:526px;bottom:597px;letter-spacing:-0.11px;}
#tt_4808{left:526px;bottom:576px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tu_4808{left:189px;bottom:551px;letter-spacing:-0.14px;}
#tv_4808{left:526px;bottom:551px;letter-spacing:-0.14px;}
#tw_4808{left:80px;bottom:527px;letter-spacing:-0.15px;}
#tx_4808{left:142px;bottom:527px;letter-spacing:-0.18px;}
#ty_4808{left:189px;bottom:527px;letter-spacing:-0.15px;}
#tz_4808{left:433px;bottom:527px;letter-spacing:-0.14px;}
#t10_4808{left:526px;bottom:527px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t11_4808{left:526px;bottom:506px;letter-spacing:-0.13px;}
#t12_4808{left:526px;bottom:484px;letter-spacing:-0.13px;}
#t13_4808{left:189px;bottom:460px;letter-spacing:-0.11px;}
#t14_4808{left:433px;bottom:460px;letter-spacing:-0.14px;}
#t15_4808{left:526px;bottom:460px;letter-spacing:-0.12px;}
#t16_4808{left:526px;bottom:438px;letter-spacing:-0.11px;}
#t17_4808{left:189px;bottom:414px;letter-spacing:-0.14px;}
#t18_4808{left:433px;bottom:414px;letter-spacing:-0.13px;}
#t19_4808{left:526px;bottom:414px;letter-spacing:-0.12px;}
#t1a_4808{left:526px;bottom:393px;letter-spacing:-0.11px;}
#t1b_4808{left:189px;bottom:368px;letter-spacing:-0.14px;}
#t1c_4808{left:433px;bottom:368px;letter-spacing:-0.14px;}
#t1d_4808{left:526px;bottom:368px;letter-spacing:-0.12px;}
#t1e_4808{left:526px;bottom:347px;letter-spacing:-0.11px;}
#t1f_4808{left:189px;bottom:322px;letter-spacing:-0.14px;}
#t1g_4808{left:433px;bottom:322px;letter-spacing:-0.14px;}
#t1h_4808{left:526px;bottom:322px;letter-spacing:-0.12px;}
#t1i_4808{left:526px;bottom:301px;letter-spacing:-0.11px;}
#t1j_4808{left:189px;bottom:276px;letter-spacing:-0.14px;}
#t1k_4808{left:526px;bottom:276px;letter-spacing:-0.14px;}
#t1l_4808{left:81px;bottom:252px;letter-spacing:-0.17px;}
#t1m_4808{left:142px;bottom:252px;letter-spacing:-0.17px;}
#t1n_4808{left:189px;bottom:252px;letter-spacing:-0.16px;}
#t1o_4808{left:433px;bottom:252px;letter-spacing:-0.14px;}
#t1p_4808{left:526px;bottom:252px;letter-spacing:-0.12px;}
#t1q_4808{left:526px;bottom:231px;letter-spacing:-0.11px;}
#t1r_4808{left:526px;bottom:214px;letter-spacing:-0.12px;}
#t1s_4808{left:82px;bottom:189px;letter-spacing:-0.16px;}
#t1t_4808{left:142px;bottom:189px;letter-spacing:-0.17px;}
#t1u_4808{left:189px;bottom:189px;letter-spacing:-0.14px;}
#t1v_4808{left:433px;bottom:189px;letter-spacing:-0.14px;}
#t1w_4808{left:526px;bottom:189px;letter-spacing:-0.12px;}
#t1x_4808{left:526px;bottom:168px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1y_4808{left:189px;bottom:144px;}
#t1z_4808{left:526px;bottom:144px;letter-spacing:-0.14px;}
#t20_4808{left:89px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t21_4808{left:175px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t22_4808{left:124px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t23_4808{left:90px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t24_4808{left:213px;bottom:1031px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t25_4808{left:100px;bottom:1008px;letter-spacing:-0.12px;}
#t26_4808{left:101px;bottom:991px;letter-spacing:-0.13px;}
#t27_4808{left:224px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t28_4808{left:455px;bottom:991px;letter-spacing:-0.16px;}
#t29_4808{left:640px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2a_4808{left:87px;bottom:967px;letter-spacing:-0.18px;}
#t2b_4808{left:143px;bottom:967px;letter-spacing:-0.14px;}

.s1_4808{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4808{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4808{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4808{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4808{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4808" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4808Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4808" style="-webkit-user-select: none;"><object width="935" height="1210" data="4808/4808.svg" type="image/svg+xml" id="pdf4808" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4808" class="t s1_4808">2-286 </span><span id="t2_4808" class="t s1_4808">Vol. 4 </span>
<span id="t3_4808" class="t s2_4808">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4808" class="t s3_4808">11 </span><span id="t5_4808" class="t s3_4808">Power Limitation Log (R/WC0) </span>
<span id="t6_4808" class="t s3_4808">See Table 2-2. </span>
<span id="t7_4808" class="t s3_4808">12 </span><span id="t8_4808" class="t s3_4808">Current Limit Status (R/O) </span>
<span id="t9_4808" class="t s3_4808">See Table 2-2. </span>
<span id="ta_4808" class="t s3_4808">13 </span><span id="tb_4808" class="t s3_4808">Current Limit Log (R/WC0) </span>
<span id="tc_4808" class="t s3_4808">See Table 2-2. </span>
<span id="td_4808" class="t s3_4808">14 </span><span id="te_4808" class="t s3_4808">Cross Domain Limit Status (R/O) </span>
<span id="tf_4808" class="t s3_4808">See Table 2-2. </span>
<span id="tg_4808" class="t s3_4808">15 </span><span id="th_4808" class="t s3_4808">Cross Domain Limit Log (R/WC0) </span>
<span id="ti_4808" class="t s3_4808">See Table 2-2. </span>
<span id="tj_4808" class="t s3_4808">22:16 </span><span id="tk_4808" class="t s3_4808">Digital Readout (R/O) </span>
<span id="tl_4808" class="t s3_4808">See Table 2-2. </span>
<span id="tm_4808" class="t s3_4808">26:23 </span><span id="tn_4808" class="t s3_4808">Reserved </span>
<span id="to_4808" class="t s3_4808">30:27 </span><span id="tp_4808" class="t s3_4808">Resolution in Degrees Celsius (R/O) </span>
<span id="tq_4808" class="t s3_4808">See Table 2-2. </span>
<span id="tr_4808" class="t s3_4808">31 </span><span id="ts_4808" class="t s3_4808">Reading Valid (R/O) </span>
<span id="tt_4808" class="t s3_4808">See Table 2-2. </span>
<span id="tu_4808" class="t s3_4808">63:32 </span><span id="tv_4808" class="t s3_4808">Reserved </span>
<span id="tw_4808" class="t s3_4808">1ADH </span><span id="tx_4808" class="t s3_4808">429 </span><span id="ty_4808" class="t s3_4808">MSR_TURBO_RATIO_LIMIT </span><span id="tz_4808" class="t s3_4808">Package </span><span id="t10_4808" class="t s3_4808">Maximum Ratio Limit of Turbo Mode </span>
<span id="t11_4808" class="t s3_4808">R/O if MSR_PLATFORM_INFO.[28] = 0, </span>
<span id="t12_4808" class="t s3_4808">R/W if MSR_PLATFORM_INFO.[28] = 1 </span>
<span id="t13_4808" class="t s3_4808">7:0 </span><span id="t14_4808" class="t s3_4808">Package </span><span id="t15_4808" class="t s3_4808">Maximum Ratio Limit for 1C </span>
<span id="t16_4808" class="t s3_4808">Maximum turbo ratio limit of 1 core active. </span>
<span id="t17_4808" class="t s3_4808">15:8 </span><span id="t18_4808" class="t s3_4808">Package </span><span id="t19_4808" class="t s3_4808">Maximum Ratio Limit for 2C </span>
<span id="t1a_4808" class="t s3_4808">Maximum turbo ratio limit of 2 core active. </span>
<span id="t1b_4808" class="t s3_4808">23:16 </span><span id="t1c_4808" class="t s3_4808">Package </span><span id="t1d_4808" class="t s3_4808">Maximum Ratio Limit for 3C </span>
<span id="t1e_4808" class="t s3_4808">Maximum turbo ratio limit of 3 core active. </span>
<span id="t1f_4808" class="t s3_4808">31:24 </span><span id="t1g_4808" class="t s3_4808">Package </span><span id="t1h_4808" class="t s3_4808">Maximum Ratio Limit for 4C </span>
<span id="t1i_4808" class="t s3_4808">Maximum turbo ratio limit of 4 core active. </span>
<span id="t1j_4808" class="t s3_4808">63:32 </span><span id="t1k_4808" class="t s3_4808">Reserved </span>
<span id="t1l_4808" class="t s3_4808">1C9H </span><span id="t1m_4808" class="t s3_4808">457 </span><span id="t1n_4808" class="t s3_4808">MSR_LASTBRANCH_TOS </span><span id="t1o_4808" class="t s3_4808">Thread </span><span id="t1p_4808" class="t s3_4808">Last Branch Record Stack TOS (R/W) </span>
<span id="t1q_4808" class="t s3_4808">Contains an index (bits 0-4) that points to the MSR </span>
<span id="t1r_4808" class="t s3_4808">containing the most recent branch record. </span>
<span id="t1s_4808" class="t s3_4808">1FCH </span><span id="t1t_4808" class="t s3_4808">508 </span><span id="t1u_4808" class="t s3_4808">MSR_POWER_CTL </span><span id="t1v_4808" class="t s3_4808">Core </span><span id="t1w_4808" class="t s3_4808">Power Control Register </span>
<span id="t1x_4808" class="t s3_4808">See http://biosbits.org. </span>
<span id="t1y_4808" class="t s3_4808">0 </span><span id="t1z_4808" class="t s3_4808">Reserved </span>
<span id="t20_4808" class="t s4_4808">Table 2-39. </span><span id="t21_4808" class="t s4_4808">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t22_4808" class="t s4_4808">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t23_4808" class="t s4_4808">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t24_4808" class="t s4_4808">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t25_4808" class="t s5_4808">Register </span>
<span id="t26_4808" class="t s5_4808">Address </span><span id="t27_4808" class="t s5_4808">Register Name / Bit Fields </span><span id="t28_4808" class="t s5_4808">Scope </span><span id="t29_4808" class="t s5_4808">Bit Description </span>
<span id="t2a_4808" class="t s5_4808">Hex </span><span id="t2b_4808" class="t s5_4808">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
