<profile>

<section name = "Report Version" level="0">
<item name = "Tool">Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC</item>
<item name = "Version">2012.4</item>
<item name = "Build date">Fri Dec 07 12:41:34 PM 2012</item>
<item name = "Copyright (C)">2012 Xilinx Inc. All rights reserved.</item>
</section>

<section name = "General Information" level="0">
<item name = "Project">IDCT</item>
<item name = "Solution">solution1</item>
<item name = "Date">Tue Sep 29 20:16:18 2015
</item>
</section>

<section name = "User Assignments" level="0">
<item name = "Product Family">kintex7 kintex7_fpv6 zynq zynq_fpv6 </item>
<item name = "Part">xc7z020clg484-1</item>
<item name = "Top Model name">IDCT</item>
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">3.00</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Summary of timing analysis">
<section name = "" level="1">
<item name = "Estimated clock period (ns)">6.36</item>
</section>
</item>
<item name = "Summary of overall latency (clock cycles)">
<section name = "" level="1">
<item name = "Best-case latency">?</item>
<item name = "Average-case latency">?</item>
<item name = "Worst-case latency">?</item>
</section>
</item>
</section>

<section name = "Area Estimates" level="0">
<item name = "Summary"><table name="(Target device: xc7z020clg484-1)" hasTotal="1">
<keys size="5">BRAM_18K, DSP48E, FF, LUT, SLICE</keys>
<column name="Component">4, 56, 2283, 2334, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 35, -, -</column>
<column name="ShiftMemory">-, -, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 13300</specialColumn>
<specialColumn name="Utilization (%)">1, 25, 2, 4, 0</specialColumn>
</table>
</item>
<item name = "Details">
<section name = "" level="1">
<item name = "Component"><table name="" hasTotal="1">
<keys size="4">BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_IDCT_thread_fu_80 (IDCT_thread)">4, 56, 2283, 2334</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="0"></keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="0"></keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="0"></keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="0"></keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="3">Bits, Consts, FF</keys>
<column name="ReadEnablePort_0">1, 0, 1</column>
<column name="ReadEnablePort_1">1, 0, 1</column>
<column name="WriteDataPort_0">32, 0, 32</column>
<column name="WriteEnablePort_0">1, 0, 1</column>
</table>
</item>
<item name = "ShiftMemory"><table name="" hasTotal="1">
<keys size="0"></keys>
</table>
</item>
</section>
</item>
<item name = "Hierarchical Multiplexer Count"><table name="" hasTotal="1">
<keys size="3">Size, Bits, Count</keys>
<column name="(This level)">0, 0, 0</column>
<column name="grp_IDCT_thread_fu_80 (IDCT_thread)">140, 297, 1394</column>
</table>
</item>
</section>

<section name = "Power Estimate" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="1">Power</keys>
<column name="Component">466</column>
<column name="Expression">-</column>
<column name="FIFO">-</column>
<column name="Memory">-</column>
<column name="Multiplexer">-</column>
<column name="Register">3</column>
<column name="ShiftMemory">-</column>
</table>
</item>
<item name = "Hierarchical Register Count"><table name="" hasTotal="1">
<keys size="1">Count</keys>
<column name="(This level)">35</column>
<column name="grp_IDCT_thread_fu_80 (IDCT_thread)">2283</column>
</table>
</item>
</section>

<section name = "Interface Summary" level="0">
<item name = "Interfaces"><table name="" hasTotal="0">
<keys size="7">Object, Type, Scope, IO Protocol, IO Config, Dir, Bits</keys>
<column name="nResetPort">IDCT::IDCT, return value, -, , , in, 1</column>
<column name="ClockPort">, , -, , , in, 1</column>
<column name="ReadEnablePort_0">ReadEnablePort_0, pointer, -, , , out, 1</column>
<column name="ReadEmptyPort_0">ReadEmptyPort_0, pointer, -, , , in, 1</column>
<column name="ReadDataPort_0">ReadDataPort_0, pointer, -, , , in, 32</column>
<column name="WriteEnablePort_0">WriteEnablePort_0, pointer, -, , , out, 1</column>
<column name="WriteFullPort_0">WriteFullPort_0, pointer, -, , , in, 1</column>
<column name="WriteDataPort_0">WriteDataPort_0, pointer, -, , , out, 32</column>
<column name="ReadEnablePort_1">ReadEnablePort_1, pointer, -, , , out, 1</column>
<column name="ReadEmptyPort_1">ReadEmptyPort_1, pointer, -, , , in, 1</column>
<column name="ReadDataPort_1">ReadDataPort_1, pointer, -, , , in, 32</column>
</table>
</item>
</section>
</profile>
