{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566855061546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566855061547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 18:31:01 2019 " "Processing started: Mon Aug 26 18:31:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566855061547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566855061547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED " "Command: quartus_map --read_settings_files=on --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566855061547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566855061761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566855061761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL_Blink_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RTL_Blink_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RTL_Blink_LED-rtl " "Found design unit 1: RTL_Blink_LED-rtl" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/RTL_Blink_LED.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566855070966 ""} { "Info" "ISGN_ENTITY_NAME" "1 RTL_Blink_LED " "Found entity 1: RTL_Blink_LED" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/RTL_Blink_LED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566855070966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566855070966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/RTL_Blink_LED_MAP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/RTL_Blink_LED_MAP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RTL_Blink_LED_MAP-rtl " "Found design unit 1: RTL_Blink_LED_MAP-rtl" {  } { { "output_files/RTL_Blink_LED_MAP.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/output_files/RTL_Blink_LED_MAP.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566855070966 ""} { "Info" "ISGN_ENTITY_NAME" "1 RTL_Blink_LED_MAP " "Found entity 1: RTL_Blink_LED_MAP" {  } { { "output_files/RTL_Blink_LED_MAP.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/output_files/RTL_Blink_LED_MAP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566855070966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566855070966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RTL_Blink_LED " "Elaborating entity \"RTL_Blink_LED\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566855071009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTL_Blink_LED_MAP RTL_Blink_LED_MAP:name " "Elaborating entity \"RTL_Blink_LED_MAP\" for hierarchy \"RTL_Blink_LED_MAP:name\"" {  } { { "RTL_Blink_LED.vhd" "name" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/RTL_Blink_LED.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566855071011 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RTL_Blink_LED_MAP:name\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RTL_Blink_LED_MAP:name\|Mod0\"" {  } { { "output_files/RTL_Blink_LED_MAP.vhd" "Mod0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/output_files/RTL_Blink_LED_MAP.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1566855071348 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1566855071348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RTL_Blink_LED_MAP:name\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"RTL_Blink_LED_MAP:name\|lpm_divide:Mod0\"" {  } { { "output_files/RTL_Blink_LED_MAP.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/output_files/RTL_Blink_LED_MAP.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566855071383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RTL_Blink_LED_MAP:name\|lpm_divide:Mod0 " "Instantiated megafunction \"RTL_Blink_LED_MAP:name\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566855071383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 25 " "Parameter \"LPM_WIDTHD\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566855071383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566855071383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566855071383 ""}  } { { "output_files/RTL_Blink_LED_MAP.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/output_files/RTL_Blink_LED_MAP.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566855071383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/db/lpm_divide_a5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566855071414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566855071414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566855071417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566855071417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566855071448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566855071448 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1566855102967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566855103453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566855103453 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_button_pio\[2\] " "No output dependent on input pin \"fpga_button_pio\[2\]\"" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/RTL_Blink_LED.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566855103507 "|RTL_Blink_LED|fpga_button_pio[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_button_pio\[3\] " "No output dependent on input pin \"fpga_button_pio\[3\]\"" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/RTL_Blink_LED.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566855103507 "|RTL_Blink_LED|fpga_button_pio[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_button_pio\[4\] " "No output dependent on input pin \"fpga_button_pio\[4\]\"" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/RTL_Blink_LED.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566855103507 "|RTL_Blink_LED|fpga_button_pio[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_button_pio\[5\] " "No output dependent on input pin \"fpga_button_pio\[5\]\"" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Embarcados-Avancados/Tutorial-FPGA-RLT/RTL_Blink_LED.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566855103507 "|RTL_Blink_LED|fpga_button_pio[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1566855103507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "889 " "Implemented 889 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566855103509 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566855103509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "869 " "Implemented 869 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566855103509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566855103509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1079 " "Peak virtual memory: 1079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566855103515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 18:31:43 2019 " "Processing ended: Mon Aug 26 18:31:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566855103515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566855103515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566855103515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566855103515 ""}
