// generated by newgenasym  Sat Mar 26 16:31:42 2005


module scu (\1dir , \1dvalid* , \1iqd , \1sts , \1susp* , \2dir , \2dvalid* , \2iqd ,
        \2sts , \2susp* , c_clk, cclk, cdone, cdout, \cinit* , \cprg* ,
        \ctrint* , ctrmiso, ctrmosi, \ctroe* , ctrsclk, \ctrscs* , ctrsel,
        \den* , din_d0, done, dt_rn, \fsscs* , \init* , \int* , io, iqclkin,
        iqclkout, l_ad, l_ale, l_clk, \l_cs* , \l_int* , \l_oe* , l_rdy,
        \l_wr* , la, \lads* , \lbe* , \lblast* , lbreq_in, lbreq_o, \lbterm* ,
        \lccs* , ld, \ldack0* , \ldack1* , ldp, \ldreq0* , \ldreq1* , led,
        ledclk, ledltch, ledso, \leot* , lhold_in, lholda_o, \lintin* ,
        \lintout* , \lready* , \lserr* , \lw_rn* , \lwait* , m, m_ad, m_ale,
        m_clk, \m_cs* , \m_int* , \m_oe* , m_rdy, \m_wr* , miso, mosi, \nss* ,
        \program* , \pwrdwn* , \pwrgd* , \pwron* , r_ad, r_ale, r_clk, \r_cs* ,
        \r_int* , \r_oe* , r_rdy, \r_wr* , \rom_cs* , \rom_oe* , \rom_rst* ,
        \rom_ry_by* , \rom_we* , \rom_wp* , sclk, \sftrst* , stsclk, stsd,
        \stsvld* , sys_clk, \sys_rst* , tck, tdi, tdo, tms, tstclk, tstd,
        updt, utci, utcled, utco);
    output \1dir ;
    inout \1dvalid* ;
    inout [8:0] \1iqd ;
    inout [1:0] \1sts ;
    inout \1susp* ;
    output \2dir ;
    inout \2dvalid* ;
    inout [8:0] \2iqd ;
    inout [1:0] \2sts ;
    inout \2susp* ;
    output [4:0] c_clk;
    input cclk;
    input [4:0] cdone;
    output [1:0] cdout;
    input [1:0] \cinit* ;
    output [4:0] \cprg* ;
    input [7:0] \ctrint* ;
    input ctrmiso;
    output ctrmosi;
    output [1:0] \ctroe* ;
    output ctrsclk;
    output [2:0] \ctrscs* ;
    output [1:0] ctrsel;
    output [1:0] \den* ;
    input din_d0;
    inout done;
    output [1:0] dt_rn;
    output \fsscs* ;
    inout \init* ;
    output \int* ;
    inout io;
    input iqclkin;
    output iqclkout;
    inout [7:0] l_ad;
    output l_ale;
    output l_clk;
    output [1:0] \l_cs* ;
    input \l_int* ;
    output \l_oe* ;
    input l_rdy;
    output \l_wr* ;
    inout [31:2] la;
    inout \lads* ;
    inout [3:0] \lbe* ;
    inout \lblast* ;
    input lbreq_in;
    output lbreq_o;
    inout \lbterm* ;
    output \lccs* ;
    inout [31:0] ld;
    input \ldack0* ;
    input \ldack1* ;
    inout [3:0] ldp;
    output \ldreq0* ;
    output \ldreq1* ;
    output [3:0] led;
    output [4:0] ledclk;
    output [4:0] ledltch;
    output [4:0] ledso;
    inout \leot* ;
    input lhold_in;
    output lholda_o;
    input \lintin* ;
    output \lintout* ;
    inout \lready* ;
    input \lserr* ;
    inout \lw_rn* ;
    inout \lwait* ;
    input [2:0] m;
    inout [7:0] m_ad;
    output m_ale;
    output m_clk;
    output \m_cs* ;
    input \m_int* ;
    output \m_oe* ;
    output m_rdy;
    output \m_wr* ;
    output miso;
    input mosi;
    output \nss* ;
    input \program* ;
    output \pwrdwn* ;
    output [7:0] \pwrgd* ;
    output [7:0] \pwron* ;
    inout [7:0] r_ad;
    output r_ale;
    output r_clk;
    output [1:0] \r_cs* ;
    input \r_int* ;
    output \r_oe* ;
    input r_rdy;
    output \r_wr* ;
    output [1:0] \rom_cs* ;
    output \rom_oe* ;
    output \rom_rst* ;
    input \rom_ry_by* ;
    output \rom_we* ;
    output \rom_wp* ;
    input sclk;
    output \sftrst* ;
    input stsclk;
    input stsd;
    input \stsvld* ;
    input sys_clk;
    input \sys_rst* ;
    input tck;
    input tdi;
    output tdo;
    input tms;
    output tstclk;
    output [11:0] tstd;
    output [1:0] updt;
    input [1:0] utci;
    output [3:0] utcled;
    output [1:0] utco;


    initial
        begin
        end

endmodule
