{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463798750902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463798750907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 12:45:50 2016 " "Processing started: Sat May 21 12:45:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463798750907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463798750907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyComputer -c MyComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyComputer -c MyComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463798750907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1463798751354 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DVAL CPU.vh 47 ROM.v(36) " "Verilog HDL macro warning at ROM.v(36): overriding existing definition for macro \"DVAL\", which was defined in \"CPU.vh\", line 47" {  } { { "ROM.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/ROM.v" 36 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1463798763851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncROM " "Found entity 1: AsyncROM" {  } { { "ROM.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/ROM.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798763867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463798763867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file mycomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyComputer " "Found entity 1: MyComputer" {  } { { "MyComputer.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/MyComputer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798763867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463798763867 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DVAL CPU.vh 47 CPU.vh(47) " "Verilog HDL macro warning at CPU.vh(47): overriding existing definition for macro \"DVAL\", which was defined in \"CPU.vh\", line 47" {  } { { "CPU.vh" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/CPU.vh" 47 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1463798763867 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CPU.v(158) " "Verilog HDL information at CPU.v(158): always construct contains both blocking and non-blocking assignments" {  } { { "CPU.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/CPU.v" 158 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1463798763867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sample sample CPU.v(41) " "Verilog HDL Declaration information at CPU.v(41): object \"Sample\" differs only in case from object \"sample\" in the same scope" {  } { { "CPU.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/CPU.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463798763867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/CPU.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798763867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463798763867 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AuxMod.v(129) " "Verilog HDL information at AuxMod.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1463798763867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxmod.v 7 7 " "Found 7 design units, including 7 entities, in source file auxmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798763867 ""} { "Info" "ISGN_ENTITY_NAME" "2 Disp2cNum " "Found entity 2: Disp2cNum" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798763867 ""} { "Info" "ISGN_ENTITY_NAME" "3 DispDec " "Found entity 3: DispDec" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798763867 ""} { "Info" "ISGN_ENTITY_NAME" "4 DispHex " "Found entity 4: DispHex" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798763867 ""} { "Info" "ISGN_ENTITY_NAME" "5 Synchroniser " "Found entity 5: Synchroniser" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798763867 ""} { "Info" "ISGN_ENTITY_NAME" "6 DectectFallingEdge " "Found entity 6: DectectFallingEdge" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798763867 ""} { "Info" "ISGN_ENTITY_NAME" "7 SSeg " "Found entity 7: SSeg" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798763867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463798763867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyComputer " "Elaborating entity \"MyComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1463798763936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "MyComputer.v" "cpu" { Text "C:/Users/jalse/Desktop/Project 1/project1/MyComputer.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463798763936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 CPU.v(159) " "Verilog HDL assignment warning at CPU.v(159): truncated value with size 32 to match size of target (25)" {  } { { "CPU.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/CPU.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463798763936 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(257) " "Verilog HDL Case Statement information at CPU.v(257): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/CPU.v" 257 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1463798763936 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(270) " "Verilog HDL Case Statement information at CPU.v(270): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/CPU.v" 270 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1463798763936 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(162) " "Verilog HDL Case Statement information at CPU.v(162): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/CPU.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1463798763952 "|MyComputer|CPU:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser CPU:cpu\|Synchroniser:tbo " "Elaborating entity \"Synchroniser\" for hierarchy \"CPU:cpu\|Synchroniser:tbo\"" {  } { { "CPU.v" "tbo" { Text "C:/Users/jalse/Desktop/Project 1/project1/CPU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463798764114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DectectFallingEdge CPU:cpu\|DectectFallingEdge:pb\[0\].dfe " "Elaborating entity \"DectectFallingEdge\" for hierarchy \"CPU:cpu\|DectectFallingEdge:pb\[0\].dfe\"" {  } { { "CPU.v" "pb\[0\].dfe" { Text "C:/Users/jalse/Desktop/Project 1/project1/CPU.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463798764114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AuxMod.v(193) " "Verilog HDL assignment warning at AuxMod.v(193): truncated value with size 32 to match size of target (1)" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463798764114 "|MyComputer|CPU:cpu|DectectFallingEdge:pb[0].dfe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce CPU:cpu\|DectectFallingEdge:pb\[0\].dfe\|Debounce:bnt " "Elaborating entity \"Debounce\" for hierarchy \"CPU:cpu\|DectectFallingEdge:pb\[0\].dfe\|Debounce:bnt\"" {  } { { "AuxMod.v" "bnt" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463798764114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 AuxMod.v(18) " "Verilog HDL assignment warning at AuxMod.v(18): truncated value with size 32 to match size of target (19)" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463798764114 "|MyComputer|CPU:cpu|DectectFallingEdge:pb[0].dfe|Debounce:bnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncROM CPU:cpu\|AsyncROM:Pmem " "Elaborating entity \"AsyncROM\" for hierarchy \"CPU:cpu\|AsyncROM:Pmem\"" {  } { { "CPU.v" "Pmem" { Text "C:/Users/jalse/Desktop/Project 1/project1/CPU.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463798764130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp2cNum Disp2cNum:dnum " "Elaborating entity \"Disp2cNum\" for hierarchy \"Disp2cNum:dnum\"" {  } { { "MyComputer.v" "dnum" { Text "C:/Users/jalse/Desktop/Project 1/project1/MyComputer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463798764152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispDec Disp2cNum:dnum\|DispDec:dd0 " "Elaborating entity \"DispDec\" for hierarchy \"Disp2cNum:dnum\|DispDec:dd0\"" {  } { { "AuxMod.v" "dd0" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463798764152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AuxMod.v(129) " "Verilog HDL assignment warning at AuxMod.v(129): truncated value with size 32 to match size of target (4)" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463798764152 "|MyComputer|Disp2cNum:dnum|DispDec:dd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AuxMod.v(130) " "Verilog HDL assignment warning at AuxMod.v(130): truncated value with size 32 to match size of target (8)" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463798764152 "|MyComputer|Disp2cNum:dnum|DispDec:dd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSeg Disp2cNum:dnum\|DispDec:dd0\|SSeg:converter " "Elaborating entity \"SSeg\" for hierarchy \"Disp2cNum:dnum\|DispDec:dd0\|SSeg:converter\"" {  } { { "AuxMod.v" "converter" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463798764152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispHex DispHex:dh " "Elaborating entity \"DispHex\" for hierarchy \"DispHex:dh\"" {  } { { "MyComputer.v" "dh" { Text "C:/Users/jalse/Desktop/Project 1/project1/MyComputer.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463798764152 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd0\|Mod0\"" {  } { { "AuxMod.v" "Mod0" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1463798765754 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd0\|Div0\"" {  } { { "AuxMod.v" "Div0" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1463798765754 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd1\|Mod0\"" {  } { { "AuxMod.v" "Mod0" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1463798765754 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd1\|Div0\"" {  } { { "AuxMod.v" "Div0" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1463798765754 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd2\|Mod0\"" {  } { { "AuxMod.v" "Mod0" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1463798765754 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1463798765754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Mod0\"" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463798765801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Mod0 " "Instantiated megafunction \"Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463798765801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463798765801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463798765801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463798765801 ""}  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1463798765801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/db/lpm_divide_82m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798765838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463798765838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798765854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463798765854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798765854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463798765854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Div0\"" {  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463798765869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Div0 " "Instantiated megafunction \"Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463798765869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463798765869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463798765869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463798765869 ""}  } { { "AuxMod.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/AuxMod.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1463798765869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/db/lpm_divide_5am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463798765900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463798765900 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1463798766239 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/MyComputer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463798767328 "|MyComputer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/MyComputer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463798767328 "|MyComputer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/MyComputer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463798767328 "|MyComputer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/MyComputer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463798767328 "|MyComputer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/MyComputer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463798767328 "|MyComputer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/jalse/Desktop/Project 1/project1/MyComputer.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463798767328 "|MyComputer|HEX3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1463798767328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1463798767466 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1463798769181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jalse/Desktop/Project 1/project1/MyComputer.map.smsg " "Generated suppressed messages file C:/Users/jalse/Desktop/Project 1/project1/MyComputer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463798769249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1463798769612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463798769612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1380 " "Implemented 1380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1463798769781 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1463798769781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1311 " "Implemented 1311 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1463798769781 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1463798769781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1463798769781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "894 " "Peak virtual memory: 894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463798769828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 12:46:09 2016 " "Processing ended: Sat May 21 12:46:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463798769828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463798769828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463798769828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463798769828 ""}
