Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/UKM910_TB_isim_beh.exe" -prj "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/UKM910_TB_beh.prj" "work.UKM910_TB" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/FullAdder_2Input_1Bit.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/XOR_2Input_16Bit.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/OR_2Input_16Bit.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/MUX_4Input_16Bit.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/MUX_2Input_16Bit.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/LogicalShifter_16Bit.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/FullAdder_2Input_16Bit.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/Decoder4x16.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/AND_2Input_16Bit.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/DFlipFlop.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Register_16Bits.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/MUX_8to1_16Bits.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/MUX_8to1_12Bits.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/MUX_2to1_16Bits.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/MUX_16to1_16Bits.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/memory_int.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Interrupt_Logger.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/IFLAG.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Control_Unit.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Buffer.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/UKM910.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/memory.vhd" into library work
Parsing VHDL file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/UKM910_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity Decoder4x16 [decoder4x16_default]
Compiling architecture behavioral of entity AND_2Input_16Bit [and_2input_16bit_default]
Compiling architecture behavioral of entity OR_2Input_16Bit [or_2input_16bit_default]
Compiling architecture behavioral of entity XOR_2Input_16Bit [xor_2input_16bit_default]
Compiling architecture behavioral of entity MUX_2Input_16Bit [mux_2input_16bit_default]
Compiling architecture behavioral of entity FullAdder_2Input_1Bit [fulladder_2input_1bit_default]
Compiling architecture structural of entity FullAdder_2Input_16Bit [fulladder_2input_16bit_default]
Compiling architecture behavioral of entity MUX_4Input_16Bit [mux_4input_16bit_default]
Compiling architecture behavioral of entity LogicalShifter_16Bit [logicalshifter_16bit_default]
Compiling architecture structural of entity ALU [alu_default]
Compiling architecture behavioral of entity Control_Unit [control_unit_default]
Compiling architecture behavioral of entity Register_16Bits [register_16bits_default]
Compiling architecture behavioral of entity IFLAG [iflag_default]
Compiling architecture behavioral of entity MUX_2to1_16Bits [mux_2to1_16bits_default]
Compiling architecture behavioral of entity MUX_16to1_16Bits [mux_16to1_16bits_default]
Compiling architecture behavioral of entity MUX_8to1_12Bits [mux_8to1_12bits_default]
Compiling architecture behavioral of entity Buffer_16Bits [buffer_16bits_default]
Compiling architecture behavioral of entity MUX_8to1_16Bits [mux_8to1_16bits_default]
Compiling architecture behavioral of entity DFlipFlop [dflipflop_default]
Compiling architecture behavioral of entity Interrupt_Logger [interrupt_logger_default]
Compiling architecture structural of entity UKM910 [ukm910_default]
Compiling package textio
Compiling package std_logic_textio
Compiling architecture behavioral of entity memory_int [memory_int_default]
Compiling architecture behavioral of entity memory [memory_default]
Compiling architecture behavior of entity ukm910_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 54 VHDL Units
Built simulation executable C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/UKM910_TB_isim_beh.exe
Fuse Memory Usage: 38156 KB
Fuse CPU Usage: 1903 ms
