.include "macros.inc"
.section .text, "ax"  # 0x80005560 - 0x80221F60
.balign 32, 0
.fn Bank_InstChange__FP5Bank_Ul, global
/* 8000CFC0 00009F20  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 8000CFC4 00009F24  28 03 00 00 */	cmplwi r3, 0
/* 8000CFC8 00009F28  90 81 00 0C */	stw r4, 0xc(r1)
/* 8000CFCC 00009F2C  80 01 00 0C */	lwz r0, 0xc(r1)
/* 8000CFD0 00009F30  40 82 00 0C */	bne .L_8000CFDC
/* 8000CFD4 00009F34  38 60 00 00 */	li r3, 0
/* 8000CFD8 00009F38  48 00 00 10 */	b .L_8000CFE8
.L_8000CFDC:
/* 8000CFDC 00009F3C  54 00 10 3A */	slwi r0, r0, 2
/* 8000CFE0 00009F40  7C 63 02 14 */	add r3, r3, r0
/* 8000CFE4 00009F44  80 63 00 04 */	lwz r3, 4(r3)
.L_8000CFE8:
/* 8000CFE8 00009F48  38 21 00 18 */	addi r1, r1, 0x18
/* 8000CFEC 00009F4C  4E 80 00 20 */	blr 
.endfn Bank_InstChange__FP5Bank_Ul

.balign 32, 0
.fn Bank_PercChange__FP5Bank_Ul, global
/* 8000D000 00009F60  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 8000D004 00009F64  28 03 00 00 */	cmplwi r3, 0
/* 8000D008 00009F68  90 81 00 0C */	stw r4, 0xc(r1)
/* 8000D00C 00009F6C  80 01 00 0C */	lwz r0, 0xc(r1)
/* 8000D010 00009F70  40 82 00 0C */	bne .L_8000D01C
/* 8000D014 00009F74  38 60 00 00 */	li r3, 0
/* 8000D018 00009F78  48 00 00 10 */	b .L_8000D028
.L_8000D01C:
/* 8000D01C 00009F7C  54 00 10 3A */	slwi r0, r0, 2
/* 8000D020 00009F80  7C 63 02 14 */	add r3, r3, r0
/* 8000D024 00009F84  80 63 00 04 */	lwz r3, 4(r3)
.L_8000D028:
/* 8000D028 00009F88  38 21 00 18 */	addi r1, r1, 0x18
/* 8000D02C 00009F8C  4E 80 00 20 */	blr 
.endfn Bank_PercChange__FP5Bank_Ul

.balign 32, 0
.fn Bank_GetInstKeymap__FP5Inst_Uc, global
/* 8000D040 00009FA0  28 03 00 00 */	cmplwi r3, 0
/* 8000D044 00009FA4  40 82 00 0C */	bne .L_8000D050
/* 8000D048 00009FA8  38 60 00 00 */	li r3, 0
/* 8000D04C 00009FAC  4E 80 00 20 */	blr 
.L_8000D050:
/* 8000D050 00009FB0  80 03 00 28 */	lwz r0, 0x28(r3)
/* 8000D054 00009FB4  54 86 06 3E */	clrlwi r6, r4, 0x18
/* 8000D058 00009FB8  38 E0 00 00 */	li r7, 0
/* 8000D05C 00009FBC  38 80 00 00 */	li r4, 0
/* 8000D060 00009FC0  7C 09 03 A6 */	mtctr r0
/* 8000D064 00009FC4  28 00 00 00 */	cmplwi r0, 0
/* 8000D068 00009FC8  40 81 00 2C */	ble .L_8000D094
.L_8000D06C:
/* 8000D06C 00009FCC  38 04 00 2C */	addi r0, r4, 0x2c
/* 8000D070 00009FD0  7C A3 00 2E */	lwzx r5, r3, r0
/* 8000D074 00009FD4  88 05 00 00 */	lbz r0, 0(r5)
/* 8000D078 00009FD8  7C 06 00 40 */	cmplw r6, r0
/* 8000D07C 00009FDC  41 81 00 0C */	bgt .L_8000D088
/* 8000D080 00009FE0  7C E3 3B 78 */	mr r3, r7
/* 8000D084 00009FE4  4E 80 00 20 */	blr 
.L_8000D088:
/* 8000D088 00009FE8  38 E7 00 01 */	addi r7, r7, 1
/* 8000D08C 00009FEC  38 84 00 04 */	addi r4, r4, 4
/* 8000D090 00009FF0  42 00 FF DC */	bdnz .L_8000D06C
.L_8000D094:
/* 8000D094 00009FF4  38 60 FF FF */	li r3, -1
/* 8000D098 00009FF8  4E 80 00 20 */	blr 
.endfn Bank_GetInstKeymap__FP5Inst_Uc

.balign 32, 0
.fn Bank_GetInstVmap__FP5Inst_UcUc, global
/* 8000D0A0 0000A000  7C 08 02 A6 */	mflr r0
/* 8000D0A4 0000A004  90 01 00 04 */	stw r0, 4(r1)
/* 8000D0A8 0000A008  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8000D0AC 0000A00C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 8000D0B0 0000A010  7C 7F 1B 79 */	or. r31, r3, r3
/* 8000D0B4 0000A014  98 A1 00 0D */	stb r5, 0xd(r1)
/* 8000D0B8 0000A018  40 82 00 0C */	bne .L_8000D0C4
/* 8000D0BC 0000A01C  38 60 00 00 */	li r3, 0
/* 8000D0C0 0000A020  48 00 00 5C */	b .L_8000D11C
.L_8000D0C4:
/* 8000D0C4 0000A024  7F E3 FB 78 */	mr r3, r31
/* 8000D0C8 0000A028  4B FF FF 79 */	bl Bank_GetInstKeymap__FP5Inst_Uc
/* 8000D0CC 0000A02C  2C 03 FF FF */	cmpwi r3, -1
/* 8000D0D0 0000A030  41 82 00 4C */	beq .L_8000D11C
/* 8000D0D4 0000A034  54 60 10 3A */	slwi r0, r3, 2
/* 8000D0D8 0000A038  88 A1 00 0D */	lbz r5, 0xd(r1)
/* 8000D0DC 0000A03C  7C 7F 02 14 */	add r3, r31, r0
/* 8000D0E0 0000A040  38 80 00 00 */	li r4, 0
/* 8000D0E4 0000A044  80 C3 00 2C */	lwz r6, 0x2c(r3)
/* 8000D0E8 0000A048  80 06 00 04 */	lwz r0, 4(r6)
/* 8000D0EC 0000A04C  7C 09 03 A6 */	mtctr r0
/* 8000D0F0 0000A050  28 00 00 00 */	cmplwi r0, 0
/* 8000D0F4 0000A054  40 81 00 24 */	ble .L_8000D118
.L_8000D0F8:
/* 8000D0F8 0000A058  38 04 00 08 */	addi r0, r4, 8
/* 8000D0FC 0000A05C  7C 66 00 2E */	lwzx r3, r6, r0
/* 8000D100 0000A060  88 03 00 00 */	lbz r0, 0(r3)
/* 8000D104 0000A064  7C 05 00 40 */	cmplw r5, r0
/* 8000D108 0000A068  41 81 00 08 */	bgt .L_8000D110
/* 8000D10C 0000A06C  48 00 00 10 */	b .L_8000D11C
.L_8000D110:
/* 8000D110 0000A070  38 84 00 04 */	addi r4, r4, 4
/* 8000D114 0000A074  42 00 FF E4 */	bdnz .L_8000D0F8
.L_8000D118:
/* 8000D118 0000A078  38 60 00 00 */	li r3, 0
.L_8000D11C:
/* 8000D11C 0000A07C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8000D120 0000A080  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 8000D124 0000A084  38 21 00 20 */	addi r1, r1, 0x20
/* 8000D128 0000A088  7C 08 03 A6 */	mtlr r0
/* 8000D12C 0000A08C  4E 80 00 20 */	blr 
.endfn Bank_GetInstVmap__FP5Inst_UcUc

.balign 32, 0
.fn Bank_GetPercVmap__FP5Perc_UcUc, global
/* 8000D140 0000A0A0  28 03 00 00 */	cmplwi r3, 0
/* 8000D144 0000A0A4  40 82 00 0C */	bne .L_8000D150
/* 8000D148 0000A0A8  38 60 00 00 */	li r3, 0
/* 8000D14C 0000A0AC  4E 80 00 20 */	blr 
.L_8000D150:
/* 8000D150 0000A0B0  54 80 15 BA */	rlwinm r0, r4, 2, 0x16, 0x1d
/* 8000D154 0000A0B4  7C 63 02 14 */	add r3, r3, r0
/* 8000D158 0000A0B8  80 C3 00 88 */	lwz r6, 0x88(r3)
/* 8000D15C 0000A0BC  28 06 00 00 */	cmplwi r6, 0
/* 8000D160 0000A0C0  40 82 00 0C */	bne .L_8000D16C
/* 8000D164 0000A0C4  38 60 00 00 */	li r3, 0
/* 8000D168 0000A0C8  4E 80 00 20 */	blr 
.L_8000D16C:
/* 8000D16C 0000A0CC  80 06 00 10 */	lwz r0, 0x10(r6)
/* 8000D170 0000A0D0  54 A5 06 3E */	clrlwi r5, r5, 0x18
/* 8000D174 0000A0D4  38 80 00 00 */	li r4, 0
/* 8000D178 0000A0D8  7C 09 03 A6 */	mtctr r0
/* 8000D17C 0000A0DC  28 00 00 00 */	cmplwi r0, 0
/* 8000D180 0000A0E0  40 81 00 20 */	ble .L_8000D1A0
.L_8000D184:
/* 8000D184 0000A0E4  38 04 00 14 */	addi r0, r4, 0x14
/* 8000D188 0000A0E8  7C 66 00 2E */	lwzx r3, r6, r0
/* 8000D18C 0000A0EC  88 03 00 00 */	lbz r0, 0(r3)
/* 8000D190 0000A0F0  7C 05 00 40 */	cmplw r5, r0
/* 8000D194 0000A0F4  4C 81 00 20 */	blelr 
/* 8000D198 0000A0F8  38 84 00 04 */	addi r4, r4, 4
/* 8000D19C 0000A0FC  42 00 FF E8 */	bdnz .L_8000D184
.L_8000D1A0:
/* 8000D1A0 0000A100  38 60 00 00 */	li r3, 0
/* 8000D1A4 0000A104  4E 80 00 20 */	blr 
.endfn Bank_GetPercVmap__FP5Perc_UcUc

.balign 32, 0
.fn Bank_SenseToOfs__FP6Sense_Uc, global
/* 8000D1C0 0000A120  28 03 00 00 */	cmplwi r3, 0
/* 8000D1C4 0000A124  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 8000D1C8 0000A128  40 82 00 0C */	bne .L_8000D1D4
/* 8000D1CC 0000A12C  C0 22 80 68 */	lfs f1, lbl_803E8268@sda21(r2)
/* 8000D1D0 0000A130  48 00 00 EC */	b .L_8000D2BC
.L_8000D1D4:
/* 8000D1D4 0000A134  88 A3 00 02 */	lbz r5, 2(r3)
/* 8000D1D8 0000A138  28 05 00 7F */	cmplwi r5, 0x7f
/* 8000D1DC 0000A13C  41 82 00 0C */	beq .L_8000D1E8
/* 8000D1E0 0000A140  28 05 00 00 */	cmplwi r5, 0
/* 8000D1E4 0000A144  40 82 00 40 */	bne .L_8000D224
.L_8000D1E8:
/* 8000D1E8 0000A148  54 84 06 3E */	clrlwi r4, r4, 0x18
/* 8000D1EC 0000A14C  3C 00 43 30 */	lis r0, 0x4330
/* 8000D1F0 0000A150  90 81 00 24 */	stw r4, 0x24(r1)
/* 8000D1F4 0000A154  C0 83 00 04 */	lfs f4, 4(r3)
/* 8000D1F8 0000A158  90 01 00 20 */	stw r0, 0x20(r1)
/* 8000D1FC 0000A15C  C0 03 00 08 */	lfs f0, 8(r3)
/* 8000D200 0000A160  C8 62 80 70 */	lfd f3, lbl_803E8270@sda21(r2)
/* 8000D204 0000A164  C8 41 00 20 */	lfd f2, 0x20(r1)
/* 8000D208 0000A168  EC 20 20 28 */	fsubs f1, f0, f4
/* 8000D20C 0000A16C  C0 02 80 6C */	lfs f0, lbl_803E826C@sda21(r2)
/* 8000D210 0000A170  EC 42 18 28 */	fsubs f2, f2, f3
/* 8000D214 0000A174  EC 22 00 72 */	fmuls f1, f2, f1
/* 8000D218 0000A178  EC 01 00 24 */	fdivs f0, f1, f0
/* 8000D21C 0000A17C  EC 24 00 2A */	fadds f1, f4, f0
/* 8000D220 0000A180  48 00 00 9C */	b .L_8000D2BC
.L_8000D224:
/* 8000D224 0000A184  54 80 06 3E */	clrlwi r0, r4, 0x18
/* 8000D228 0000A188  7C 00 28 40 */	cmplw r0, r5
/* 8000D22C 0000A18C  40 80 00 44 */	bge .L_8000D270
/* 8000D230 0000A190  90 01 00 24 */	stw r0, 0x24(r1)
/* 8000D234 0000A194  3C 00 43 30 */	lis r0, 0x4330
/* 8000D238 0000A198  C8 42 80 70 */	lfd f2, lbl_803E8270@sda21(r2)
/* 8000D23C 0000A19C  90 A1 00 1C */	stw r5, 0x1c(r1)
/* 8000D240 0000A1A0  C0 83 00 04 */	lfs f4, 4(r3)
/* 8000D244 0000A1A4  90 01 00 20 */	stw r0, 0x20(r1)
/* 8000D248 0000A1A8  C0 02 80 68 */	lfs f0, lbl_803E8268@sda21(r2)
/* 8000D24C 0000A1AC  90 01 00 18 */	stw r0, 0x18(r1)
/* 8000D250 0000A1B0  C8 21 00 20 */	lfd f1, 0x20(r1)
/* 8000D254 0000A1B4  EC 60 20 28 */	fsubs f3, f0, f4
/* 8000D258 0000A1B8  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 8000D25C 0000A1BC  EC 21 10 28 */	fsubs f1, f1, f2
/* 8000D260 0000A1C0  EC 00 10 28 */	fsubs f0, f0, f2
/* 8000D264 0000A1C4  EC 01 00 24 */	fdivs f0, f1, f0
/* 8000D268 0000A1C8  EC 23 20 3A */	fmadds f1, f3, f0, f4
/* 8000D26C 0000A1CC  48 00 00 50 */	b .L_8000D2BC
.L_8000D270:
/* 8000D270 0000A1D0  7C 85 00 50 */	subf r4, r5, r0
/* 8000D274 0000A1D4  20 05 00 7F */	subfic r0, r5, 0x7f
/* 8000D278 0000A1D8  6C 84 80 00 */	xoris r4, r4, 0x8000
/* 8000D27C 0000A1DC  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 8000D280 0000A1E0  90 81 00 1C */	stw r4, 0x1c(r1)
/* 8000D284 0000A1E4  3C 80 43 30 */	lis r4, 0x4330
/* 8000D288 0000A1E8  C8 42 80 78 */	lfd f2, lbl_803E8278@sda21(r2)
/* 8000D28C 0000A1EC  90 01 00 24 */	stw r0, 0x24(r1)
/* 8000D290 0000A1F0  C0 03 00 08 */	lfs f0, 8(r3)
/* 8000D294 0000A1F4  90 81 00 18 */	stw r4, 0x18(r1)
/* 8000D298 0000A1F8  C0 82 80 68 */	lfs f4, lbl_803E8268@sda21(r2)
/* 8000D29C 0000A1FC  90 81 00 20 */	stw r4, 0x20(r1)
/* 8000D2A0 0000A200  C8 21 00 18 */	lfd f1, 0x18(r1)
/* 8000D2A4 0000A204  EC 60 20 28 */	fsubs f3, f0, f4
/* 8000D2A8 0000A208  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 8000D2AC 0000A20C  EC 21 10 28 */	fsubs f1, f1, f2
/* 8000D2B0 0000A210  EC 00 10 28 */	fsubs f0, f0, f2
/* 8000D2B4 0000A214  EC 01 00 24 */	fdivs f0, f1, f0
/* 8000D2B8 0000A218  EC 23 20 3A */	fmadds f1, f3, f0, f4
.L_8000D2BC:
/* 8000D2BC 0000A21C  38 21 00 28 */	addi r1, r1, 0x28
/* 8000D2C0 0000A220  4E 80 00 20 */	blr 
.endfn Bank_SenseToOfs__FP6Sense_Uc

.balign 32, 0
.fn Bank_RandToOfs__FP5Rand_, global
/* 8000D2E0 0000A240  7C 08 02 A6 */	mflr r0
/* 8000D2E4 0000A244  90 01 00 04 */	stw r0, 4(r1)
/* 8000D2E8 0000A248  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 8000D2EC 0000A24C  93 E1 00 14 */	stw r31, 0x14(r1)
/* 8000D2F0 0000A250  7C 7F 1B 79 */	or. r31, r3, r3
/* 8000D2F4 0000A254  40 82 00 0C */	bne .L_8000D300
/* 8000D2F8 0000A258  C0 22 80 68 */	lfs f1, lbl_803E8268@sda21(r2)
/* 8000D2FC 0000A25C  48 00 00 18 */	b .L_8000D314
.L_8000D300:
/* 8000D300 0000A260  48 00 05 41 */	bl GetRandom_sf32
/* 8000D304 0000A264  C0 5F 00 08 */	lfs f2, 8(r31)
/* 8000D308 0000A268  C0 1F 00 04 */	lfs f0, 4(r31)
/* 8000D30C 0000A26C  EC 21 00 B2 */	fmuls f1, f1, f2
/* 8000D310 0000A270  EC 21 00 2A */	fadds f1, f1, f0
.L_8000D314:
/* 8000D314 0000A274  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 8000D318 0000A278  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 8000D31C 0000A27C  38 21 00 18 */	addi r1, r1, 0x18
/* 8000D320 0000A280  7C 08 03 A6 */	mtlr r0
/* 8000D324 0000A284  4E 80 00 20 */	blr 
.endfn Bank_RandToOfs__FP5Rand_

.balign 32, 0
.fn Bank_OscToOfs__FP4Osc_P7Oscbuf_, global
/* 8000D340 0000A2A0  7C 08 02 A6 */	mflr r0
/* 8000D344 0000A2A4  90 01 00 04 */	stw r0, 4(r1)
/* 8000D348 0000A2A8  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 8000D34C 0000A2AC  93 E1 00 24 */	stw r31, 0x24(r1)
/* 8000D350 0000A2B0  7C 7F 1B 79 */	or. r31, r3, r3
/* 8000D354 0000A2B4  40 82 00 10 */	bne .L_8000D364
/* 8000D358 0000A2B8  C0 22 80 68 */	lfs f1, lbl_803E8268@sda21(r2)
/* 8000D35C 0000A2BC  D0 24 00 08 */	stfs f1, 8(r4)
/* 8000D360 0000A2C0  48 00 03 C4 */	b .L_8000D724
.L_8000D364:
/* 8000D364 0000A2C4  88 04 00 00 */	lbz r0, 0(r4)
/* 8000D368 0000A2C8  28 00 00 04 */	cmplwi r0, 4
/* 8000D36C 0000A2CC  40 82 00 EC */	bne .L_8000D458
/* 8000D370 0000A2D0  80 7F 00 08 */	lwz r3, 8(r31)
/* 8000D374 0000A2D4  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 8000D378 0000A2D8  7C 03 00 40 */	cmplw r3, r0
/* 8000D37C 0000A2DC  41 82 00 1C */	beq .L_8000D398
/* 8000D380 0000A2E0  38 00 00 00 */	li r0, 0
/* 8000D384 0000A2E4  B0 04 00 02 */	sth r0, 2(r4)
/* 8000D388 0000A2E8  C0 02 80 80 */	lfs f0, lbl_803E8280@sda21(r2)
/* 8000D38C 0000A2EC  D0 04 00 04 */	stfs f0, 4(r4)
/* 8000D390 0000A2F0  C0 04 00 08 */	lfs f0, 8(r4)
/* 8000D394 0000A2F4  D0 04 00 0C */	stfs f0, 0xc(r4)
.L_8000D398:
/* 8000D398 0000A2F8  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 8000D39C 0000A2FC  28 00 00 00 */	cmplwi r0, 0
/* 8000D3A0 0000A300  40 82 00 18 */	bne .L_8000D3B8
/* 8000D3A4 0000A304  A0 04 00 14 */	lhz r0, 0x14(r4)
/* 8000D3A8 0000A308  28 00 00 00 */	cmplwi r0, 0
/* 8000D3AC 0000A30C  40 82 00 0C */	bne .L_8000D3B8
/* 8000D3B0 0000A310  38 00 00 10 */	li r0, 0x10
/* 8000D3B4 0000A314  B0 04 00 14 */	sth r0, 0x14(r4)
.L_8000D3B8:
/* 8000D3B8 0000A318  A0 04 00 14 */	lhz r0, 0x14(r4)
/* 8000D3BC 0000A31C  28 00 00 00 */	cmplwi r0, 0
/* 8000D3C0 0000A320  41 82 00 90 */	beq .L_8000D450
/* 8000D3C4 0000A324  38 60 00 08 */	li r3, 8
/* 8000D3C8 0000A328  3C 00 43 30 */	lis r0, 0x4330
/* 8000D3CC 0000A32C  98 64 00 00 */	stb r3, 0(r4)
/* 8000D3D0 0000A330  A0 64 00 14 */	lhz r3, 0x14(r4)
/* 8000D3D4 0000A334  54 63 97 BE */	rlwinm r3, r3, 0x12, 0x1e, 0x1f
/* 8000D3D8 0000A338  98 64 00 01 */	stb r3, 1(r4)
/* 8000D3DC 0000A33C  C0 2D 80 00 */	lfs f1, JAC_DAC_RATE@sda21(r13)
/* 8000D3E0 0000A340  C0 02 80 84 */	lfs f0, lbl_803E8284@sda21(r2)
/* 8000D3E4 0000A344  A0 64 00 14 */	lhz r3, 0x14(r4)
/* 8000D3E8 0000A348  EC 21 00 24 */	fdivs f1, f1, f0
/* 8000D3EC 0000A34C  C0 02 80 88 */	lfs f0, lbl_803E8288@sda21(r2)
/* 8000D3F0 0000A350  54 63 04 BE */	clrlwi r3, r3, 0x12
/* 8000D3F4 0000A354  C8 62 80 78 */	lfd f3, lbl_803E8278@sda21(r2)
/* 8000D3F8 0000A358  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 8000D3FC 0000A35C  90 61 00 1C */	stw r3, 0x1c(r1)
/* 8000D400 0000A360  90 01 00 18 */	stw r0, 0x18(r1)
/* 8000D404 0000A364  C8 41 00 18 */	lfd f2, 0x18(r1)
/* 8000D408 0000A368  EC 01 00 24 */	fdivs f0, f1, f0
/* 8000D40C 0000A36C  EC 22 18 28 */	fsubs f1, f2, f3
/* 8000D410 0000A370  EC 21 00 32 */	fmuls f1, f1, f0
/* 8000D414 0000A374  D0 24 00 04 */	stfs f1, 4(r4)
/* 8000D418 0000A378  C0 24 00 04 */	lfs f1, 4(r4)
/* 8000D41C 0000A37C  C0 02 80 68 */	lfs f0, lbl_803E8268@sda21(r2)
/* 8000D420 0000A380  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8000D424 0000A384  40 80 00 08 */	bge .L_8000D42C
/* 8000D428 0000A388  D0 04 00 04 */	stfs f0, 4(r4)
.L_8000D42C:
/* 8000D42C 0000A38C  C0 02 80 80 */	lfs f0, lbl_803E8280@sda21(r2)
/* 8000D430 0000A390  D0 04 00 0C */	stfs f0, 0xc(r4)
/* 8000D434 0000A394  C0 44 00 0C */	lfs f2, 0xc(r4)
/* 8000D438 0000A398  C0 24 00 08 */	lfs f1, 8(r4)
/* 8000D43C 0000A39C  C0 04 00 04 */	lfs f0, 4(r4)
/* 8000D440 0000A3A0  EC 22 08 28 */	fsubs f1, f2, f1
/* 8000D444 0000A3A4  EC 01 00 24 */	fdivs f0, f1, f0
/* 8000D448 0000A3A8  D0 04 00 10 */	stfs f0, 0x10(r4)
/* 8000D44C 0000A3AC  48 00 00 0C */	b .L_8000D458
.L_8000D450:
/* 8000D450 0000A3B0  38 00 00 05 */	li r0, 5
/* 8000D454 0000A3B4  98 04 00 00 */	stb r0, 0(r4)
.L_8000D458:
/* 8000D458 0000A3B8  88 04 00 00 */	lbz r0, 0(r4)
/* 8000D45C 0000A3BC  28 00 00 06 */	cmplwi r0, 6
/* 8000D460 0000A3C0  40 82 00 24 */	bne .L_8000D484
/* 8000D464 0000A3C4  38 60 00 00 */	li r3, 0
/* 8000D468 0000A3C8  38 00 00 07 */	li r0, 7
/* 8000D46C 0000A3CC  B0 64 00 02 */	sth r3, 2(r4)
/* 8000D470 0000A3D0  C0 02 80 80 */	lfs f0, lbl_803E8280@sda21(r2)
/* 8000D474 0000A3D4  D0 04 00 04 */	stfs f0, 4(r4)
/* 8000D478 0000A3D8  C0 04 00 08 */	lfs f0, 8(r4)
/* 8000D47C 0000A3DC  D0 04 00 0C */	stfs f0, 0xc(r4)
/* 8000D480 0000A3E0  98 04 00 00 */	stb r0, 0(r4)
.L_8000D484:
/* 8000D484 0000A3E4  88 A4 00 00 */	lbz r5, 0(r4)
/* 8000D488 0000A3E8  28 05 00 05 */	cmplwi r5, 5
/* 8000D48C 0000A3EC  40 82 00 0C */	bne .L_8000D498
/* 8000D490 0000A3F0  81 1F 00 0C */	lwz r8, 0xc(r31)
/* 8000D494 0000A3F4  48 00 00 20 */	b .L_8000D4B4
.L_8000D498:
/* 8000D498 0000A3F8  28 05 00 07 */	cmplwi r5, 7
/* 8000D49C 0000A3FC  40 82 00 14 */	bne .L_8000D4B0
/* 8000D4A0 0000A400  3C 60 80 22 */	lis r3, FORCE_RELEASE_TABLE@ha
/* 8000D4A4 0000A404  38 03 50 18 */	addi r0, r3, FORCE_RELEASE_TABLE@l
/* 8000D4A8 0000A408  7C 08 03 78 */	mr r8, r0
/* 8000D4AC 0000A40C  48 00 00 08 */	b .L_8000D4B4
.L_8000D4B0:
/* 8000D4B0 0000A410  81 1F 00 08 */	lwz r8, 8(r31)
.L_8000D4B4:
/* 8000D4B4 0000A414  28 08 00 00 */	cmplwi r8, 0
/* 8000D4B8 0000A418  40 82 00 18 */	bne .L_8000D4D0
/* 8000D4BC 0000A41C  28 05 00 08 */	cmplwi r5, 8
/* 8000D4C0 0000A420  41 82 00 10 */	beq .L_8000D4D0
/* 8000D4C4 0000A424  C0 22 80 68 */	lfs f1, lbl_803E8268@sda21(r2)
/* 8000D4C8 0000A428  D0 24 00 08 */	stfs f1, 8(r4)
/* 8000D4CC 0000A42C  48 00 02 58 */	b .L_8000D724
.L_8000D4D0:
/* 8000D4D0 0000A430  28 05 00 00 */	cmplwi r5, 0
/* 8000D4D4 0000A434  40 82 00 0C */	bne .L_8000D4E0
/* 8000D4D8 0000A438  C0 22 80 68 */	lfs f1, lbl_803E8268@sda21(r2)
/* 8000D4DC 0000A43C  48 00 02 48 */	b .L_8000D724
.L_8000D4E0:
/* 8000D4E0 0000A440  28 05 00 03 */	cmplwi r5, 3
/* 8000D4E4 0000A444  40 82 00 18 */	bne .L_8000D4FC
/* 8000D4E8 0000A448  C0 44 00 08 */	lfs f2, 8(r4)
/* 8000D4EC 0000A44C  C0 3F 00 10 */	lfs f1, 0x10(r31)
/* 8000D4F0 0000A450  C0 1F 00 14 */	lfs f0, 0x14(r31)
/* 8000D4F4 0000A454  EC 22 00 7A */	fmadds f1, f2, f1, f0
/* 8000D4F8 0000A458  48 00 02 2C */	b .L_8000D724
.L_8000D4FC:
/* 8000D4FC 0000A45C  28 05 00 01 */	cmplwi r5, 1
/* 8000D500 0000A460  40 82 00 2C */	bne .L_8000D52C
/* 8000D504 0000A464  38 60 00 02 */	li r3, 2
/* 8000D508 0000A468  38 00 00 00 */	li r0, 0
/* 8000D50C 0000A46C  98 64 00 00 */	stb r3, 0(r4)
/* 8000D510 0000A470  B0 04 00 02 */	sth r0, 2(r4)
/* 8000D514 0000A474  C0 02 80 80 */	lfs f0, lbl_803E8280@sda21(r2)
/* 8000D518 0000A478  D0 04 00 04 */	stfs f0, 4(r4)
/* 8000D51C 0000A47C  D0 04 00 0C */	stfs f0, 0xc(r4)
/* 8000D520 0000A480  B0 04 00 14 */	sth r0, 0x14(r4)
/* 8000D524 0000A484  C0 3F 00 04 */	lfs f1, 4(r31)
/* 8000D528 0000A488  48 00 00 08 */	b .L_8000D530
.L_8000D52C:
/* 8000D52C 0000A48C  C0 3F 00 04 */	lfs f1, 4(r31)
.L_8000D530:
/* 8000D530 0000A490  88 04 00 00 */	lbz r0, 0(r4)
/* 8000D534 0000A494  28 00 00 07 */	cmplwi r0, 7
/* 8000D538 0000A498  40 82 00 08 */	bne .L_8000D540
/* 8000D53C 0000A49C  C0 22 80 68 */	lfs f1, lbl_803E8268@sda21(r2)
.L_8000D540:
/* 8000D540 0000A4A0  C0 04 00 04 */	lfs f0, 4(r4)
/* 8000D544 0000A4A4  3C A0 43 30 */	lis r5, 0x4330
/* 8000D548 0000A4A8  EC 00 08 28 */	fsubs f0, f0, f1
/* 8000D54C 0000A4AC  D0 04 00 04 */	stfs f0, 4(r4)
/* 8000D550 0000A4B0  C9 02 80 78 */	lfd f8, lbl_803E8278@sda21(r2)
/* 8000D554 0000A4B4  C0 E2 80 8C */	lfs f7, lbl_803E828C@sda21(r2)
/* 8000D558 0000A4B8  C8 C2 80 70 */	lfd f6, lbl_803E8270@sda21(r2)
/* 8000D55C 0000A4BC  C0 A2 80 84 */	lfs f5, lbl_803E8284@sda21(r2)
/* 8000D560 0000A4C0  C0 82 80 88 */	lfs f4, lbl_803E8288@sda21(r2)
/* 8000D564 0000A4C4  C0 02 80 80 */	lfs f0, lbl_803E8280@sda21(r2)
/* 8000D568 0000A4C8  48 00 01 28 */	b .L_8000D690
.L_8000D56C:
/* 8000D56C 0000A4CC  A0 04 00 02 */	lhz r0, 2(r4)
/* 8000D570 0000A4D0  C0 24 00 0C */	lfs f1, 0xc(r4)
/* 8000D574 0000A4D4  1C 60 00 03 */	mulli r3, r0, 3
/* 8000D578 0000A4D8  D0 24 00 08 */	stfs f1, 8(r4)
/* 8000D57C 0000A4DC  88 04 00 00 */	lbz r0, 0(r4)
/* 8000D580 0000A4E0  28 00 00 08 */	cmplwi r0, 8
/* 8000D584 0000A4E4  40 82 00 10 */	bne .L_8000D594
/* 8000D588 0000A4E8  38 00 00 00 */	li r0, 0
/* 8000D58C 0000A4EC  98 04 00 00 */	stb r0, 0(r4)
/* 8000D590 0000A4F0  48 00 01 10 */	b .L_8000D6A0
.L_8000D594:
/* 8000D594 0000A4F4  54 60 08 3C */	slwi r0, r3, 1
/* 8000D598 0000A4F8  7C 68 02 14 */	add r3, r8, r0
/* 8000D59C 0000A4FC  A8 C3 00 00 */	lha r6, 0(r3)
/* 8000D5A0 0000A500  A8 E3 00 02 */	lha r7, 2(r3)
/* 8000D5A4 0000A504  2C 06 00 0D */	cmpwi r6, 0xd
/* 8000D5A8 0000A508  A8 63 00 04 */	lha r3, 4(r3)
/* 8000D5AC 0000A50C  40 82 00 0C */	bne .L_8000D5B8
/* 8000D5B0 0000A510  B0 64 00 02 */	sth r3, 2(r4)
/* 8000D5B4 0000A514  48 00 00 DC */	b .L_8000D690
.L_8000D5B8:
/* 8000D5B8 0000A518  2C 06 00 0F */	cmpwi r6, 0xf
/* 8000D5BC 0000A51C  40 82 00 10 */	bne .L_8000D5CC
/* 8000D5C0 0000A520  38 00 00 00 */	li r0, 0
/* 8000D5C4 0000A524  98 04 00 00 */	stb r0, 0(r4)
/* 8000D5C8 0000A528  48 00 00 D8 */	b .L_8000D6A0
.L_8000D5CC:
/* 8000D5CC 0000A52C  2C 06 00 0E */	cmpwi r6, 0xe
/* 8000D5D0 0000A530  40 82 00 20 */	bne .L_8000D5F0
/* 8000D5D4 0000A534  38 00 00 03 */	li r0, 3
/* 8000D5D8 0000A538  98 04 00 00 */	stb r0, 0(r4)
/* 8000D5DC 0000A53C  C0 44 00 08 */	lfs f2, 8(r4)
/* 8000D5E0 0000A540  C0 3F 00 10 */	lfs f1, 0x10(r31)
/* 8000D5E4 0000A544  C0 1F 00 14 */	lfs f0, 0x14(r31)
/* 8000D5E8 0000A548  EC 22 00 7A */	fmadds f1, f2, f1, f0
/* 8000D5EC 0000A54C  48 00 01 38 */	b .L_8000D724
.L_8000D5F0:
/* 8000D5F0 0000A550  7C E0 07 35 */	extsh. r0, r7
/* 8000D5F4 0000A554  98 C4 00 01 */	stb r6, 1(r4)
/* 8000D5F8 0000A558  40 82 00 30 */	bne .L_8000D628
/* 8000D5FC 0000A55C  6C 60 80 00 */	xoris r0, r3, 0x8000
/* 8000D600 0000A560  90 01 00 1C */	stw r0, 0x1c(r1)
/* 8000D604 0000A564  90 A1 00 18 */	stw r5, 0x18(r1)
/* 8000D608 0000A568  C8 21 00 18 */	lfd f1, 0x18(r1)
/* 8000D60C 0000A56C  EC 21 40 28 */	fsubs f1, f1, f8
/* 8000D610 0000A570  EC 21 38 24 */	fdivs f1, f1, f7
/* 8000D614 0000A574  D0 24 00 0C */	stfs f1, 0xc(r4)
/* 8000D618 0000A578  A0 64 00 02 */	lhz r3, 2(r4)
/* 8000D61C 0000A57C  38 03 00 01 */	addi r0, r3, 1
/* 8000D620 0000A580  B0 04 00 02 */	sth r0, 2(r4)
/* 8000D624 0000A584  48 00 00 6C */	b .L_8000D690
.L_8000D628:
/* 8000D628 0000A588  C0 2D 80 00 */	lfs f1, JAC_DAC_RATE@sda21(r13)
/* 8000D62C 0000A58C  6C 60 80 00 */	xoris r0, r3, 0x8000
/* 8000D630 0000A590  90 01 00 14 */	stw r0, 0x14(r1)
/* 8000D634 0000A594  54 E0 04 3E */	clrlwi r0, r7, 0x10
/* 8000D638 0000A598  EC 41 28 24 */	fdivs f2, f1, f5
/* 8000D63C 0000A59C  90 A1 00 10 */	stw r5, 0x10(r1)
/* 8000D640 0000A5A0  C8 21 00 10 */	lfd f1, 0x10(r1)
/* 8000D644 0000A5A4  90 01 00 1C */	stw r0, 0x1c(r1)
/* 8000D648 0000A5A8  90 A1 00 18 */	stw r5, 0x18(r1)
/* 8000D64C 0000A5AC  C8 61 00 18 */	lfd f3, 0x18(r1)
/* 8000D650 0000A5B0  EC 42 20 24 */	fdivs f2, f2, f4
/* 8000D654 0000A5B4  EC 21 40 28 */	fsubs f1, f1, f8
/* 8000D658 0000A5B8  EC 63 30 28 */	fsubs f3, f3, f6
/* 8000D65C 0000A5BC  EC 21 38 24 */	fdivs f1, f1, f7
/* 8000D660 0000A5C0  EC 63 00 B2 */	fmuls f3, f3, f2
/* 8000D664 0000A5C4  D0 64 00 04 */	stfs f3, 4(r4)
/* 8000D668 0000A5C8  D0 24 00 0C */	stfs f1, 0xc(r4)
/* 8000D66C 0000A5CC  C0 64 00 0C */	lfs f3, 0xc(r4)
/* 8000D670 0000A5D0  C0 44 00 08 */	lfs f2, 8(r4)
/* 8000D674 0000A5D4  C0 24 00 04 */	lfs f1, 4(r4)
/* 8000D678 0000A5D8  EC 43 10 28 */	fsubs f2, f3, f2
/* 8000D67C 0000A5DC  EC 22 08 24 */	fdivs f1, f2, f1
/* 8000D680 0000A5E0  D0 24 00 10 */	stfs f1, 0x10(r4)
/* 8000D684 0000A5E4  A0 64 00 02 */	lhz r3, 2(r4)
/* 8000D688 0000A5E8  38 03 00 01 */	addi r0, r3, 1
/* 8000D68C 0000A5EC  B0 04 00 02 */	sth r0, 2(r4)
.L_8000D690:
/* 8000D690 0000A5F0  C0 24 00 04 */	lfs f1, 4(r4)
/* 8000D694 0000A5F4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8000D698 0000A5F8  4C 40 13 82 */	cror 2, 0, 2
/* 8000D69C 0000A5FC  41 82 FE D0 */	beq .L_8000D56C
.L_8000D6A0:
/* 8000D6A0 0000A600  C0 44 00 10 */	lfs f2, 0x10(r4)
/* 8000D6A4 0000A604  C0 24 00 04 */	lfs f1, 4(r4)
/* 8000D6A8 0000A608  C0 04 00 0C */	lfs f0, 0xc(r4)
/* 8000D6AC 0000A60C  EC 02 00 7C */	fnmsubs f0, f2, f1, f0
/* 8000D6B0 0000A610  D0 04 00 08 */	stfs f0, 8(r4)
/* 8000D6B4 0000A614  FC 20 00 90 */	fmr f1, f0
/* 8000D6B8 0000A618  88 04 00 01 */	lbz r0, 1(r4)
/* 8000D6BC 0000A61C  2C 00 00 01 */	cmpwi r0, 1
/* 8000D6C0 0000A620  41 82 00 18 */	beq .L_8000D6D8
/* 8000D6C4 0000A624  40 80 00 08 */	bge .L_8000D6CC
/* 8000D6C8 0000A628  48 00 00 50 */	b .L_8000D718
.L_8000D6CC:
/* 8000D6CC 0000A62C  2C 00 00 03 */	cmpwi r0, 3
/* 8000D6D0 0000A630  40 80 00 48 */	bge .L_8000D718
/* 8000D6D4 0000A634  48 00 00 24 */	b .L_8000D6F8
.L_8000D6D8:
/* 8000D6D8 0000A638  C0 02 80 80 */	lfs f0, lbl_803E8280@sda21(r2)
/* 8000D6DC 0000A63C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8000D6E0 0000A640  40 81 00 0C */	ble .L_8000D6EC
/* 8000D6E4 0000A644  EC 21 00 72 */	fmuls f1, f1, f1
/* 8000D6E8 0000A648  48 00 00 30 */	b .L_8000D718
.L_8000D6EC:
/* 8000D6EC 0000A64C  FC 00 08 50 */	fneg f0, f1
/* 8000D6F0 0000A650  EC 20 00 72 */	fmuls f1, f0, f1
/* 8000D6F4 0000A654  48 00 00 24 */	b .L_8000D718
.L_8000D6F8:
/* 8000D6F8 0000A658  C0 02 80 80 */	lfs f0, lbl_803E8280@sda21(r2)
/* 8000D6FC 0000A65C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8000D700 0000A660  40 81 00 0C */	ble .L_8000D70C
/* 8000D704 0000A664  48 00 05 1D */	bl sqrtf2__Ff
/* 8000D708 0000A668  48 00 00 10 */	b .L_8000D718
.L_8000D70C:
/* 8000D70C 0000A66C  FC 20 08 50 */	fneg f1, f1
/* 8000D710 0000A670  48 00 05 11 */	bl sqrtf2__Ff
/* 8000D714 0000A674  FC 20 08 50 */	fneg f1, f1
.L_8000D718:
/* 8000D718 0000A678  C0 5F 00 10 */	lfs f2, 0x10(r31)
/* 8000D71C 0000A67C  C0 1F 00 14 */	lfs f0, 0x14(r31)
/* 8000D720 0000A680  EC 21 00 BA */	fmadds f1, f1, f2, f0
.L_8000D724:
/* 8000D724 0000A684  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 8000D728 0000A688  83 E1 00 24 */	lwz r31, 0x24(r1)
/* 8000D72C 0000A68C  38 21 00 28 */	addi r1, r1, 0x28
/* 8000D730 0000A690  7C 08 03 A6 */	mtlr r0
/* 8000D734 0000A694  4E 80 00 20 */	blr 
.endfn Bank_OscToOfs__FP4Osc_P7Oscbuf_

.section .data, "wa"  # 0x80222DC0 - 0x802E9640
.balign 8
.obj FORCE_RELEASE_TABLE, local
	.4byte 0x00000005
	.4byte 0x0000000F
	.4byte 0x00000000
.endobj FORCE_RELEASE_TABLE

.section .sdata2, "a"  # 0x803E8200 - 0x803EC840
.balign 8
.obj lbl_803E8268, local
	.float 1.0
.endobj lbl_803E8268
.obj lbl_803E826C, local
	.float 127.0
.endobj lbl_803E826C
.balign 8
.obj lbl_803E8270, local
	.8byte 0x4330000000000000
.endobj lbl_803E8270
.balign 8
.obj lbl_803E8278, local
	.8byte 0x4330000080000000
.endobj lbl_803E8278
.obj lbl_803E8280, local
	.float 0.0
.endobj lbl_803E8280
.obj lbl_803E8284, local
	.float 80.0
.endobj lbl_803E8284
.obj lbl_803E8288, local
	.float 600.0
.endobj lbl_803E8288
.obj lbl_803E828C, local
	.float 32768.0
.endobj lbl_803E828C
