

================================================================
== Vitis HLS Report for 'S2M_FormatLocalBuffer'
================================================================
* Date:           Fri Aug 13 09:10:06 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Data_Mover_S2MM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |     1024|     1024|         3|          2|          2|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     89|    -|
|Register         |        -|    -|      62|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      62|    150|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_103_p2    |         +|   0|  0|  13|          10|           1|
    |icmp_ln47_fu_109_p2   |      icmp|   0|  0|  11|          10|          11|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |or_ln324_1_fu_143_p2  |        or|   0|  0|  11|          11|           2|
    |or_ln324_2_fu_153_p2  |        or|   0|  0|  11|          11|           2|
    |or_ln324_fu_132_p2    |        or|   0|  0|  11|          11|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  61|          55|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  25|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_indvars_iv5_i_phi_fu_96_p4  |   9|          2|   10|         20|
    |indvars_iv5_i_reg_92                   |   9|          2|   10|         20|
    |stream_elt_dma_buffer_V_address0       |  14|          3|   11|         33|
    |stream_elt_dma_buffer_V_address1       |  14|          3|   11|         33|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  89|         19|   45|        115|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln47_reg_178                        |  10|   0|   10|          0|
    |ap_CS_fsm                               |   4|   0|    4|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |empty_62_reg_187                        |   9|   0|    9|          0|
    |icmp_ln47_reg_183                       |   1|   0|    1|          0|
    |indvars_iv5_i_reg_92                    |  10|   0|   10|          0|
    |shl_ln_reg_192                          |   9|   0|   11|          2|
    |stream_elt_dma_buffer_V_load_1_reg_213  |   8|   0|    8|          0|
    |stream_elt_dma_buffer_V_load_reg_208    |   8|   0|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  62|   0|   64|          2|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|    S2M_FormatLocalBuffer|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|    S2M_FormatLocalBuffer|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|    S2M_FormatLocalBuffer|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|    S2M_FormatLocalBuffer|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|    S2M_FormatLocalBuffer|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|    S2M_FormatLocalBuffer|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|    S2M_FormatLocalBuffer|  return value|
|stream_elt_dma_buffer_V_address0  |  out|   11|   ap_memory|  stream_elt_dma_buffer_V|         array|
|stream_elt_dma_buffer_V_ce0       |  out|    1|   ap_memory|  stream_elt_dma_buffer_V|         array|
|stream_elt_dma_buffer_V_q0        |   in|    8|   ap_memory|  stream_elt_dma_buffer_V|         array|
|stream_elt_dma_buffer_V_address1  |  out|   11|   ap_memory|  stream_elt_dma_buffer_V|         array|
|stream_elt_dma_buffer_V_ce1       |  out|    1|   ap_memory|  stream_elt_dma_buffer_V|         array|
|stream_elt_dma_buffer_V_q1        |   in|    8|   ap_memory|  stream_elt_dma_buffer_V|         array|
|axi_elt_dma_buffer_V_address0     |  out|    9|   ap_memory|     axi_elt_dma_buffer_V|         array|
|axi_elt_dma_buffer_V_ce0          |  out|    1|   ap_memory|     axi_elt_dma_buffer_V|         array|
|axi_elt_dma_buffer_V_we0          |  out|    1|   ap_memory|     axi_elt_dma_buffer_V|         array|
|axi_elt_dma_buffer_V_d0           |  out|   32|   ap_memory|     axi_elt_dma_buffer_V|         array|
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%br_ln47 = br void" [src/data_mover_s2mm.cpp:47]   --->   Operation 6 'br' 'br_ln47' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv5_i = phi i10 %add_ln47, void, i10 0, void %entry" [src/data_mover_s2mm.cpp:47]   --->   Operation 7 'phi' 'indvars_iv5_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.73ns)   --->   "%add_ln47 = add i10 %indvars_iv5_i, i10 1" [src/data_mover_s2mm.cpp:47]   --->   Operation 8 'add' 'add_ln47' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (1.77ns)   --->   "%icmp_ln47 = icmp_eq  i10 %indvars_iv5_i, i10 512" [src/data_mover_s2mm.cpp:47]   --->   Operation 9 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void, void %S2M_FormatLocalBuffer.exit" [src/data_mover_s2mm.cpp:47]   --->   Operation 11 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_62 = trunc i10 %indvars_iv5_i" [src/data_mover_s2mm.cpp:47]   --->   Operation 12 'trunc' 'empty_62' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %empty_62, i2 0" [src/data_mover_s2mm.cpp:52]   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i11 %shl_ln"   --->   Operation 14 'zext' 'zext_ln324' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%stream_elt_dma_buffer_V_addr = getelementptr i8 %stream_elt_dma_buffer_V, i32 0, i32 %zext_ln324"   --->   Operation 15 'getelementptr' 'stream_elt_dma_buffer_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load = load i11 %stream_elt_dma_buffer_V_addr"   --->   Operation 16 'load' 'stream_elt_dma_buffer_V_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln324 = or i11 %shl_ln, i11 1"   --->   Operation 17 'or' 'or_ln324' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i11 %or_ln324"   --->   Operation 18 'zext' 'zext_ln324_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%stream_elt_dma_buffer_V_addr_1 = getelementptr i8 %stream_elt_dma_buffer_V, i32 0, i32 %zext_ln324_1"   --->   Operation 19 'getelementptr' 'stream_elt_dma_buffer_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load_1 = load i11 %stream_elt_dma_buffer_V_addr_1"   --->   Operation 20 'load' 'stream_elt_dma_buffer_V_load_1' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 21 [1/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load = load i11 %stream_elt_dma_buffer_V_addr"   --->   Operation 21 'load' 'stream_elt_dma_buffer_V_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load_1 = load i11 %stream_elt_dma_buffer_V_addr_1"   --->   Operation 22 'load' 'stream_elt_dma_buffer_V_load_1' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln324_1 = or i11 %shl_ln, i11 2"   --->   Operation 23 'or' 'or_ln324_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln324_2 = zext i11 %or_ln324_1"   --->   Operation 24 'zext' 'zext_ln324_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%stream_elt_dma_buffer_V_addr_2 = getelementptr i8 %stream_elt_dma_buffer_V, i32 0, i32 %zext_ln324_2"   --->   Operation 25 'getelementptr' 'stream_elt_dma_buffer_V_addr_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load_2 = load i11 %stream_elt_dma_buffer_V_addr_2"   --->   Operation 26 'load' 'stream_elt_dma_buffer_V_load_2' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln324_2 = or i11 %shl_ln, i11 3"   --->   Operation 27 'or' 'or_ln324_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln324_3 = zext i11 %or_ln324_2"   --->   Operation 28 'zext' 'zext_ln324_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%stream_elt_dma_buffer_V_addr_3 = getelementptr i8 %stream_elt_dma_buffer_V, i32 0, i32 %zext_ln324_3"   --->   Operation 29 'getelementptr' 'stream_elt_dma_buffer_V_addr_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load_3 = load i11 %stream_elt_dma_buffer_V_addr_3"   --->   Operation 30 'load' 'stream_elt_dma_buffer_V_load_3' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%indvars_iv5_cast_cast6_i = zext i9 %empty_62" [src/data_mover_s2mm.cpp:47]   --->   Operation 33 'zext' 'indvars_iv5_cast_cast6_i' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load_2 = load i11 %stream_elt_dma_buffer_V_addr_2"   --->   Operation 34 'load' 'stream_elt_dma_buffer_V_load_2' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 35 [1/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load_3 = load i11 %stream_elt_dma_buffer_V_addr_3"   --->   Operation 35 'load' 'stream_elt_dma_buffer_V_load_3' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_3_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %stream_elt_dma_buffer_V_load_3, i8 %stream_elt_dma_buffer_V_load_2, i8 %stream_elt_dma_buffer_V_load_1, i8 %stream_elt_dma_buffer_V_load"   --->   Operation 36 'bitconcatenate' 'p_Result_3_i' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%axi_elt_dma_buffer_V_addr = getelementptr i32 %axi_elt_dma_buffer_V, i32 0, i32 %indvars_iv5_cast_cast6_i"   --->   Operation 37 'getelementptr' 'axi_elt_dma_buffer_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln329 = store i32 %p_Result_3_i, i9 %axi_elt_dma_buffer_V_addr"   --->   Operation 38 'store' 'store_ln329' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln47 = br void" [src/data_mover_s2mm.cpp:47]   --->   Operation 39 'br' 'br_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [src/data_mover_s2mm.cpp:47]   --->   Operation 40 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_elt_dma_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ axi_elt_dma_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln47                        (br               ) [ 011110]
indvars_iv5_i                  (phi              ) [ 001000]
add_ln47                       (add              ) [ 011110]
icmp_ln47                      (icmp             ) [ 001110]
empty                          (speclooptripcount) [ 000000]
br_ln47                        (br               ) [ 000000]
empty_62                       (trunc            ) [ 001110]
shl_ln                         (bitconcatenate   ) [ 000100]
zext_ln324                     (zext             ) [ 000000]
stream_elt_dma_buffer_V_addr   (getelementptr    ) [ 000100]
or_ln324                       (or               ) [ 000000]
zext_ln324_1                   (zext             ) [ 000000]
stream_elt_dma_buffer_V_addr_1 (getelementptr    ) [ 000100]
stream_elt_dma_buffer_V_load   (load             ) [ 001010]
stream_elt_dma_buffer_V_load_1 (load             ) [ 001010]
or_ln324_1                     (or               ) [ 000000]
zext_ln324_2                   (zext             ) [ 000000]
stream_elt_dma_buffer_V_addr_2 (getelementptr    ) [ 001010]
or_ln324_2                     (or               ) [ 000000]
zext_ln324_3                   (zext             ) [ 000000]
stream_elt_dma_buffer_V_addr_3 (getelementptr    ) [ 001010]
specpipeline_ln0               (specpipeline     ) [ 000000]
specloopname_ln0               (specloopname     ) [ 000000]
indvars_iv5_cast_cast6_i       (zext             ) [ 000000]
stream_elt_dma_buffer_V_load_2 (load             ) [ 000000]
stream_elt_dma_buffer_V_load_3 (load             ) [ 000000]
p_Result_3_i                   (bitconcatenate   ) [ 000000]
axi_elt_dma_buffer_V_addr      (getelementptr    ) [ 000000]
store_ln329                    (store            ) [ 000000]
br_ln47                        (br               ) [ 011110]
ret_ln47                       (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_elt_dma_buffer_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_elt_dma_buffer_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axi_elt_dma_buffer_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_elt_dma_buffer_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="stream_elt_dma_buffer_V_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="11" slack="0"/>
<pin id="42" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stream_elt_dma_buffer_V_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="11" slack="0"/>
<pin id="47" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="0"/>
<pin id="50" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="51" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="52" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="8" slack="0"/>
<pin id="53" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stream_elt_dma_buffer_V_load/2 stream_elt_dma_buffer_V_load_1/2 stream_elt_dma_buffer_V_load_2/3 stream_elt_dma_buffer_V_load_3/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="stream_elt_dma_buffer_V_addr_1_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="11" slack="0"/>
<pin id="59" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stream_elt_dma_buffer_V_addr_1/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="stream_elt_dma_buffer_V_addr_2_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="11" slack="0"/>
<pin id="67" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stream_elt_dma_buffer_V_addr_2/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="stream_elt_dma_buffer_V_addr_3_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="11" slack="0"/>
<pin id="75" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stream_elt_dma_buffer_V_addr_3/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="axi_elt_dma_buffer_V_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="9" slack="0"/>
<pin id="83" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="axi_elt_dma_buffer_V_addr/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln329_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln329/4 "/>
</bind>
</comp>

<comp id="92" class="1005" name="indvars_iv5_i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="1"/>
<pin id="94" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv5_i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvars_iv5_i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv5_i/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln47_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln47_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="0"/>
<pin id="111" dir="0" index="1" bw="10" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="empty_62_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_62/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="shl_ln_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="9" slack="0"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln324_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="or_ln324_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="11" slack="0"/>
<pin id="135" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln324/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln324_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="or_ln324_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="1"/>
<pin id="145" dir="0" index="1" bw="11" slack="0"/>
<pin id="146" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln324_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln324_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324_2/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="or_ln324_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="1"/>
<pin id="155" dir="0" index="1" bw="11" slack="0"/>
<pin id="156" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln324_2/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln324_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324_3/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="indvars_iv5_cast_cast6_i_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="2"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv5_cast_cast6_i/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_Result_3_i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="0" index="3" bw="8" slack="1"/>
<pin id="172" dir="0" index="4" bw="8" slack="1"/>
<pin id="173" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3_i/4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="add_ln47_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="183" class="1005" name="icmp_ln47_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="187" class="1005" name="empty_62_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="2"/>
<pin id="189" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="empty_62 "/>
</bind>
</comp>

<comp id="192" class="1005" name="shl_ln_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="1"/>
<pin id="194" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="198" class="1005" name="stream_elt_dma_buffer_V_addr_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="1"/>
<pin id="200" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="stream_elt_dma_buffer_V_addr "/>
</bind>
</comp>

<comp id="203" class="1005" name="stream_elt_dma_buffer_V_addr_1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="1"/>
<pin id="205" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="stream_elt_dma_buffer_V_addr_1 "/>
</bind>
</comp>

<comp id="208" class="1005" name="stream_elt_dma_buffer_V_load_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="stream_elt_dma_buffer_V_load "/>
</bind>
</comp>

<comp id="213" class="1005" name="stream_elt_dma_buffer_V_load_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="1"/>
<pin id="215" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="stream_elt_dma_buffer_V_load_1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="stream_elt_dma_buffer_V_addr_2_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="1"/>
<pin id="220" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="stream_elt_dma_buffer_V_addr_2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="stream_elt_dma_buffer_V_addr_3_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="1"/>
<pin id="225" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="stream_elt_dma_buffer_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="54"><net_src comp="38" pin="3"/><net_sink comp="45" pin=2"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="55" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="63" pin="3"/><net_sink comp="45" pin=2"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="71" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="96" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="96" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="96" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="136"><net_src comp="119" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="143" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="45" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="45" pin="7"/><net_sink comp="167" pin=2"/></net>

<net id="177"><net_src comp="167" pin="5"/><net_sink comp="86" pin=1"/></net>

<net id="181"><net_src comp="103" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="186"><net_src comp="109" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="115" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="195"><net_src comp="119" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="201"><net_src comp="38" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="206"><net_src comp="55" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="211"><net_src comp="45" pin="7"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="216"><net_src comp="45" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="221"><net_src comp="63" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="226"><net_src comp="71" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="45" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_elt_dma_buffer_V | {}
	Port: axi_elt_dma_buffer_V | {4 }
 - Input state : 
	Port: S2M_FormatLocalBuffer : stream_elt_dma_buffer_V | {2 3 4 }
	Port: S2M_FormatLocalBuffer : axi_elt_dma_buffer_V | {}
  - Chain level:
	State 1
	State 2
		add_ln47 : 1
		icmp_ln47 : 1
		br_ln47 : 2
		empty_62 : 1
		shl_ln : 2
		zext_ln324 : 3
		stream_elt_dma_buffer_V_addr : 4
		stream_elt_dma_buffer_V_load : 5
		or_ln324 : 3
		zext_ln324_1 : 3
		stream_elt_dma_buffer_V_addr_1 : 4
		stream_elt_dma_buffer_V_load_1 : 5
	State 3
		stream_elt_dma_buffer_V_addr_2 : 1
		stream_elt_dma_buffer_V_load_2 : 2
		stream_elt_dma_buffer_V_addr_3 : 1
		stream_elt_dma_buffer_V_load_3 : 2
	State 4
		p_Result_3_i : 1
		axi_elt_dma_buffer_V_addr : 1
		store_ln329 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |         add_ln47_fu_103         |    0    |    13   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln47_fu_109        |    0    |    11   |
|----------|---------------------------------|---------|---------|
|   trunc  |         empty_62_fu_115         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_119          |    0    |    0    |
|          |       p_Result_3_i_fu_167       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln324_fu_127        |    0    |    0    |
|          |       zext_ln324_1_fu_138       |    0    |    0    |
|   zext   |       zext_ln324_2_fu_148       |    0    |    0    |
|          |       zext_ln324_3_fu_158       |    0    |    0    |
|          | indvars_iv5_cast_cast6_i_fu_163 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         or_ln324_fu_132         |    0    |    0    |
|    or    |        or_ln324_1_fu_143        |    0    |    0    |
|          |        or_ln324_2_fu_153        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    24   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|           add_ln47_reg_178           |   10   |
|           empty_62_reg_187           |    9   |
|           icmp_ln47_reg_183          |    1   |
|         indvars_iv5_i_reg_92         |   10   |
|            shl_ln_reg_192            |   11   |
|stream_elt_dma_buffer_V_addr_1_reg_203|   11   |
|stream_elt_dma_buffer_V_addr_2_reg_218|   11   |
|stream_elt_dma_buffer_V_addr_3_reg_223|   11   |
| stream_elt_dma_buffer_V_addr_reg_198 |   11   |
|stream_elt_dma_buffer_V_load_1_reg_213|    8   |
| stream_elt_dma_buffer_V_load_reg_208 |    8   |
+--------------------------------------+--------+
|                 Total                |   101  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   4  |  11  |   44   ||    20   |
| grp_access_fu_45 |  p2  |   4  |   0  |    0   ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   44   ||  3.6532 ||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   40   |
|  Register |    -   |   101  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   101  |   64   |
+-----------+--------+--------+--------+
