Analysis & Synthesis report for HLSTM_FIXED
Wed May 15 15:54:32 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated
 16. Source assignments for shiftReg:l0|altshift_taps:reg_rtl_0|shift_taps_q5n:auto_generated|altsyncram_32b1:altsyncram2
 17. Parameter Settings for User Entity Instance: counter:c0
 18. Parameter Settings for User Entity Instance: counter:c0|lpm_counter:LPM_COUNTER_component
 19. Parameter Settings for User Entity Instance: nReg:r0
 20. Parameter Settings for User Entity Instance: nReg:r1
 21. Parameter Settings for User Entity Instance: LSTM_gate:u0|nReg:r0
 22. Parameter Settings for User Entity Instance: LSTM_gate:u0|nReg:r1
 23. Parameter Settings for User Entity Instance: LSTM_gate:u0|nReg:r2
 24. Parameter Settings for User Entity Instance: LSTM_gate:u0|flip_flop_chain:ff0
 25. Parameter Settings for User Entity Instance: LSTM_gate:u0|nReg:r3
 26. Parameter Settings for User Entity Instance: LSTM_gate:u0|nReg:r4
 27. Parameter Settings for User Entity Instance: LSTM_gate:u0|flip_flop_chain:ff1
 28. Parameter Settings for User Entity Instance: LUT:m0|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: nReg:r2
 30. Parameter Settings for User Entity Instance: nReg:r3
 31. Parameter Settings for User Entity Instance: nReg:r4
 32. Parameter Settings for User Entity Instance: nReg:r5
 33. Parameter Settings for User Entity Instance: nReg:r6
 34. Parameter Settings for User Entity Instance: nReg:r7
 35. Parameter Settings for User Entity Instance: flip_flop_chain:ff0
 36. Parameter Settings for Inferred Entity Instance: shiftReg:l0|altshift_taps:reg_rtl_0
 37. Parameter Settings for Inferred Entity Instance: fixed_multiplier:u1|lpm_mult:Mult0
 38. Parameter Settings for Inferred Entity Instance: LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|lpm_mult:Mult0
 39. Parameter Settings for Inferred Entity Instance: LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0|lpm_mult:Mult0
 40. altsyncram Parameter Settings by Entity Instance
 41. altshift_taps Parameter Settings by Entity Instance
 42. lpm_mult Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "flip_flop_chain:ff0"
 44. Port Connectivity Checks: "LUT:m0"
 45. Port Connectivity Checks: "LSTM_gate:u0|flip_flop_chain:ff1"
 46. Port Connectivity Checks: "LSTM_gate:u0|mac_pe:u4"
 47. Port Connectivity Checks: "LSTM_gate:u0|flip_flop_chain:ff0"
 48. Port Connectivity Checks: "LSTM_gate:u0"
 49. Port Connectivity Checks: "shiftReg:l0"
 50. Port Connectivity Checks: "counter:c0"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 15 15:54:32 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; HLSTM_FIXED                                 ;
; Top-level Entity Name              ; LSTM_cell                                   ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 829                                         ;
;     Total combinational functions  ; 702                                         ;
;     Dedicated logic registers      ; 342                                         ;
; Total registers                    ; 342                                         ;
; Total pins                         ; 38                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 491,632                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; LSTM_cell          ; HLSTM_FIXED        ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; src/mytypes.vhd                  ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mytypes.vhd          ;         ;
; src/LSTM_cell.vhd                ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd        ;         ;
; src/LSTM_gate.vhd                ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd        ;         ;
; src/mac_pe.vhd                   ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd           ;         ;
; src/fixed_multiplier.vhd         ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd ;         ;
; src/fixed_adder.vhd              ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd      ;         ;
; src/LUT.vhd                      ; yes             ; User Wizard-Generated File             ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LUT.vhd              ;         ;
; src/nReg.vhd                     ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd             ;         ;
; src/shiftReg.vhd                 ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd         ;         ;
; src/counter.vhd                  ; yes             ; User Wizard-Generated File             ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd          ;         ;
; src/d_flip_flop.vhd              ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd      ;         ;
; src/flip_flop_chain.vhd          ; yes             ; User VHDL File                         ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd  ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                     ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                 ;         ;
; db/cntr_gaj.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cntr_gaj.tdf          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_gmt3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/altsyncram_gmt3.tdf   ;         ;
; init/tanh_lut.mif                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/init/tanh_lut.mif        ;         ;
; db/decode_fsa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/decode_fsa.tdf        ;         ;
; db/mux_dob.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/mux_dob.tdf           ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                              ;         ;
; db/shift_taps_q5n.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/shift_taps_q5n.tdf    ;         ;
; db/altsyncram_32b1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/altsyncram_32b1.tdf   ;         ;
; db/cntr_4pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cntr_4pf.tdf          ;         ;
; db/cmpr_igc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cmpr_igc.tdf          ;         ;
; db/cntr_q8h.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cntr_q8h.tdf          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                   ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                   ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                   ;         ;
; db/mult_rct.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/mult_rct.tdf          ;         ;
; db/mult_2dt.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/mult_2dt.tdf          ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 829         ;
;                                             ;             ;
; Total combinational functions               ; 702         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 235         ;
;     -- 3 input functions                    ; 239         ;
;     -- <=2 input functions                  ; 228         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 498         ;
;     -- arithmetic mode                      ; 204         ;
;                                             ;             ;
; Total registers                             ; 342         ;
;     -- Dedicated logic registers            ; 342         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 38          ;
; Total memory bits                           ; 491632      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 6           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 418         ;
; Total fan-out                               ; 4496        ;
; Average fan-out                             ; 3.74        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name      ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------+--------------+
; |LSTM_cell                                ; 702 (119)           ; 342 (0)                   ; 491632      ; 6            ; 0       ; 3         ; 38   ; 0            ; |LSTM_cell                                                                                               ; LSTM_cell        ; work         ;
;    |LSTM_gate:u0|                         ; 450 (0)             ; 156 (0)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0                                                                                  ; LSTM_gate        ; work         ;
;       |fixed_adder:u2|                    ; 107 (107)           ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|fixed_adder:u2                                                                   ; fixed_adder      ; work         ;
;       |flip_flop_chain:ff0|               ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff0                                                              ; flip_flop_chain  ; work         ;
;          |d_flip_flop:\gen_ff:0:ff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff                                     ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:1:ff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff                                     ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:2:ff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff                                     ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:3:ff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff                                     ; d_flip_flop      ; work         ;
;       |flip_flop_chain:ff1|               ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1                                                              ; flip_flop_chain  ; work         ;
;          |d_flip_flop:\gen_ff:0:ff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:0:ff                                     ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:1:ff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:1:ff                                     ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:2:ff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:2:ff                                     ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:3:ff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:3:ff                                     ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:4:ff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:4:ff                                     ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:5:ff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:5:ff                                     ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:6:ff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:6:ff                                     ; d_flip_flop      ; work         ;
;          |d_flip_flop:\gen_ff:7:ff|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:7:ff                                     ; d_flip_flop      ; work         ;
;       |mac_pe:u0|                         ; 116 (0)             ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|mac_pe:u0                                                                        ; mac_pe           ; work         ;
;          |fixed_adder:u1|                 ; 110 (110)           ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|mac_pe:u0|fixed_adder:u1                                                         ; fixed_adder      ; work         ;
;          |fixed_multiplier:u0|            ; 6 (6)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0                                                    ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0|lpm_mult:Mult0                                     ; lpm_mult         ; work         ;
;                |mult_rct:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0|lpm_mult:Mult0|mult_rct:auto_generated             ; mult_rct         ; work         ;
;       |mac_pe:u1|                         ; 119 (0)             ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|mac_pe:u1                                                                        ; mac_pe           ; work         ;
;          |fixed_adder:u1|                 ; 113 (113)           ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|mac_pe:u1|fixed_adder:u1                                                         ; fixed_adder      ; work         ;
;          |fixed_multiplier:u0|            ; 6 (6)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0                                                    ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|lpm_mult:Mult0                                     ; lpm_mult         ; work         ;
;                |mult_2dt:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|lpm_mult:Mult0|mult_2dt:auto_generated             ; mult_2dt         ; work         ;
;       |mac_pe:u4|                         ; 39 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|mac_pe:u4                                                                        ; mac_pe           ; work         ;
;          |fixed_adder:u1|                 ; 39 (39)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|mac_pe:u4|fixed_adder:u1                                                         ; fixed_adder      ; work         ;
;       |nReg:r0|                           ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|nReg:r0                                                                          ; nReg             ; work         ;
;       |nReg:r1|                           ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|nReg:r1                                                                          ; nReg             ; work         ;
;       |nReg:r2|                           ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|nReg:r2                                                                          ; nReg             ; work         ;
;       |nReg:r3|                           ; 2 (2)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|nReg:r3                                                                          ; nReg             ; work         ;
;       |nReg:r4|                           ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LSTM_gate:u0|nReg:r4                                                                          ; nReg             ; work         ;
;    |LUT:m0|                               ; 30 (0)              ; 4 (0)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LUT:m0                                                                                        ; LUT              ; work         ;
;       |altsyncram:altsyncram_component|   ; 30 (0)              ; 4 (0)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LUT:m0|altsyncram:altsyncram_component                                                        ; altsyncram       ; work         ;
;          |altsyncram_gmt3:auto_generated| ; 30 (0)              ; 4 (4)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated                         ; altsyncram_gmt3  ; work         ;
;             |mux_dob:mux2|                ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|mux_dob:mux2            ; mux_dob          ; work         ;
;    |fixed_multiplier:u1|                  ; 5 (5)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LSTM_cell|fixed_multiplier:u1                                                                           ; fixed_multiplier ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LSTM_cell|fixed_multiplier:u1|lpm_mult:Mult0                                                            ; lpm_mult         ; work         ;
;          |mult_rct:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LSTM_cell|fixed_multiplier:u1|lpm_mult:Mult0|mult_rct:auto_generated                                    ; mult_rct         ; work         ;
;    |flip_flop_chain:ff0|                  ; 0 (0)               ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0                                                                           ; flip_flop_chain  ; work         ;
;       |d_flip_flop:\gen_ff:0:ff|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff                                                  ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:10:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:10:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:11:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:11:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:12:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:12:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:13:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:13:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:14:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:14:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:15:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:15:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:16:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:16:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:17:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:17:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:18:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:18:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:19:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:19:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:1:ff|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff                                                  ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:20:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:20:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:21:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:21:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:22:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:22:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:23:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:23:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:24:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:24:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:25:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:25:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:26:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:26:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:27:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:27:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:28:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:28:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:29:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:29:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:2:ff|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff                                                  ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:30:ff|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:30:ff                                                 ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:3:ff|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff                                                  ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:4:ff|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff                                                  ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:5:ff|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff                                                  ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:6:ff|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff                                                  ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:7:ff|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff                                                  ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:8:ff|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff                                                  ; d_flip_flop      ; work         ;
;       |d_flip_flop:\gen_ff:9:ff|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff                                                  ; d_flip_flop      ; work         ;
;    |nReg:r0|                              ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|nReg:r0                                                                                       ; nReg             ; work         ;
;    |nReg:r1|                              ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|nReg:r1                                                                                       ; nReg             ; work         ;
;    |nReg:r2|                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|nReg:r2                                                                                       ; nReg             ; work         ;
;    |nReg:r3|                              ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|nReg:r3                                                                                       ; nReg             ; work         ;
;    |nReg:r4|                              ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|nReg:r4                                                                                       ; nReg             ; work         ;
;    |nReg:r5|                              ; 2 (2)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|nReg:r5                                                                                       ; nReg             ; work         ;
;    |nReg:r6|                              ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|nReg:r6                                                                                       ; nReg             ; work         ;
;    |nReg:r7|                              ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|nReg:r7                                                                                       ; nReg             ; work         ;
;    |shiftReg:l0|                          ; 13 (0)              ; 23 (16)                   ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|shiftReg:l0                                                                                   ; shiftReg         ; work         ;
;       |altshift_taps:reg_rtl_0|           ; 13 (0)              ; 7 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|shiftReg:l0|altshift_taps:reg_rtl_0                                                           ; altshift_taps    ; work         ;
;          |shift_taps_q5n:auto_generated|  ; 13 (0)              ; 7 (1)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|shiftReg:l0|altshift_taps:reg_rtl_0|shift_taps_q5n:auto_generated                             ; shift_taps_q5n   ; work         ;
;             |altsyncram_32b1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|shiftReg:l0|altshift_taps:reg_rtl_0|shift_taps_q5n:auto_generated|altsyncram_32b1:altsyncram2 ; altsyncram_32b1  ; work         ;
;             |cntr_4pf:cntr1|              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|shiftReg:l0|altshift_taps:reg_rtl_0|shift_taps_q5n:auto_generated|cntr_4pf:cntr1              ; cntr_4pf         ; work         ;
;             |cntr_q8h:cntr3|              ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LSTM_cell|shiftReg:l0|altshift_taps:reg_rtl_0|shift_taps_q5n:auto_generated|cntr_q8h:cntr3              ; cntr_q8h         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Name                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                 ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM                         ; AUTO ; Single Port      ; 32768        ; 15           ; --           ; --           ; 491520 ; ./init/tanh_lut.mif ;
; shiftReg:l0|altshift_taps:reg_rtl_0|shift_taps_q5n:auto_generated|altsyncram_32b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 7            ; 16           ; 7            ; 16           ; 112    ; None                ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                              ; Reason for Removal                          ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+
; counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0..3] ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 4                                                      ;                                             ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 342   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 271   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 233   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                      ;
+-------------------------------------------------------------------------+---------+
; Inverted Register                                                       ; Fan out ;
+-------------------------------------------------------------------------+---------+
; shiftReg:l0|altshift_taps:reg_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; 16      ;
; Total number of inverted registers = 1                                  ;         ;
+-------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                      ;
+------------------------------+-----------------------+------------+
; Register Name                ; Megafunction          ; Type       ;
+------------------------------+-----------------------+------------+
; shiftReg:l0|reg[1..9][0..15] ; shiftReg:l0|reg_rtl_0 ; SHIFT_TAPS ;
+------------------------------+-----------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LSTM_cell|nReg:r0|Q[14]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LSTM_cell|nReg:r6|Q[3]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LSTM_cell|nReg:r7|Q[8]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LSTM_cell|nReg:r3|Q[11]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LSTM_cell|nReg:r5|Q[3]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LSTM_cell|LSTM_gate:u0|nReg:r4|Q[14]                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LSTM_cell|LSTM_gate:u0|nReg:r3|Q[14]                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LSTM_cell|LSTM_gate:u0|nReg:r2|Q[9]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LSTM_cell|nReg:r1|Q[0]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LSTM_cell|LSTM_gate:u0|nReg:r1|Q[11]                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |LSTM_cell|LSTM_gate:u0|mac_pe:u4|fixed_adder:u1|res[10] ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |LSTM_cell|LSTM_gate:u0|fixed_adder:u2|res[13]           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |LSTM_cell|LSTM_gate:u0|mac_pe:u0|fixed_adder:u1|res[5]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |LSTM_cell|LSTM_gate:u0|mac_pe:u1|fixed_adder:u1|res[0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |LSTM_cell|LSTM_gate:u0|mac_pe:u4|fixed_adder:u1|res[12] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |LSTM_cell|mul_a[11]                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |LSTM_cell|g_wx[5]                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for shiftReg:l0|altshift_taps:reg_rtl_0|shift_taps_q5n:auto_generated|altsyncram_32b1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:c0 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 4     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:c0|lpm_counter:LPM_COUNTER_component ;
+------------------------+---------------+--------------------------------------------------+
; Parameter Name         ; Value         ; Type                                             ;
+------------------------+---------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 4             ; Signed Integer                                   ;
; LPM_DIRECTION          ; UP            ; Untyped                                          ;
; LPM_MODULUS            ; 0             ; Untyped                                          ;
; LPM_AVALUE             ; UNUSED        ; Untyped                                          ;
; LPM_SVALUE             ; UNUSED        ; Untyped                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                          ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                               ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                               ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                          ;
; LABWIDE_SCLR           ; ON            ; Untyped                                          ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                          ;
; CBXI_PARAMETER         ; cntr_gaj      ; Untyped                                          ;
+------------------------+---------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: nReg:r0 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; n              ; 16    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: nReg:r1 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; n              ; 16    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_gate:u0|nReg:r0 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_gate:u0|nReg:r1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_gate:u0|nReg:r2 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_gate:u0|flip_flop_chain:ff0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_gate:u0|nReg:r3 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_gate:u0|nReg:r4 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_gate:u0|flip_flop_chain:ff1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 9     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LUT:m0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                 ;
; WIDTH_A                            ; 15                   ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 32768                ; Signed Integer          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Signed Integer          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; ./init/tanh_lut.mif  ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer          ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_gmt3      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: nReg:r2 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; n              ; 16    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: nReg:r3 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; n              ; 16    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: nReg:r4 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; n              ; 16    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: nReg:r5 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; n              ; 16    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: nReg:r6 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; n              ; 16    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: nReg:r7 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; n              ; 16    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop_chain:ff0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: shiftReg:l0|altshift_taps:reg_rtl_0 ;
+----------------+----------------+----------------------------------------------------+
; Parameter Name ; Value          ; Type                                               ;
+----------------+----------------+----------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                            ;
; TAP_DISTANCE   ; 9              ; Untyped                                            ;
; WIDTH          ; 16             ; Untyped                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                            ;
; CBXI_PARAMETER ; shift_taps_q5n ; Untyped                                            ;
+----------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fixed_multiplier:u1|lpm_mult:Mult0  ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15            ; Untyped             ;
; LPM_WIDTHB                                     ; 15            ; Untyped             ;
; LPM_WIDTHP                                     ; 30            ; Untyped             ;
; LPM_WIDTHR                                     ; 30            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_rct      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+-------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                      ;
+------------------------------------------------+---------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 15            ; Untyped                                   ;
; LPM_WIDTHB                                     ; 14            ; Untyped                                   ;
; LPM_WIDTHP                                     ; 29            ; Untyped                                   ;
; LPM_WIDTHR                                     ; 29            ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                   ;
; LATENCY                                        ; 0             ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                   ;
; USE_EAB                                        ; OFF           ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_2dt      ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                   ;
+------------------------------------------------+---------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+-------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                      ;
+------------------------------------------------+---------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 15            ; Untyped                                   ;
; LPM_WIDTHB                                     ; 15            ; Untyped                                   ;
; LPM_WIDTHP                                     ; 30            ; Untyped                                   ;
; LPM_WIDTHR                                     ; 30            ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                   ;
; LATENCY                                        ; 0             ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                   ;
; USE_EAB                                        ; OFF           ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_rct      ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                   ;
+------------------------------------------------+---------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; LUT:m0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                            ;
;     -- WIDTH_A                            ; 15                                     ;
;     -- NUMWORDS_A                         ; 32768                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                 ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 0                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance              ;
+----------------------------+-------------------------------------+
; Name                       ; Value                               ;
+----------------------------+-------------------------------------+
; Number of entity instances ; 1                                   ;
; Entity Instance            ; shiftReg:l0|altshift_taps:reg_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                   ;
;     -- TAP_DISTANCE        ; 9                                   ;
;     -- WIDTH               ; 16                                  ;
+----------------------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                    ;
+---------------------------------------+-----------------------------------------------------------+
; Name                                  ; Value                                                     ;
+---------------------------------------+-----------------------------------------------------------+
; Number of entity instances            ; 3                                                         ;
; Entity Instance                       ; fixed_multiplier:u1|lpm_mult:Mult0                        ;
;     -- LPM_WIDTHA                     ; 15                                                        ;
;     -- LPM_WIDTHB                     ; 15                                                        ;
;     -- LPM_WIDTHP                     ; 30                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 15                                                        ;
;     -- LPM_WIDTHB                     ; 14                                                        ;
;     -- LPM_WIDTHP                     ; 29                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 15                                                        ;
;     -- LPM_WIDTHB                     ; 15                                                        ;
;     -- LPM_WIDTHP                     ; 30                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
+---------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flip_flop_chain:ff0"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[24..23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[18..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[31]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[28]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[26]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "LUT:m0"      ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; clken ; Input ; Info     ; Stuck at VCC ;
; data  ; Input ; Info     ; Stuck at GND ;
; wren  ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSTM_gate:u0|flip_flop_chain:ff1"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q[6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "LSTM_gate:u0|mac_pe:u4" ;
+--------------+-------+----------+------------------+
; Port         ; Type  ; Severity ; Details          ;
+--------------+-------+----------+------------------+
; in_b[15..13] ; Input ; Info     ; Stuck at GND     ;
; in_b[11..0]  ; Input ; Info     ; Stuck at GND     ;
; in_b[12]     ; Input ; Info     ; Stuck at VCC     ;
; in_c[15..13] ; Input ; Info     ; Stuck at GND     ;
; in_c[11..0]  ; Input ; Info     ; Stuck at GND     ;
; in_c[12]     ; Input ; Info     ; Stuck at VCC     ;
+--------------+-------+----------+------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSTM_gate:u0|flip_flop_chain:ff0"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSTM_gate:u0"                                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; wh_in[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh_in[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh_in[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; bh_in[15..13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; done          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftReg:l0"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "counter:c0"   ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; aclr   ; Input ; Info     ; Stuck at GND ;
; cnt_en ; Input ; Info     ; Stuck at GND ;
; sclr   ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_ff         ; 342                         ;
;     CLR               ; 43                          ;
;     ENA               ; 5                           ;
;     ENA CLR           ; 228                         ;
;     SLD               ; 3                           ;
;     plain             ; 63                          ;
; cycloneiii_lcell_comb ; 702                         ;
;     arith             ; 204                         ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 179                         ;
;     normal            ; 498                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 195                         ;
;         3 data inputs ; 60                          ;
;         4 data inputs ; 235                         ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 76                          ;
;                       ;                             ;
; Max LUT depth         ; 9.30                        ;
; Average LUT depth     ; 3.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 15 15:53:56 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file src/mytypes.vhd
    Info (12022): Found design unit 1: myTypes File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mytypes.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/lstm_cell.vhd
    Info (12022): Found design unit 1: LSTM_cell-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 22
    Info (12023): Found entity 1: LSTM_cell File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/lstm_gate.vhd
    Info (12022): Found design unit 1: LSTM_gate-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 29
    Info (12023): Found entity 1: LSTM_gate File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src/mac_pe.vhd
    Info (12022): Found design unit 1: mac_pe-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 19
    Info (12023): Found entity 1: mac_pe File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/fixed_multiplier.vhd
    Info (12022): Found design unit 1: fixed_multiplier-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 18
    Info (12023): Found entity 1: fixed_multiplier File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/fixed_adder.vhd
    Info (12022): Found design unit 1: fixed_adder-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd Line: 18
    Info (12023): Found entity 1: fixed_adder File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src/in_ram.vhd
    Info (12022): Found design unit 1: IN_RAM-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/in_RAM.vhd Line: 57
    Info (12023): Found entity 1: IN_RAM File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/in_RAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/lut.vhd
    Info (12022): Found design unit 1: lut-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LUT.vhd Line: 57
    Info (12023): Found entity 1: LUT File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LUT.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/nreg.vhd
    Info (12022): Found design unit 1: nReg-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd Line: 18
    Info (12023): Found entity 1: nReg File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/shiftreg.vhd
    Info (12022): Found design unit 1: shiftReg-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd Line: 26
    Info (12023): Found entity 1: shiftReg File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/counter.vhd
    Info (12022): Found design unit 1: counter-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 56
    Info (12023): Found entity 1: counter File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/d_flip_flop.vhd
    Info (12022): Found design unit 1: d_flip_flop-Behavioral File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd Line: 11
    Info (12023): Found entity 1: d_flip_flop File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/tb/lstm_gate_tb.vhd
    Info (12022): Found design unit 1: LSTM_gate_tb-test File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/tb/LSTM_gate_tb.vhd Line: 10
    Info (12023): Found entity 1: LSTM_gate_tb File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/tb/LSTM_gate_tb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src/flip_flop_chain.vhd
    Info (12022): Found design unit 1: flip_flop_chain-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd Line: 17
    Info (12023): Found entity 1: flip_flop_chain File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd Line: 5
Info (12127): Elaborating entity "LSTM_cell" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at LSTM_cell.vhd(24): object "Wd" assigned a value but never read File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 24
Warning (10036): Verilog HDL or VHDL warning at LSTM_cell.vhd(24): object "Bd" assigned a value but never read File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 24
Warning (10036): Verilog HDL or VHDL warning at LSTM_cell.vhd(24): object "Wl" assigned a value but never read File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 24
Warning (10036): Verilog HDL or VHDL warning at LSTM_cell.vhd(25): object "Bl" assigned a value but never read File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 25
Warning (10036): Verilog HDL or VHDL warning at LSTM_cell.vhd(77): object "gdone" assigned a value but never read File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 77
Info (12128): Elaborating entity "counter" for hierarchy "counter:c0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 230
Info (12128): Elaborating entity "lpm_counter" for hierarchy "counter:c0|lpm_counter:LPM_COUNTER_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 81
Info (12130): Elaborated megafunction instantiation "counter:c0|lpm_counter:LPM_COUNTER_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 81
Info (12133): Instantiated megafunction "counter:c0|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 81
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gaj.tdf
    Info (12023): Found entity 1: cntr_gaj File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cntr_gaj.tdf Line: 26
Info (12128): Elaborating entity "cntr_gaj" for hierarchy "counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "shiftReg" for hierarchy "shiftReg:l0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 239
Info (12128): Elaborating entity "nReg" for hierarchy "nReg:r0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 271
Info (12128): Elaborating entity "LSTM_gate" for hierarchy "LSTM_gate:u0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 325
Info (12128): Elaborating entity "mac_pe" for hierarchy "LSTM_gate:u0|mac_pe:u0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 91
Info (12128): Elaborating entity "fixed_multiplier" for hierarchy "LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 45
Info (12128): Elaborating entity "fixed_adder" for hierarchy "LSTM_gate:u0|mac_pe:u0|fixed_adder:u1" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 53
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "LSTM_gate:u0|flip_flop_chain:ff0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 155
Info (12128): Elaborating entity "d_flip_flop" for hierarchy "LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd Line: 34
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "LSTM_gate:u0|flip_flop_chain:ff1" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 219
Info (12128): Elaborating entity "LUT" for hierarchy "LUT:m0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 348
Info (12128): Elaborating entity "altsyncram" for hierarchy "LUT:m0|altsyncram:altsyncram_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LUT.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "LUT:m0|altsyncram:altsyncram_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LUT.vhd Line: 68
Info (12133): Instantiated megafunction "LUT:m0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LUT.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./init/tanh_lut.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gmt3.tdf
    Info (12023): Found entity 1: altsyncram_gmt3 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/altsyncram_gmt3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_gmt3" for hierarchy "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_fsa.tdf
    Info (12023): Found entity 1: decode_fsa File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/decode_fsa.tdf Line: 23
Info (12128): Elaborating entity "decode_fsa" for hierarchy "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|decode_fsa:decode3" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/altsyncram_gmt3.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dob.tdf
    Info (12023): Found entity 1: mux_dob File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/mux_dob.tdf Line: 23
Info (12128): Elaborating entity "mux_dob" for hierarchy "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|mux_dob:mux2" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/altsyncram_gmt3.tdf Line: 46
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "flip_flop_chain:ff0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 736
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "shiftReg:l0|reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 9
        Info (286033): Parameter WIDTH set to 16
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fixed_multiplier:u1|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 28
Info (12130): Elaborated megafunction instantiation "shiftReg:l0|altshift_taps:reg_rtl_0"
Info (12133): Instantiated megafunction "shiftReg:l0|altshift_taps:reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "9"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_q5n.tdf
    Info (12023): Found entity 1: shift_taps_q5n File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/shift_taps_q5n.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_32b1.tdf
    Info (12023): Found entity 1: altsyncram_32b1 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/altsyncram_32b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cntr_4pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_igc.tdf
    Info (12023): Found entity 1: cmpr_igc File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cmpr_igc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q8h.tdf
    Info (12023): Found entity 1: cntr_q8h File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cntr_q8h.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "fixed_multiplier:u1|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 28
Info (12133): Instantiated megafunction "fixed_multiplier:u1|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rct.tdf
    Info (12023): Found entity 1: mult_rct File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/mult_rct.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 28
Info (12133): Instantiated megafunction "LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2dt.tdf
    Info (12023): Found entity 1: mult_2dt File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/mult_2dt.tdf Line: 29
Info (13000): Registers with preset signals will power-up high File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/shift_taps_q5n.tdf Line: 40
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 998 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 878 logic cells
    Info (21064): Implemented 76 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Wed May 15 15:54:32 2024
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:18


