{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527628140105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527628140112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 22:08:59 2018 " "Processing started: Tue May 29 22:08:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527628140112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628140112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic " "Command: quartus_map --read_settings_files=on --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628140112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527628140710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527628140711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/concatenatedout.v 1 1 " "Found 1 design units, including 1 entities, in source file src/concatenatedout.v" { { "Info" "ISGN_ENTITY_NAME" "1 concatenateDout " "Found entity 1: concatenateDout" {  } { { "src/concatenateDout.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/concatenateDout.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clockenablepll/synthesis/clockenablepll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clockenablepll/synthesis/clockenablepll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockEnablePLL " "Found entity 1: clockEnablePLL" {  } { { "src/clockEnablePLL/synthesis/clockEnablePLL.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/clockEnablePLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/traditional_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/traditional_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 traditional_adder " "Found entity 1: traditional_adder" {  } { { "src/traditional_adder.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/traditional_adder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "src/test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ramaddress.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ramaddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramAddress " "Found entity 1: ramAddress" {  } { { "src/ramAddress.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ramAddress.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4wmodification.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4wmodification.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4WModification " "Found entity 1: radix4WModification" {  } { { "src/radix4WModification.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4WModification.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4selm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4selm.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4SELM " "Found entity 1: radix4SELM" {  } { { "src/radix4SELM.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4SELM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4multipliertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4multipliertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4MultiplierTestbench " "Found entity 1: radix4MultiplierTestbench" {  } { { "src/radix4MultiplierTestbench.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4MultiplierTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4multiplier " "Found entity 1: radix4multiplier" {  } { { "src/radix4multiplier.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4digitmultiply.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4digitmultiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4DigitMultiply " "Found entity 1: radix4DigitMultiply" {  } { { "src/radix4DigitMultiply.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4DigitMultiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4calcvj.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4calcvj.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4calcVj " "Found entity 1: radix4calcVj" {  } { { "src/radix4calcVj.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4calcVj.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4addertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4addertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4AdderTestbench " "Found entity 1: radix4AdderTestbench" {  } { { "src/radix4AdderTestbench.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4AdderTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4adder_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4adder_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 radix4adder_sv " "Found entity 1: radix4adder_sv" {  } { { "src/radix4adder_sv.sv" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4adder_sv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4adder_new.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4adder_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4adder_new " "Found entity 1: radix4adder_new" {  } { { "src/radix4adder_new.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4adder_new.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4adder.v 0 0 " "Found 0 design units, including 0 entities, in source file src/radix4adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2selm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2selm.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2SELM " "Found entity 1: radix2SELM" {  } { { "src/radix2SELM.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2SELM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2multiplier " "Found entity 1: radix2multiplier" {  } { { "src/radix2multiplier.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2digitmultiply.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2digitmultiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2DigitMultiply " "Found entity 1: radix2DigitMultiply" {  } { { "src/radix2DigitMultiply.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2DigitMultiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2calcvj.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2calcvj.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2calcVj " "Found entity 1: radix2calcVj" {  } { { "src/radix2calcVj.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2calcVj.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2adderserialblock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2adderserialblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderSerialBlock " "Found entity 1: radix2adderSerialBlock" {  } { { "src/radix2adderSerialBlock.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2adderSerialBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150618 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "radix2adderSerial.v(24) " "Verilog HDL information at radix2adderSerial.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "src/radix2adderSerial.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2adderSerial.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527628150620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2adderserial.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2adderserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderSerial " "Found entity 1: radix2adderSerial" {  } { { "src/radix2adderSerial.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2adderSerial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2adderparallelblock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2adderparallelblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderParallelBlock " "Found entity 1: radix2adderParallelBlock" {  } { { "src/radix2adderParallelBlock.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2adderParallelBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adder " "Found entity 1: radix2adder" {  } { { "src/radix2adder.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix2adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q onTheFlyConverterSignedDigit.v(10) " "Verilog HDL Declaration information at onTheFlyConverterSignedDigit.v(10): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "src/onTheFlyConverterSignedDigit.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onTheFlyConverterSignedDigit.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527628150625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ontheflyconvertersigneddigit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ontheflyconvertersigneddigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 onTheFlyConverterSignedDigit " "Found entity 1: onTheFlyConverterSignedDigit" {  } { { "src/onTheFlyConverterSignedDigit.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onTheFlyConverterSignedDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q onTheFlyConverter.v(10) " "Verilog HDL Declaration information at onTheFlyConverter.v(10): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "src/onTheFlyConverter.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onTheFlyConverter.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527628150627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ontheflyconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ontheflyconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 onTheFlyConverter " "Found entity 1: onTheFlyConverter" {  } { { "src/onTheFlyConverter.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onTheFlyConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/onchipram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/onchipram.v" { { "Info" "ISGN_ENTITY_NAME" "1 onChipRam " "Found entity 1: onChipRam" {  } { { "src/onChipRam.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onChipRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/negatex.v 1 1 " "Found 1 design units, including 1 entities, in source file src/negatex.v" { { "Info" "ISGN_ENTITY_NAME" "1 negateX " "Found entity 1: negateX" {  } { { "src/negateX.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/negateX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memcopydetector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memcopydetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 memCopyDetector " "Found entity 1: memCopyDetector" {  } { { "src/memCopyDetector.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/memCopyDetector.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/masterlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file src/masterlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 masterLevel " "Found entity 1: masterLevel" {  } { { "src/masterLevel.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsrblock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsrblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSRBlock " "Found entity 1: LFSRBlock" {  } { { "src/LFSRBlock.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/convention2rbr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/convention2rbr.v" { { "Info" "ISGN_ENTITY_NAME" "1 conventionToRBR " "Found entity 1: conventionToRBR" {  } { { "src/convention2rbr.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/convention2rbr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/arbitraryradixaddertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/arbitraryradixaddertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbitraryRadixAdderTestbench " "Found entity 1: arbitraryRadixAdderTestbench" {  } { { "src/arbitraryRadixAdderTestbench.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/arbitraryRadixAdderTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adderperformancetest.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adderperformancetest.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderPerformanceTest " "Found entity 1: adderPerformanceTest" {  } { { "src/adderPerformanceTest.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/adderPerformanceTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clockenablepll/synthesis/submodules/clockenablepll_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file src/clockenablepll/synthesis/submodules/clockenablepll_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockEnablePLL_altclkctrl_0_sub " "Found entity 1: clockEnablePLL_altclkctrl_0_sub" {  } { { "src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150677 ""} { "Info" "ISGN_ENTITY_NAME" "2 clockEnablePLL_altclkctrl_0 " "Found entity 2: clockEnablePLL_altclkctrl_0" {  } { { "src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_trial.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/top_trial.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_trial " "Found entity 1: top_trial" {  } { { "src/top_trial.bdf" "" { Schematic "C:/Users/J_Lian/Desktop/FYP/src/top_trial.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "src/pll2.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll2/pll2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll2/pll2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_0002 " "Found entity 1: pll2_0002" {  } { { "src/pll2/pll2_0002.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll2/pll2_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150682 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "masterLevelHPS masterLevelHPS.v(31) " "Verilog Module Declaration warning at masterLevelHPS.v(31): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"masterLevelHPS\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 31 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/masterlevelhps.v 1 1 " "Found 1 design units, including 1 entities, in source file src/masterlevelhps.v" { { "Info" "ISGN_ENTITY_NAME" "1 masterLevelHPS " "Found entity 1: masterLevelHPS" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/avalon_mm_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/avalon_mm_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_MM_write_master " "Found entity 1: avalon_MM_write_master" {  } { { "src/avalon_MM_write_master.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/avalon_MM_write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll3.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll3 " "Found entity 1: pll3" {  } { { "src/pll3.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll3/pll3_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll3/pll3_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll3_0002 " "Found entity 1: pll3_0002" {  } { { "src/pll3/pll3_0002.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll3/pll3_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150688 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctr_block.v(41) " "Verilog HDL information at ctr_block.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "src/ctr_block.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ctr_block.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527628150690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ctr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ctr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr_block " "Found entity 1: ctr_block" {  } { { "src/ctr_block.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ctr_block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem_speed_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mem_speed_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_speed_test " "Found entity 1: mem_speed_test" {  } { { "src/mem_speed_test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/mem_speed_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_gen_speed_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_gen_speed_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_gen_speed_test " "Found entity 1: data_gen_speed_test" {  } { { "src/data_gen_speed_test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/data_gen_speed_test.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/single_register.v 1 1 " "Found 1 design units, including 1 entities, in source file src/single_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_register " "Found entity 1: single_register" {  } { { "src/single_register.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/single_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cinlfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cinlfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 CinLFSR " "Found entity 1: CinLFSR" {  } { { "src/CinLFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/CinLFSR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150697 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_module.v(78) " "Verilog HDL information at top_module.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527628150698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsrblock_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsrblock_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSRBlock_test " "Found entity 1: LFSRBlock_test" {  } { { "src/LFSRBlock_test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_250_50mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll_250_50mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_250_50MHz " "Found entity 1: pll_250_50MHz" {  } { { "src/pll_250_50MHz.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll_250_50MHz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_250_50mhz/pll_250_50mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll_250_50mhz/pll_250_50mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_250_50MHz_0002 " "Found entity 1: pll_250_50MHz_0002" {  } { { "src/pll_250_50MHz/pll_250_50MHz_0002.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll_250_50MHz/pll_250_50MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/masterleveloneclkdomain.v 1 1 " "Found 1 design units, including 1 entities, in source file src/masterleveloneclkdomain.v" { { "Info" "ISGN_ENTITY_NAME" "1 masterLevelOneClkDomain " "Found entity 1: masterLevelOneClkDomain" {  } { { "src/masterLevelOneClkDomain.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelOneClkDomain.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150705 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ramAddressOneClkDomain.v(36) " "Verilog HDL information at ramAddressOneClkDomain.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "src/ramAddressOneClkDomain.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ramAddressOneClkDomain.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527628150707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ramaddressoneclkdomain.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ramaddressoneclkdomain.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramAddressOneClkDomain " "Found entity 1: ramAddressOneClkDomain" {  } { { "src/ramAddressOneClkDomain.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ramAddressOneClkDomain.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150707 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrBlockOneClkDomain.v(40) " "Verilog HDL information at ctrBlockOneClkDomain.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "src/ctrBlockOneClkDomain.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ctrBlockOneClkDomain.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527628150708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ctrblockoneclkdomain.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ctrblockoneclkdomain.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrBlockOneClkDomain " "Found entity 1: ctrBlockOneClkDomain" {  } { { "src/ctrBlockOneClkDomain.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/ctrBlockOneClkDomain.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150709 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRIncrementer.v(32) " "Verilog HDL information at SRIncrementer.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "src/SRIncrementer.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/SRIncrementer.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527628150710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/srincrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/srincrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRIncrementer " "Found entity 1: SRIncrementer" {  } { { "src/SRIncrementer.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/SRIncrementer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4multiplierparallel.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4multiplierparallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4multiplierParallel " "Found entity 1: radix4multiplierParallel" {  } { { "src/radix4multiplierParallel.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4multiplierParallel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628150712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk masterLevelHPS.v(106) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(106): created implicit net for \"clk\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_fixed_location masterLevelHPS.v(110) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(110): created implicit net for \"control_fixed_location\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_write_base masterLevelHPS.v(111) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(111): created implicit net for \"control_write_base\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_write_length masterLevelHPS.v(112) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(112): created implicit net for \"control_write_length\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_go masterLevelHPS.v(113) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(113): created implicit net for \"control_go\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_done masterLevelHPS.v(114) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(114): created implicit net for \"control_done\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "user_write_buffer masterLevelHPS.v(117) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(117): created implicit net for \"user_write_buffer\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "user_buffer_data masterLevelHPS.v(118) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(118): created implicit net for \"user_buffer_data\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "user_buffer_full masterLevelHPS.v(119) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(119): created implicit net for \"user_buffer_full\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_address masterLevelHPS.v(122) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(122): created implicit net for \"master_address\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_write masterLevelHPS.v(123) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(123): created implicit net for \"master_write\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_byteenable masterLevelHPS.v(124) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(124): created implicit net for \"master_byteenable\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_writedata masterLevelHPS.v(125) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(125): created implicit net for \"master_writedata\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_waitrequest masterLevelHPS.v(127) " "Verilog HDL Implicit Net warning at masterLevelHPS.v(127): created implicit net for \"master_waitrequest\"" {  } { { "src/masterLevelHPS.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevelHPS.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_signal mem_speed_test.v(74) " "Verilog HDL Implicit Net warning at mem_speed_test.v(74): created implicit net for \"start_signal\"" {  } { { "src/mem_speed_test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/mem_speed_test.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "transfer_done mem_speed_test.v(75) " "Verilog HDL Implicit Net warning at mem_speed_test.v(75): created implicit net for \"transfer_done\"" {  } { { "src/mem_speed_test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/mem_speed_test.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_rst top_module.v(51) " "Verilog HDL Implicit Net warning at top_module.v(51): created implicit net for \"pll_rst\"" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "radix4multiplier.v(110) " "Verilog HDL Instantiation warning at radix4multiplier.v(110): instance has no name" {  } { { "src/radix4multiplier.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4multiplier.v" 110 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1527628150716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527628150772 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pll_lock_sm top_module.v(68) " "Verilog HDL warning at top_module.v(68): object pll_lock_sm used but never assigned" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 68 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527628150773 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter top_module.v(69) " "Verilog HDL or VHDL warning at top_module.v(69): object \"counter\" assigned a value but never read" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527628150773 "|top_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pll_lock_sm top_module.v(81) " "Verilog HDL Always Construct warning at top_module.v(81): variable \"pll_lock_sm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1527628150773 "|top_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pll_lock_sm top_module.v(82) " "Verilog HDL Always Construct warning at top_module.v(82): variable \"pll_lock_sm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1527628150773 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pll_lock_en top_module.v(78) " "Verilog HDL Always Construct warning at top_module.v(78): inferring latch(es) for variable \"pll_lock_en\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527628150773 "|top_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pll_lock_sm 0 top_module.v(68) " "Net \"pll_lock_sm\" at top_module.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628150774 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pll_lock_en top_module.v(78) " "Inferred latch for \"pll_lock_en\" at top_module.v(78)" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628150774 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll3 pll3:pll_2 " "Elaborating entity \"pll3\" for hierarchy \"pll3:pll_2\"" {  } { { "src/top_module.v" "pll_2" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll3_0002 pll3:pll_2\|pll3_0002:pll3_inst " "Elaborating entity \"pll3_0002\" for hierarchy \"pll3:pll_2\|pll3_0002:pll3_inst\"" {  } { { "src/pll3.v" "pll3_inst" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll3.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\"" {  } { { "src/pll3/pll3_0002.v" "altera_pll_i" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll3/pll3_0002.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150830 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527628150848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\"" {  } { { "src/pll3/pll3_0002.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll3/pll3_0002.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.000000 MHz " "Parameter \"reference_clock_frequency\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 250.000000 MHz " "Parameter \"output_clock_frequency0\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628150866 ""}  } { { "src/pll3/pll3_0002.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/pll3/pll3_0002.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527628150866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRIncrementer SRIncrementer:SRIncrementer_Inst_1 " "Elaborating entity \"SRIncrementer\" for hierarchy \"SRIncrementer:SRIncrementer_Inst_1\"" {  } { { "src/top_module.v" "SRIncrementer_Inst_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masterLevel masterLevel:masterLevel_Inst " "Elaborating entity \"masterLevel\" for hierarchy \"masterLevel:masterLevel_Inst\"" {  } { { "src/top_module.v" "masterLevel_Inst" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150879 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DUT_out masterLevel.v(41) " "Verilog HDL or VHDL warning at masterLevel.v(41): object \"DUT_out\" assigned a value but never read" {  } { { "src/masterLevel.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527628150879 "|top_module|masterLevel:masterLevel_Inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LFSR_out masterLevel.v(45) " "Verilog HDL warning at masterLevel.v(45): object LFSR_out used but never assigned" {  } { { "src/masterLevel.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527628150880 "|top_module|masterLevel:masterLevel_Inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LFSR_out 0 masterLevel.v(45) " "Net \"LFSR_out\" at masterLevel.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "src/masterLevel.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628150885 "|top_module|masterLevel:masterLevel_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSRBlock masterLevel:masterLevel_Inst\|LFSRBlock:LFSR_3 " "Elaborating entity \"LFSRBlock\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock:LFSR_3\"" {  } { { "src/masterLevel.v" "LFSR_3" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock:LFSR_3\|LFSR:LFSRinst\[0\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock:LFSR_3\|LFSR:LFSRinst\[0\].LSFRA\"" {  } { { "src/LFSRBlock.v" "LFSRinst\[0\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150920 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628150961 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[0].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628150961 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[0].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628150962 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[0].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock:LFSR_3\|LFSR:LFSRinst\[1\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock:LFSR_3\|LFSR:LFSRinst\[1\].LSFRA\"" {  } { { "src/LFSRBlock.v" "LFSRinst\[1\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628150978 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151016 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[1].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151016 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[1].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151016 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock:LFSR_3|LFSR:LFSRinst[1].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSRBlock_test masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1 " "Elaborating entity \"LFSRBlock_test\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\"" {  } { { "src/masterLevel.v" "LFSR_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151031 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_out LFSRBlock_test.v(31) " "Verilog HDL or VHDL warning at LFSRBlock_test.v(31): object \"pre_out\" assigned a value but never read" {  } { { "src/LFSRBlock_test.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527628151034 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[0\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[0\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[0\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151072 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151111 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[0].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151111 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[0].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151112 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[0].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[1\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[1\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[1\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151127 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151164 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[1].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151165 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[1].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151165 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[1].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[2\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[2\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[2\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151180 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151218 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[2].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151218 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[2].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151218 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[2].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[3\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[3\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[3\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151233 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151270 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[3].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151270 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[3].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151270 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[3].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[4\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[4\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[4\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151289 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151329 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[4].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151329 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[4].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151329 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[4].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[5\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[5\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[5\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151344 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151382 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[5].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151382 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[5].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151383 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[5].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[6\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[6\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[6\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151398 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151437 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[6].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151437 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[6].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151437 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[6].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[7\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[7\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[7\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151452 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151489 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[7].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151489 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[7].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151490 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[7].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[8\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[8\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[8\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151505 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151544 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[8].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151544 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[8].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151545 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[8].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[9\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[9\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[9\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151558 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151597 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[9].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151597 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[9].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151597 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[9].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[10\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[10\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[10\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151611 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151649 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[10].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151649 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[10].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151650 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[10].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[11\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[11\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[11\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151678 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151738 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[11].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151738 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[11].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151738 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[11].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[12\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[12\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[12\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151795 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151834 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[12].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151834 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[12].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151834 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[12].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[13\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[13\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[13\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151852 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151890 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[13].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151890 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[13].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151891 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[13].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[14\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[14\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[14\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151909 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151946 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[14].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151946 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[14].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628151946 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[14].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[15\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[15\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[15\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628151995 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152031 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[15].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152031 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[15].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152031 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[15].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[16\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[16\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[16\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152079 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152117 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[16].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152117 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[16].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152117 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[16].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[17\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[17\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[17\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152132 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152172 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[17].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152172 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[17].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152172 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[17].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[18\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[18\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[18\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152188 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152225 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[18].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152225 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[18].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152225 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[18].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[19\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[19\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[19\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152274 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152313 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[19].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152313 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[19].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152314 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[19].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[20\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[20\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[20\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152330 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152368 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[20].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152368 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[20].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152368 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[20].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[21\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[21\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[21\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152385 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152423 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[21].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152424 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[21].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152424 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[21].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[22\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[22\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[22\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152438 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152477 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[22].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152478 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[22].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152478 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[22].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[23\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[23\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[23\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152491 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152534 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[23].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152535 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[23].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152535 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[23].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[24\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[24\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[24\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152549 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152586 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[24].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152586 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[24].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152586 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[24].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[25\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[25\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[25\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152601 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152638 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[25].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152638 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[25].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152639 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[25].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[26\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[26\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[26\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152653 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152690 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[26].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152690 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[26].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152691 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[26].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[27\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[27\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[27\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152705 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152744 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[27].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152744 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[27].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152744 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[27].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[28\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[28\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[28\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152791 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152829 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[28].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152829 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[28].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152829 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[28].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[29\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[29\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[29\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152877 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152913 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[29].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152913 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[29].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152913 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[29].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[30\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[30\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[30\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628152932 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152969 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[30].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152969 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[30].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628152969 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[30].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[31\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[31\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[31\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153017 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153055 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[31].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153055 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[31].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153055 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[31].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[32\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[32\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[32\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153070 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153107 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[32].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153108 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[32].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153108 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[32].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[33\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[33\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[33\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153140 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153179 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[33].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153179 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[33].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153179 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[33].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[34\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[34\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[34\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153195 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153232 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[34].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153232 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[34].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153232 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[34].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[35\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[35\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[35\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153283 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153324 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[35].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153324 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[35].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153325 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[35].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[36\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[36\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[36\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153342 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153380 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[36].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153380 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[36].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153381 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[36].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[37\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[37\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[37\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153395 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153431 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[37].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153431 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[37].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153431 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[37].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[38\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[38\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[38\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153445 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153481 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[38].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153481 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[38].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153482 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[38].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[39\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[39\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[39\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153496 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153533 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[39].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153533 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[39].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153533 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[39].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[40\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[40\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[40\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153547 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153585 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[40].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153586 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[40].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153586 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[40].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[41\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[41\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[41\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153601 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153637 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[41].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153637 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[41].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153637 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[41].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[42\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[42\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[42\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153652 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153690 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[42].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153690 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[42].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153690 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[42].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[43\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[43\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[43\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153738 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153775 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[43].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153775 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[43].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153776 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[43].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[44\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[44\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[44\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153793 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153836 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[44].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153836 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[44].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153837 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[44].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[45\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[45\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[45\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153854 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153896 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[45].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153896 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[45].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153896 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[45].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[46\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[46\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[46\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153944 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153982 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[46].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153983 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[46].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628153983 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[46].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[47\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[47\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[47\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628153998 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154036 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154036 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154036 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[47].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[48\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[48\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[48\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154084 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154121 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[48].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154121 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[48].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154122 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[48].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[49\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[49\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[49\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154152 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154189 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[49].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154189 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[49].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154189 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[49].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[50\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[50\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[50\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154237 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154275 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[50].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154275 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[50].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154276 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[50].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[51\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[51\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[51\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154290 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154330 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[51].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154330 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[51].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154331 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[51].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[52\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[52\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[52\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154346 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154384 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[52].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154384 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[52].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154385 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[52].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[53\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[53\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[53\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154401 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154438 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[53].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154439 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[53].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154439 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[53].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[54\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[54\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[54\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154454 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154492 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[54].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154492 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[54].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154493 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[54].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[55\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[55\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[55\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154508 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154546 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[55].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154546 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[55].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154546 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[55].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[56\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[56\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[56\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154560 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154598 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[56].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154599 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[56].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154599 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[56].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[57\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[57\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[57\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154612 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154648 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[57].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154648 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[57].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154648 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[57].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[58\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[58\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[58\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154667 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154704 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[58].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154704 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[58].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154705 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[58].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[59\].LSFRA " "Elaborating entity \"LFSR\" for hierarchy \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[59\].LSFRA\"" {  } { { "src/LFSRBlock_test.v" "LFSRinst\[59\].LSFRA" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSRBlock_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154718 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 LFSR.v(18) " "Net \"rom.data_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154760 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[59].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 LFSR.v(18) " "Net \"rom.waddr_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154760 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[59].LSFRA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 LFSR.v(18) " "Net \"rom.we_a\" at LFSR.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "src/LFSR.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527628154760 "|top_module|masterLevel:masterLevel_Inst|LFSRBlock_test:LFSR_1|LFSR:LFSRinst[59].LSFRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "radix4adder_new masterLevel:masterLevel_Inst\|radix4adder_new:DUT_1 " "Elaborating entity \"radix4adder_new\" for hierarchy \"masterLevel:masterLevel_Inst\|radix4adder_new:DUT_1\"" {  } { { "src/masterLevel.v" "DUT_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(47) " "Verilog HDL assignment warning at radix4adder_new.v(47): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4adder_new.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4adder_new.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527628154778 "|top_module|masterLevel:masterLevel_Inst|radix4adder_new:DUT_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(51) " "Verilog HDL assignment warning at radix4adder_new.v(51): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4adder_new.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4adder_new.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527628154779 "|top_module|masterLevel:masterLevel_Inst|radix4adder_new:DUT_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(56) " "Verilog HDL assignment warning at radix4adder_new.v(56): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4adder_new.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/radix4adder_new.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527628154779 "|top_module|masterLevel:masterLevel_Inst|radix4adder_new:DUT_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenateDout masterLevel:masterLevel_Inst\|concatenateDout:concatenateDout_1 " "Elaborating entity \"concatenateDout\" for hierarchy \"masterLevel:masterLevel_Inst\|concatenateDout:concatenateDout_1\"" {  } { { "src/masterLevel.v" "concatenateDout_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter concatenateDout.v(22) " "Verilog HDL or VHDL warning at concatenateDout.v(22): object \"counter\" assigned a value but never read" {  } { { "src/concatenateDout.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/concatenateDout.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527628154809 "|top_module|masterLevel:masterLevel_Inst|concatenateDout:concatenateDout_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_out concatenateDout.v(23) " "Verilog HDL or VHDL warning at concatenateDout.v(23): object \"pre_out\" assigned a value but never read" {  } { { "src/concatenateDout.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/concatenateDout.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527628154809 "|top_module|masterLevel:masterLevel_Inst|concatenateDout:concatenateDout_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramAddress masterLevel:masterLevel_Inst\|ramAddress:ramAddress_1 " "Elaborating entity \"ramAddress\" for hierarchy \"masterLevel:masterLevel_Inst\|ramAddress:ramAddress_1\"" {  } { { "src/masterLevel.v" "ramAddress_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onChipRam masterLevel:masterLevel_Inst\|onChipRam:RAM_1 " "Elaborating entity \"onChipRam\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\"" {  } { { "src/masterLevel.v" "RAM_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\"" {  } { { "src/onChipRam.v" "altsyncram_component" { Text "C:/Users/J_Lian/Desktop/FYP/src/onChipRam.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\"" {  } { { "src/onChipRam.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onChipRam.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 165 " "Parameter \"width_a\" = \"165\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628154902 ""}  } { { "src/onChipRam.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/onChipRam.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527628154902 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 14 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 14" {  } { { "db/altsyncram_jap1.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 61 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628154942 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 14 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side A specified but total number of address lines is 14" {  } { { "db/altsyncram_jap1.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 64 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628154943 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side B specified but total number of address lines is 14 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 1024 memory words in side B specified but total number of address lines is 14" {  } { { "db/altsyncram_jap1.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 67 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628154943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jap1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jap1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jap1 " "Found entity 1: altsyncram_jap1" {  } { { "db/altsyncram_jap1.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628154943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628154943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jap1 masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated " "Elaborating entity \"altsyncram_jap1\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628154944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qqg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qqg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qqg2 " "Found entity 1: altsyncram_qqg2" {  } { { "db/altsyncram_qqg2.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_qqg2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628155034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628155034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qqg2 masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|altsyncram_qqg2:altsyncram1 " "Elaborating entity \"altsyncram_qqg2\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|altsyncram_qqg2:altsyncram1\"" {  } { { "db/altsyncram_jap1.tdf" "altsyncram1" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628155034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jap1.tdf" "mgl_prim2" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628155675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jap1.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628155791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011313 " "Parameter \"NODE_NAME\" = \"1380011313\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 8 " "Parameter \"SHIFT_COUNT_BITS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 165 " "Parameter \"WIDTH_WORD\" = \"165\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527628155791 ""}  } { { "db/altsyncram_jap1.tdf" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/altsyncram_jap1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527628155791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628155916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628156050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"masterLevel:masterLevel_Inst\|onChipRam:RAM_1\|altsyncram:altsyncram_component\|altsyncram_jap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628156173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memCopyDetector masterLevel:masterLevel_Inst\|memCopyDetector:memCopyDetector_1 " "Elaborating entity \"memCopyDetector\" for hierarchy \"masterLevel:masterLevel_Inst\|memCopyDetector:memCopyDetector_1\"" {  } { { "src/masterLevel.v" "memCopyDetector_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628156225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockEnablePLL masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll " "Elaborating entity \"clockEnablePLL\" for hierarchy \"masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll\"" {  } { { "src/masterLevel.v" "clk_enable_pll" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628156234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockEnablePLL_altclkctrl_0 masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll\|clockEnablePLL_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clockEnablePLL_altclkctrl_0\" for hierarchy \"masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll\|clockEnablePLL_altclkctrl_0:altclkctrl_0\"" {  } { { "src/clockEnablePLL/synthesis/clockEnablePLL.v" "altclkctrl_0" { Text "C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/clockEnablePLL.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628156243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockEnablePLL_altclkctrl_0_sub masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll\|clockEnablePLL_altclkctrl_0:altclkctrl_0\|clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component " "Elaborating entity \"clockEnablePLL_altclkctrl_0_sub\" for hierarchy \"masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll\|clockEnablePLL_altclkctrl_0:altclkctrl_0\|clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component\"" {  } { { "src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" "clockEnablePLL_altclkctrl_0_sub_component" { Text "C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628156252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect clockEnablePLL_altclkctrl_0.v(47) " "Verilog HDL or VHDL warning at clockEnablePLL_altclkctrl_0.v(47): object \"clkselect\" assigned a value but never read" {  } { { "src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/clockEnablePLL/synthesis/submodules/clockEnablePLL_altclkctrl_0.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527628156253 "|top_module|masterLevel:masterLevel_Inst|clockEnablePLL:clk_enable_pll|clockEnablePLL_altclkctrl_0:altclkctrl_0|clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr_block masterLevel:masterLevel_Inst\|ctr_block:ctr_block_1 " "Elaborating entity \"ctr_block\" for hierarchy \"masterLevel:masterLevel_Inst\|ctr_block:ctr_block_1\"" {  } { { "src/masterLevel.v" "ctr_block_1" { Text "C:/Users/J_Lian/Desktop/FYP/src/masterLevel.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628156265 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1527628156892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.29.22:09:20 Progress: Loading sld68080fff/alt_sld_fab_wrapper_hw.tcl " "2018.05.29.22:09:20 Progress: Loading sld68080fff/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628161013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628163687 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628163835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628166356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628166512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628166661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628166832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628166840 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628166852 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1527628167544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68080fff/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld68080fff/alt_sld_fab.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628167796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628167796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628167877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628167877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628167879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628167879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628167948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628167948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628168034 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628168034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628168034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/J_Lian/Desktop/FYP/db/ip/sld68080fff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527628168105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628168105 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[47\].LSFRA\|rom " "RAM logic \"masterLevel:masterLevel_Inst\|LFSRBlock_test:LFSR_1\|LFSR:LFSRinst\[47\].LSFRA\|rom\" is uninferred due to asynchronous read logic" {  } { { "src/LFSR.v" "rom" { Text "C:/Users/J_Lian/Desktop/FYP/src/LFSR.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1527628169483 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1527628169483 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UserLED2 VCC " "Pin \"UserLED2\" is stuck at VCC" {  } { { "src/top_module.v" "" { Text "C:/Users/J_Lian/Desktop/FYP/src/top_module.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527628170050 "|top_module|UserLED2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527628170050 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628170172 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527628170409 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll2 16 " "Ignored 16 assignments for entity \"pll2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip src/pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip src/pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527628170479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll2 -sip src/pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll2 -sip src/pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527628170479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip src/pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip src/pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527628170479 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1527628170479 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll2_0002 317 " "Ignored 317 assignments for entity \"pll2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1527628170479 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_250_50MHz 16 " "Ignored 16 assignments for entity \"pll_250_50MHz\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527628170480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527628170480 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527628170480 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1527628170480 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_250_50MHz_0002 317 " "Ignored 317 assignments for entity \"pll_250_50MHz_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1527628170480 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/J_Lian/Desktop/FYP/output_files/High_radix_online_arithmetic.map.smsg " "Generated suppressed messages file C:/Users/J_Lian/Desktop/FYP/output_files/High_radix_online_arithmetic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628170729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 2 0 0 " "Adding 16 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527628171747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527628171747 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527628171857 ""}  } { { "altera_pll.v" "" { Text "d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1527628171857 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527628171871 ""}  } { { "altera_pll.v" "" { Text "d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1527628171871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "960 " "Implemented 960 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527628171982 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527628171982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "781 " "Implemented 781 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527628171982 ""} { "Info" "ICUT_CUT_TM_RAMS" "165 " "Implemented 165 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1527628171982 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1527628171982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527628171982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 239 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 239 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527628172049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 22:09:32 2018 " "Processing ended: Tue May 29 22:09:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527628172049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527628172049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527628172049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527628172049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1527628173408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527628173418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 22:09:33 2018 " "Processing started: Tue May 29 22:09:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527628173418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1527628173418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic " "Command: quartus_fit --read_settings_files=off --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1527628173418 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1527628173501 ""}
{ "Info" "0" "" "Project  = High_radix_online_arithmetic" {  } {  } 0 0 "Project  = High_radix_online_arithmetic" 0 0 "Fitter" 0 0 1527628173502 ""}
{ "Info" "0" "" "Revision = High_radix_online_arithmetic" {  } {  } 0 0 "Revision = High_radix_online_arithmetic" 0 0 "Fitter" 0 0 1527628173502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1527628173680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527628173680 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "High_radix_online_arithmetic 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"High_radix_online_arithmetic\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527628173703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527628173751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527628173751 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527628173861 ""}  } { { "altera_pll.v" "" { Text "d:/jlian_temp_ws/quartus/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1527628173861 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527628174297 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527628174320 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527628174494 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1527628174558 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1527628187916 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll\|clockEnablePLL_altclkctrl_0:altclkctrl_0\|clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component\|sd1 357 global CLKCTRL_G6 " "masterLevel:masterLevel_Inst\|clockEnablePLL:clk_enable_pll\|clockEnablePLL_altclkctrl_0:altclkctrl_0\|clockEnablePLL_altclkctrl_0_sub:clockEnablePLL_altclkctrl_0_sub_component\|sd1 with 357 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527628188046 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 10 global CLKCTRL_G7 " "pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 10 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527628188046 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 195 global CLKCTRL_G3 " "pll3:pll_2\|pll3_0002:pll3_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 195 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527628188046 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1527628188046 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527628188046 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527628189203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527628189203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527628189203 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527628189203 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1527628189203 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527628189211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 4 clkin_125 port " "Ignored filter at SDC1.sdc(4): clkin_125 could not be matched with a port" {  } { { "C:/Users/J_Lian/Desktop/FYP/SDC1.sdc" "" { Text "C:/Users/J_Lian/Desktop/FYP/SDC1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527628189212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC1.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at SDC1.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period  8.00 -name clkin_125  \[ get_ports clkin_125  \] " "create_clock -period  8.00 -name clkin_125  \[ get_ports clkin_125  \]" {  } { { "C:/Users/J_Lian/Desktop/FYP/SDC1.sdc" "" { Text "C:/Users/J_Lian/Desktop/FYP/SDC1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527628189212 ""}  } { { "C:/Users/J_Lian/Desktop/FYP/SDC1.sdc" "" { Text "C:/Users/J_Lian/Desktop/FYP/SDC1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527628189212 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1527628189213 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527628189213 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527628189213 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527628189213 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1527628189213 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1527628189214 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628189232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628189232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628189232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628189232 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1527628189232 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527628189244 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1527628189245 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527628189246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527628189246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.667 altera_reserved_tck " "  41.667 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527628189246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clkin_50 " "  20.000     clkin_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527628189246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527628189246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   4.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527628189246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527628189246 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527628189246 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527628189308 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527628189310 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527628189314 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1527628189317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1527628189318 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527628189319 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527628189512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1527628189514 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527628189514 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UserPushButton2 " "Node \"UserPushButton2\" is assigned to location or region, but does not exist in design" {  } { { "d:/jlian_temp_ws/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/jlian_temp_ws/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UserPushButton2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527628189616 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkin_125 " "Node \"clkin_125\" is assigned to location or region, but does not exist in design" {  } { { "d:/jlian_temp_ws/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/jlian_temp_ws/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_125" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527628189616 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1527628189616 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527628189617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527628196140 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1527628196532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527628200047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527628203746 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527628206135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527628206135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527628207844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/J_Lian/Desktop/FYP/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527628214766 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527628214766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1527628217270 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527628217270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527628217275 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.17 " "Total time spent on timing analysis during the Fitter is 4.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527628219064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527628219129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527628219896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527628219897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527628220685 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527628225016 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1527628225269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/J_Lian/Desktop/FYP/output_files/High_radix_online_arithmetic.fit.smsg " "Generated suppressed messages file C:/Users/J_Lian/Desktop/FYP/output_files/High_radix_online_arithmetic.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527628225449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6797 " "Peak virtual memory: 6797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527628226399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 22:10:26 2018 " "Processing ended: Tue May 29 22:10:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527628226399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527628226399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527628226399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527628226399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1527628227656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527628227662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 22:10:27 2018 " "Processing started: Tue May 29 22:10:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527628227662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1527628227662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic " "Command: quartus_asm --read_settings_files=off --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1527628227662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1527628228527 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1527628234694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527628235128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 22:10:35 2018 " "Processing ended: Tue May 29 22:10:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527628235128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527628235128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527628235128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1527628235128 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1527628235840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1527628236441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527628236446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 22:10:36 2018 " "Processing started: Tue May 29 22:10:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527628236446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628236446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta High_radix_online_arithmetic -c High_radix_online_arithmetic " "Command: quartus_sta High_radix_online_arithmetic -c High_radix_online_arithmetic" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628236446 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1527628236543 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll2 16 " "Ignored 16 assignments for entity \"pll2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip src/pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip src/pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527628237141 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll2 -sip src/pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll2 -sip src/pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527628237141 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip src/pll2.sip -library lib_pll2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip src/pll2.sip -library lib_pll2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527628237141 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628237141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll2_0002 317 " "Ignored 317 assignments for entity \"pll2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628237141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_250_50MHz 16 " "Ignored 16 assignments for entity \"pll_250_50MHz\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527628237141 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527628237141 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_250_50MHz -sip src/pll_250_50MHz.sip -library lib_pll_250_50MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527628237141 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628237141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_250_50MHz_0002 317 " "Ignored 317 assignments for entity \"pll_250_50MHz_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628237141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628237285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628237285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628237333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628237333 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527628238003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527628238003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527628238003 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527628238003 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238003 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 4 clkin_125 port " "Ignored filter at SDC1.sdc(4): clkin_125 could not be matched with a port" {  } { { "C:/Users/J_Lian/Desktop/FYP/SDC1.sdc" "" { Text "C:/Users/J_Lian/Desktop/FYP/SDC1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC1.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at SDC1.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period  8.00 -name clkin_125  \[ get_ports clkin_125  \] " "create_clock -period  8.00 -name clkin_125  \[ get_ports clkin_125  \]" {  } { { "C:/Users/J_Lian/Desktop/FYP/SDC1.sdc" "" { Text "C:/Users/J_Lian/Desktop/FYP/SDC1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527628238013 ""}  } { { "C:/Users/J_Lian/Desktop/FYP/SDC1.sdc" "" { Text "C:/Users/J_Lian/Desktop/FYP/SDC1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238013 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238013 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527628238014 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527628238014 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527628238014 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238014 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238014 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628238028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628238028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628238028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628238028 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238360 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1527628238361 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527628238374 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527628238419 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.131 " "Worst-case setup slack is -1.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.131              -1.772 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.131              -1.772 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.212               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.016               0.000 altera_reserved_tck  " "   16.016               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.246               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.289               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 altera_reserved_tck  " "    0.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.631 " "Worst-case recovery slack is 37.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.631               0.000 altera_reserved_tck  " "   37.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.543 " "Worst-case removal slack is 0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 altera_reserved_tck  " "    0.543               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.289               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.289               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.762               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.762               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 clkin_50  " "    9.900               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.478               0.000 altera_reserved_tck  " "   19.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628238464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238464 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527628238493 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628238532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628240683 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628240815 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628240815 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628240815 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628240815 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628240815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628241167 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527628241199 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628241199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.069 " "Worst-case setup slack is -1.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.069              -2.011 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.069              -2.011 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.193               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.060               0.000 altera_reserved_tck  " "   16.060               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628241208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.233               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 altera_reserved_tck  " "    0.244               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.273               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628241225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.762 " "Worst-case recovery slack is 37.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.762               0.000 altera_reserved_tck  " "   37.762               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628241233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.517 " "Worst-case removal slack is 0.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 altera_reserved_tck  " "    0.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628241244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.240               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.240               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.747               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.747               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 clkin_50  " "    9.926               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.502               0.000 altera_reserved_tck  " "   19.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628241251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628241251 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527628241274 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628241479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628243311 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628243432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628243432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628243432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628243432 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628243432 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628243757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.969 " "Worst-case setup slack is 0.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.969               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.718               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.718               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.090               0.000 altera_reserved_tck  " "   18.090               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628243775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 altera_reserved_tck  " "    0.119               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.144               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.165               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628243795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 38.988 " "Worst-case recovery slack is 38.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.988               0.000 altera_reserved_tck  " "   38.988               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628243805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.171 " "Worst-case removal slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 altera_reserved_tck  " "    0.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628243814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.548               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.548               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.885               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.885               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clkin_50  " "    9.643               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.238               0.000 altera_reserved_tck  " "   19.238               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628243821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628243821 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527628243861 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628244080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628244080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628244080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527628244080 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628244080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628244413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.122 " "Worst-case setup slack is 1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.122               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.938               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.938               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.372               0.000 altera_reserved_tck  " "   18.372               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628244428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.072 " "Worst-case hold slack is 0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 altera_reserved_tck  " "    0.072               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.130               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.154               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628244441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 39.245 " "Worst-case recovery slack is 39.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.245               0.000 altera_reserved_tck  " "   39.245               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628244449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.155 " "Worst-case removal slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 altera_reserved_tck  " "    0.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628244457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.537               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.537               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.884               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.884               0.000 pll_2\|pll3_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clkin_50  " "    9.632               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.267               0.000 altera_reserved_tck  " "   19.267               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527628244464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628244464 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628245900 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628245900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5232 " "Peak virtual memory: 5232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527628246008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 22:10:46 2018 " "Processing ended: Tue May 29 22:10:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527628246008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527628246008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527628246008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628246008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527628247232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527628247236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 22:10:47 2018 " "Processing started: Tue May 29 22:10:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527628247236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527628247236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic " "Command: quartus_eda --read_settings_files=off --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527628247236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1527628248276 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1527628248721 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "High_radix_online_arithmetic.vo C:/Users/J_Lian/Desktop/FYP/simulation/modelsim/ simulation " "Generated file High_radix_online_arithmetic.vo in folder \"C:/Users/J_Lian/Desktop/FYP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527628249398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527628250339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 22:10:50 2018 " "Processing ended: Tue May 29 22:10:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527628250339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527628250339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527628250339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1527628250339 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 269 s " "Quartus Prime Full Compilation was successful. 0 errors, 269 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1527628251059 ""}
