##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_3
		4.2::Critical Path Report for I2S_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_3       | Frequency: 69.33 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 
Clock: I2S_Clock     | Frequency: 62.96 MHz  | Target: 6.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_3       Clock_3        83333.3          68909       N/A              N/A         N/A              N/A         N/A              N/A         
I2S_Clock     I2S_Clock      166667           150783      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name             Setup to Clk  Clock Name:Phase  
--------------------  ------------  ----------------  
I2S_SDI_eight(0)_PAD  16732         I2S_Clock:R       
I2S_SDI_five(0)_PAD   16127         I2S_Clock:R       
I2S_SDI_four(0)_PAD   14152         I2S_Clock:R       
I2S_SDI_one(0)_PAD    17752         I2S_Clock:R       
I2S_SDI_seven(0)_PAD  15746         I2S_Clock:R       
I2S_SDI_six(0)_PAD    16760         I2S_Clock:R       
I2S_SDI_three(0)_PAD  16373         I2S_Clock:R       
I2S_SDI_two(0)_PAD    17330         I2S_Clock:R       
MISO_1(0)_PAD         18695         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
I2S_eight_ws(0)_PAD  23709         I2S_Clock:R       
I2S_five_ws(0)_PAD   23517         I2S_Clock:R       
I2S_four_ws(0)_PAD   22561         I2S_Clock:R       
I2S_one(0)_PAD       25525         I2S_Clock:R       
I2S_one(1)_PAD       25328         I2S_Clock:R       
I2S_seven_ws(0)_PAD  23605         I2S_Clock:R       
I2S_six_ws(0)_PAD    24311         I2S_Clock:R       
I2S_three_ws(0)_PAD  27295         I2S_Clock:R       
I2S_two_ws(0)_PAD    25807         I2S_Clock:R       
MOSI_1(0)_PAD        26275         Clock_3:R         
SCLK_1(0)_PAD        25946         Clock_3:R         
cs(0)_PAD            23874         Clock_3:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 69.33 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 68909p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 80483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11575
-------------------------------------   ----- 
End-of-path arrival time (ps)           11575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3   count7cell      1940   1940  68909  RISE       1
\SPIM:BSPIM:load_rx_data\/main_1  macrocell2      3696   5636  68909  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell2      3350   8986  68909  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   2589  11575  68909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for I2S_Clock
***************************************
Clock: I2S_Clock
Frequency: 62.96 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfive:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 150783p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15383
-------------------------------------   ----- 
End-of-path arrival time (ps)           15383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  150783  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/main_1               macrocell10     2240   5820  150783  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/q                    macrocell10     3350   9170  150783  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0             statusicell8    6213  15383  150783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/clock                         statusicell8        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 68909p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 80483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11575
-------------------------------------   ----- 
End-of-path arrival time (ps)           11575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3   count7cell      1940   1940  68909  RISE       1
\SPIM:BSPIM:load_rx_data\/main_1  macrocell2      3696   5636  68909  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell2      3350   8986  68909  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   2589  11575  68909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfive:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 150783p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15383
-------------------------------------   ----- 
End-of-path arrival time (ps)           15383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  150783  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/main_1               macrocell10     2240   5820  150783  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/q                    macrocell10     3350   9170  150783  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0             statusicell8    6213  15383  150783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/clock                         statusicell8        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 68909p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 80483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11575
-------------------------------------   ----- 
End-of-path arrival time (ps)           11575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3   count7cell      1940   1940  68909  RISE       1
\SPIM:BSPIM:load_rx_data\/main_1  macrocell2      3696   5636  68909  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell2      3350   8986  68909  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   2589  11575  68909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 69793p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13041
-------------------------------------   ----- 
End-of-path arrival time (ps)           13041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell2   3580   3580  69793  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell5      3776   7356  69793  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell5      3350  10706  69793  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell3    2335  13041  69793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 71245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3   count7cell     1940   1940  68909  RISE       1
\SPIM:BSPIM:load_rx_data\/main_1  macrocell2     3696   5636  68909  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell2     3350   8986  68909  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell2   2603  11589  71245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 71453p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  71453  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell25     4790   8370  71453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 71453p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  71453  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell26     4790   8370  71453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 71453p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  71453  RISE       1
\SPIM:BSPIM:state_0\/main_3              macrocell27     4790   8370  71453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 71884p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10950
-------------------------------------   ----- 
End-of-path arrival time (ps)           10950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell26    1250   1250  71884  RISE       1
\SPIM:BSPIM:tx_status_0\/main_1  macrocell3     4025   5275  71884  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell3     3350   8625  71884  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell2   2324  10950  71884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 72137p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                        model name     delay     AT  slack  edge  Fanout
------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell2   5360   5360  72137  RISE       1
Net_23/main_4                   macrocell24     2326   7686  72137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 72529p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell27     1250   1250  72373  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell2   3544   4794  72529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 72645p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell26     1250   1250  71884  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell2   3428   4678  72645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_268/main_2
Capture Clock  : Net_268/clock_0
Path slack     : 72745p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell26   1250   1250  71884  RISE       1
Net_268/main_2          macrocell13   5828   7078  72745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 73006p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell25     1250   1250  72960  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell2   3068   4318  73006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_268/main_3
Capture Clock  : Net_268/clock_0
Path slack     : 73387p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell27   1250   1250  72373  RISE       1
Net_268/main_3          macrocell13   5186   6436  73387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 73569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell26   1250   1250  71884  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell25   5004   6254  73569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 73569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell26   1250   1250  71884  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell26   5004   6254  73569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 73569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell26   1250   1250  71884  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell27   5004   6254  73569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 73631p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68909  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell25   4253   6193  73631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 73631p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68909  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell26   4253   6193  73631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 73656p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           6168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell26   1250   1250  71884  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell28   4918   6168  73656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 73656p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           6168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q        macrocell26   1250   1250  71884  RISE       1
\SPIM:BSPIM:ld_ident\/main_1  macrocell29   4918   6168  73656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 73669p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68944  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell25   4215   6155  73669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 73669p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68944  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell26   4215   6155  73669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_268/main_1
Capture Clock  : Net_268/clock_0
Path slack     : 73706p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell25   1250   1250  72960  RISE       1
Net_268/main_1          macrocell13   4867   6117  73706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 73794p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68909  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell28   4089   6029  73794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 73794p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68909  RISE       1
\SPIM:BSPIM:ld_ident\/main_4     macrocell29   4089   6029  73794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 73815p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68944  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell28   4069   6009  73815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 73815p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68944  RISE       1
\SPIM:BSPIM:ld_ident\/main_5     macrocell29   4069   6009  73815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 74188p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68909  RISE       1
Net_23/main_6                    macrocell24   3696   5636  74188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 74212p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  69812  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell28   3671   5611  74212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 74212p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  69812  RISE       1
\SPIM:BSPIM:ld_ident\/main_6     macrocell29   3671   5611  74212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 74222p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  69801  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell28   3661   5601  74222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 74222p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  69801  RISE       1
\SPIM:BSPIM:ld_ident\/main_7     macrocell29   3661   5601  74222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 74223p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68944  RISE       1
Net_23/main_7                    macrocell24   3660   5600  74223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_263/main_2
Capture Clock  : Net_263/clock_0
Path slack     : 74277p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell26   1250   1250  71884  RISE       1
Net_263/main_2          macrocell23   4297   5547  74277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 74277p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell26   1250   1250  71884  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell30   4297   5547  74277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 74386p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  69959  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell28   3497   5437  74386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 74386p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  69959  RISE       1
\SPIM:BSPIM:ld_ident\/main_3     macrocell29   3497   5437  74386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 74540p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell27   1250   1250  72373  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell28   4034   5284  74540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 74540p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q        macrocell27   1250   1250  72373  RISE       1
\SPIM:BSPIM:ld_ident\/main_2  macrocell29   4034   5284  74540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 74548p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5275
-------------------------------------   ---- 
End-of-path arrival time (ps)           5275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell26   1250   1250  71884  RISE       1
Net_23/main_2           macrocell24   4025   5275  74548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_263/main_3
Capture Clock  : Net_263/clock_0
Path slack     : 74585p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell27   1250   1250  72373  RISE       1
Net_263/main_3          macrocell23   3988   5238  74585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 74585p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell27   1250   1250  72373  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell30   3988   5238  74585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 74614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell25   1250   1250  72960  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell28   3960   5210  74614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 74614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q        macrocell25   1250   1250  72960  RISE       1
\SPIM:BSPIM:ld_ident\/main_0  macrocell29   3960   5210  74614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_263/main_1
Capture Clock  : Net_263/clock_0
Path slack     : 74642p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell25   1250   1250  72960  RISE       1
Net_263/main_1          macrocell23   3931   5181  74642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 74642p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell25   1250   1250  72960  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell30   3931   5181  74642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 74793p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_23/q       macrocell24   1250   1250  74793  RISE       1
Net_23/main_0  macrocell24   3780   5030  74793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 74845p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 79273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell30   1250   1250  74845  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    3178   4428  74845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 75035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell27   1250   1250  72373  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell25   3539   4789  75035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 75035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell27   1250   1250  72373  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell26   3539   4789  75035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 75035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell27   1250   1250  72373  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell27   3539   4789  75035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 75037p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell27   1250   1250  72373  RISE       1
Net_23/main_3           macrocell24   3536   4786  75037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 75080p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  69801  RISE       1
Net_23/main_9                    macrocell24   2803   4743  75080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 75082p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  69812  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell25   2801   4741  75082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 75082p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  69812  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell26   2801   4741  75082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 75090p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  69812  RISE       1
Net_23/main_8                    macrocell24   2793   4733  75090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 75107p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  69801  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell25   2776   4716  75107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 75107p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  69801  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell26   2776   4716  75107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_268/q
Path End       : Net_268/main_0
Capture Clock  : Net_268/clock_0
Path slack     : 75111p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell13         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_268/q       macrocell13   1250   1250  75111  RISE       1
Net_268/main_0  macrocell13   3462   4712  75111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_263/q
Path End       : Net_263/main_0
Capture Clock  : Net_263/clock_0
Path slack     : 75117p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_263/q       macrocell23   1250   1250  75117  RISE       1
Net_263/main_0  macrocell23   3456   4706  75117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 75165p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q  macrocell29   1250   1250  75165  RISE       1
Net_23/main_10           macrocell24   3408   4658  75165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 75175p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell29   1250   1250  75165  RISE       1
\SPIM:BSPIM:state_2\/main_9  macrocell25   3398   4648  75175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 75175p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell29   1250   1250  75165  RISE       1
\SPIM:BSPIM:state_1\/main_9  macrocell26   3398   4648  75175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 75238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  69959  RISE       1
Net_23/main_5                    macrocell24   2645   4585  75238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 75251p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  69959  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell25   2632   4572  75251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 75251p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  69959  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell26   2632   4572  75251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 75508p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell25   1250   1250  72960  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell25   3066   4316  75508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 75508p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell25   1250   1250  72960  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell26   3066   4316  75508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 75508p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell25   1250   1250  72960  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell27   3066   4316  75508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 75624p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell25   1250   1250  72960  RISE       1
Net_23/main_1           macrocell24   2949   4199  75624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 76259p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell28   1250   1250  76259  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell28   2314   3564  76259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 76266p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q       macrocell29   1250   1250  75165  RISE       1
\SPIM:BSPIM:ld_ident\/main_8  macrocell29   2308   3558  76266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 76325p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell30   1250   1250  74845  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3  macrocell30   2248   3498  76325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfive:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 150783p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15383
-------------------------------------   ----- 
End-of-path arrival time (ps)           15383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  150783  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/main_1               macrocell10     2240   5820  150783  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/q                    macrocell10     3350   9170  150783  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0             statusicell8    6213  15383  150783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/clock                         statusicell8        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sseven:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 151946p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14221
-------------------------------------   ----- 
End-of-path arrival time (ps)           14221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  151946  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/main_1               macrocell11     2890   6470  151946  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/q                    macrocell11     3350   9820  151946  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0             statusicell9    4401  14221  151946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/clock                        statusicell9        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_0
Path End       : \I2Sthree:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_data_in_0\/clock_0
Path slack     : 152353p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10804
-------------------------------------   ----- 
End-of-path arrival time (ps)           10804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_0   count7cell    1940   1940  152353  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/main_1  macrocell22   8864  10804  152353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sthree:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 152740p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13427
-------------------------------------   ----- 
End-of-path arrival time (ps)           13427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  152740  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/main_1               macrocell1      2308   5888  152740  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/q                    macrocell1      3350   9238  152740  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0             statusicell1    4189  13427  152740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/clock                        statusicell1        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 152828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7829
-------------------------------------   ---- 
End-of-path arrival time (ps)           7829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q                macrocell35     1250   1250  152828  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell3   6579   7829  152828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_data_in_0\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 153206p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9961
-------------------------------------   ---- 
End-of-path arrival time (ps)           9961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_data_in_0\/q             macrocell22     1250   1250  153206  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell1   8711   9961  153206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Seight:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Seight:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 153429p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12738
-------------------------------------   ----- 
End-of-path arrival time (ps)           12738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  153429  RISE       1
\I2Seight:bI2S:rx_overflow_0\/main_1               macrocell12     2896   6476  153429  RISE       1
\I2Seight:bI2S:rx_overflow_0\/q                    macrocell12     3350   9826  153429  RISE       1
\I2Seight:bI2S:Rx:STS[0]:Sts\/status_0             statusicell10   2912  12738  153429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:STS[0]:Sts\/clock                        statusicell10       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Ssix:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Ssix:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 153537p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12629
-------------------------------------   ----- 
End-of-path arrival time (ps)           12629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  153537  RISE       1
\I2Ssix:bI2S:rx_overflow_0\/main_1               macrocell9      2822   6402  153537  RISE       1
\I2Ssix:bI2S:rx_overflow_0\/q                    macrocell9      3350   9752  153537  RISE       1
\I2Ssix:bI2S:Rx:STS[0]:Sts\/status_0             statusicell7    2877  12629  153537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:STS[0]:Sts\/clock                          statusicell7        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:rxenable\/main_0
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 153538p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9619
-------------------------------------   ---- 
End-of-path arrival time (ps)           9619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2  controlcell5   1210   1210  153538  RISE       1
\I2Ssix:bI2S:rxenable\/main_0   macrocell65    8409   9619  153538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_2
Path End       : \I2Seight:bI2S:BitCounter\/enable
Capture Clock  : \I2Seight:bI2S:BitCounter\/clock
Path slack     : 153905p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_2   controlcell8   1210   1210  153905  RISE       1
\I2Seight:bI2S:BitCounter\/enable  count7cell     7492   8702  153905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Stwo:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Stwo:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 154017p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12150
-------------------------------------   ----- 
End-of-path arrival time (ps)           12150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  154017  RISE       1
\I2Stwo:bI2S:rx_overflow_0\/main_1               macrocell7      2912   6492  154017  RISE       1
\I2Stwo:bI2S:rx_overflow_0\/q                    macrocell7      3350   9842  154017  RISE       1
\I2Stwo:bI2S:Rx:STS[0]:Sts\/status_0             statusicell5    2308  12150  154017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:STS[0]:Sts\/clock                          statusicell5        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rxenable\/main_2
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 154048p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9108
-------------------------------------   ---- 
End-of-path arrival time (ps)           9108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  154048  RISE       1
\I2Sseven:bI2S:rxenable\/main_2     macrocell83   7168   9108  154048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfour:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfour:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 154090p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  154090  RISE       1
\I2Sfour:bI2S:rx_overflow_0\/main_1               macrocell8      2891   6471  154090  RISE       1
\I2Sfour:bI2S:rx_overflow_0\/q                    macrocell8      3350   9821  154090  RISE       1
\I2Sfour:bI2S:Rx:STS[0]:Sts\/status_0             statusicell6    2256  12076  154090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:STS[0]:Sts\/clock                         statusicell6        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:rxenable\/main_0
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 154163p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8994
-------------------------------------   ---- 
End-of-path arrival time (ps)           8994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2  controlcell3   1210   1210  154163  RISE       1
\I2Stwo:bI2S:rxenable\/main_0   macrocell47    7784   8994  154163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154187p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6469
-------------------------------------   ---- 
End-of-path arrival time (ps)           6469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q                macrocell52     1250   1250  154187  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell5   5219   6469  154187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154412p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6244
-------------------------------------   ---- 
End-of-path arrival time (ps)           6244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q                macrocell89     1250   1250  154412  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell9   4994   6244  154412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_2
Path End       : \I2Seight:bI2S:rxenable\/main_0
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 154435p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8722
-------------------------------------   ---- 
End-of-path arrival time (ps)           8722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_2  controlcell8   1210   1210  153905  RISE       1
\I2Seight:bI2S:rxenable\/main_0   macrocell92    7512   8722  154435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154467p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6190
-------------------------------------   ---- 
End-of-path arrival time (ps)           6190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q                macrocell71     1250   1250  154467  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell7   4940   6190  154467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154469p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6187
-------------------------------------   ---- 
End-of-path arrival time (ps)           6187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q                macrocell44     1250   1250  154469  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell4   4937   6187  154469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:BitCounter\/enable
Capture Clock  : \I2Ssix:bI2S:BitCounter\/clock
Path slack     : 154475p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8132
-------------------------------------   ---- 
End-of-path arrival time (ps)           8132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2   controlcell5   1210   1210  153538  RISE       1
\I2Ssix:bI2S:BitCounter\/enable  count7cell     6922   8132  154475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154547p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q                macrocell53     1250   1250  154547  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell5   4860   6110  154547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:rxenable\/main_0
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 154601p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2  controlcell6   1210   1210  154601  RISE       1
\I2Sfive:bI2S:rxenable\/main_0   macrocell74    7346   8556  154601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sone:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sone:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 154612p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  154612  RISE       1
\I2Sone:bI2S:rx_overflow_0\/main_1               macrocell6      2301   5881  154612  RISE       1
\I2Sone:bI2S:rx_overflow_0\/q                    macrocell6      3350   9231  154612  RISE       1
\I2Sone:bI2S:Rx:STS[0]:Sts\/status_0             statusicell4    2323  11554  154612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:STS[0]:Sts\/clock                          statusicell4        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_1
Path End       : \I2Seight:bI2S:rxenable\/main_1
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 154615p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8541
-------------------------------------   ---- 
End-of-path arrival time (ps)           8541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_1  controlcell8   1210   1210  154615  RISE       1
\I2Seight:bI2S:rxenable\/main_1   macrocell92    7331   8541  154615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154619p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q                macrocell17     1250   1250  154619  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell1   4788   6038  154619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:reset\/main_0
Capture Clock  : \I2Stwo:bI2S:reset\/clock_0
Path slack     : 154632p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8525
-------------------------------------   ---- 
End-of-path arrival time (ps)           8525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2  controlcell3   1210   1210  154163  RISE       1
\I2Stwo:bI2S:reset\/main_0      macrocell40    7315   8525  154632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:reset\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:BitCounter\/enable
Capture Clock  : \I2Sfive:bI2S:BitCounter\/clock
Path slack     : 154637p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2   controlcell6   1210   1210  154601  RISE       1
\I2Sfive:bI2S:BitCounter\/enable  count7cell     6760   7970  154637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:BitCounter\/enable
Capture Clock  : \I2Stwo:bI2S:BitCounter\/clock
Path slack     : 154655p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7951
-------------------------------------   ---- 
End-of-path arrival time (ps)           7951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2   controlcell3   1210   1210  154163  RISE       1
\I2Stwo:bI2S:BitCounter\/enable  count7cell     6741   7951  154655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154725p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q                macrocell19     1250   1250  154725  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell1   4682   5932  154725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_0
Path End       : \I2Sfive:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_data_in_0\/clock_0
Path slack     : 154772p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8385
-------------------------------------   ---- 
End-of-path arrival time (ps)           8385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_0   count7cell    1940   1940  154772  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/main_0  macrocell75   6445   8385  154772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 154908p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8249
-------------------------------------   ---- 
End-of-path arrival time (ps)           8249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell35   1250   1250  152828  RISE       1
\I2Sone:bI2S:rx_state_0\/main_7  macrocell36   6999   8249  154908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : Net_711/main_1
Capture Clock  : Net_711/clock_0
Path slack     : 154942p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  154048  RISE       1
Net_711/main_1                      macrocell77   6275   8215  154942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_711/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 154942p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  154048  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_0   macrocell81   6275   8215  154942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 154961p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8195
-------------------------------------   ---- 
End-of-path arrival time (ps)           8195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  154048  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_0   macrocell80   6255   8195  154961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 155144p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8013
-------------------------------------   ---- 
End-of-path arrival time (ps)           8013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell62   1250   1250  155144  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_7  macrocell63   6763   8013  155144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155169p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q                macrocell62     1250   1250  155144  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell6   4238   5488  155169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:BitCounter\/enable
Capture Clock  : \I2Sone:bI2S:BitCounter\/clock
Path slack     : 155226p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2   controlcell2   1210   1210  155226  RISE       1
\I2Sone:bI2S:BitCounter\/enable  count7cell     6171   7381  155226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_1
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155357p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_1           controlcell8   1210   1210  154615  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_0  macrocell91    6590   7800  155357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell91         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 155362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7794
-------------------------------------   ---- 
End-of-path arrival time (ps)           7794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell71   1250   1250  154467  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_7  macrocell72   6544   7794  155362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_2
Path End       : \I2Seight:bI2S:reset\/main_0
Capture Clock  : \I2Seight:bI2S:reset\/clock_0
Path slack     : 155406p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7750
-------------------------------------   ---- 
End-of-path arrival time (ps)           7750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_2  controlcell8   1210   1210  153905  RISE       1
\I2Seight:bI2S:reset\/main_0      macrocell85    6540   7750  155406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:reset\/clock_0                              macrocell85         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155461p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q                macrocell79     1250   1250  155461  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell8   3946   5196  155461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 155604p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell53   1250   1250  154547  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_1  macrocell52   6303   7553  155604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 155604p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell53   1250   1250  154547  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_7  macrocell53   6303   7553  155604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:BitCounter\/enable
Capture Clock  : \I2Sthree:bI2S:BitCounter\/clock
Path slack     : 155607p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7000
-------------------------------------   ---- 
End-of-path arrival time (ps)           7000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2   controlcell1   1210   1210  155607  RISE       1
\I2Sthree:bI2S:BitCounter\/enable  count7cell     5790   7000  155607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_data_in_0\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155616p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7550
-------------------------------------   ---- 
End-of-path arrival time (ps)           7550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_data_in_0\/q             macrocell75     1250   1250  155616  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell7   6300   7550  155616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 155627p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell17   1250   1250  154619  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_0  macrocell16   6279   7529  155627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 155627p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell17   1250   1250  154619  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_0  macrocell17   6279   7529  155627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 155627p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell17   1250   1250  154619  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_6  macrocell18   6279   7529  155627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 155670p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7487
-------------------------------------   ---- 
End-of-path arrival time (ps)           7487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  155670  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_1   macrocell63   5547   7487  155670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 155742p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell19   1250   1250  154725  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_8  macrocell19   6165   7415  155742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:reset\/main_0
Capture Clock  : \I2Sone:bI2S:reset\/clock_0
Path slack     : 155794p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2  controlcell2   1210   1210  155226  RISE       1
\I2Sone:bI2S:reset\/main_0      macrocell31    6153   7363  155794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:reset\/clock_0                                macrocell31         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 155818p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  155818  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_2   macrocell63   5399   7339  155818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_0
Path End       : \I2Sone:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sone:bI2S:rx_data_in_0\/clock_0
Path slack     : 156126p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_0   count7cell    1940   1940  156126  RISE       1
\I2Sone:bI2S:rx_data_in_0\/main_1  macrocell39   5091   7031  156126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:reset\/main_0
Capture Clock  : \I2Sthree:bI2S:reset\/clock_0
Path slack     : 156142p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7015
-------------------------------------   ---- 
End-of-path arrival time (ps)           7015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2  controlcell1   1210   1210  155607  RISE       1
\I2Sthree:bI2S:reset\/main_0      macrocell14    5805   7015  156142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:reset\/clock_0                              macrocell14         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:BitCounter\/enable
Capture Clock  : \I2Sfour:bI2S:BitCounter\/clock
Path slack     : 156164p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2   controlcell4   1210   1210  156164  RISE       1
\I2Sfour:bI2S:BitCounter\/enable  count7cell     5232   6442  156164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 156202p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  155670  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_1   macrocell62   5015   6955  156202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156235p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q                macrocell61     1250   1250  156235  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell6   3172   4422  156235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156294p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q                macrocell45     1250   1250  156294  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell4   3112   4362  156294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156300p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q                macrocell90     1250   1250  156300  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell9   3107   4357  156300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156305p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q                macrocell34     1250   1250  156305  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell3   3101   4351  156305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156305p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q                macrocell43     1250   1250  156305  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell4   3101   4351  156305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156305p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell88         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q                macrocell88     1250   1250  156305  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell9   3101   4351  156305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 156325p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell35   1250   1250  152828  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_1  macrocell33   5582   6832  156325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 156325p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell35   1250   1250  152828  RISE       1
\I2Sone:bI2S:rx_state_2\/main_1  macrocell34   5582   6832  156325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 156325p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell35   1250   1250  152828  RISE       1
\I2Sone:bI2S:rx_state_1\/main_7  macrocell35   5582   6832  156325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 156357p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  155818  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_2   macrocell62   4860   6800  156357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 156393p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell65   1250   1250  156393  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_3  macrocell61   5514   6764  156393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 156393p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell65   1250   1250  156393  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_9  macrocell62   5514   6764  156393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:BitCounter\/enable
Capture Clock  : \I2Sseven:bI2S:BitCounter\/clock
Path slack     : 156399p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2   controlcell7   1210   1210  156399  RISE       1
\I2Sseven:bI2S:BitCounter\/enable  count7cell     4997   6207  156399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156444p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q                macrocell36     1250   1250  156444  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell3   2963   4213  156444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156458p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q                macrocell81     1250   1250  156458  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell8   2949   4199  156458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156478p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q                macrocell80     1250   1250  156478  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell8   2929   4179  156478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_3
Path End       : \I2Seight:bI2S:rxenable\/main_5
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 156482p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6675
-------------------------------------   ---- 
End-of-path arrival time (ps)           6675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_3  count7cell    1940   1940  156482  RISE       1
\I2Seight:bI2S:rxenable\/main_5     macrocell92   4735   6675  156482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156511p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q                macrocell18     1250   1250  156511  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell1   2896   4146  156511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156521p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q                macrocell54     1250   1250  156521  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell5   2886   4136  156521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156525p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell70         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q                macrocell70     1250   1250  156525  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell7   2882   4132  156525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156540p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q                macrocell72     1250   1250  156540  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell7   2867   4117  156540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156556p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q                macrocell63     1250   1250  156556  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell6   2850   4100  156556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_1
Path End       : \I2Seight:bI2S:rxenable\/main_7
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 156652p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           6505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_1  count7cell    1940   1940  156652  RISE       1
\I2Seight:bI2S:rxenable\/main_7     macrocell92   4565   6505  156652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 156664p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  154017  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_3          macrocell46     2912   6492  156664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 156681p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  153429  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_3          macrocell91     2896   6476  156681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell91         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 156686p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  154090  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_3          macrocell55     2891   6471  156686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 156686p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  151946  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_3          macrocell82     2890   6470  156686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_f0_load\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 156695p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6842
-------------------------------------   ---- 
End-of-path arrival time (ps)           6842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell87         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_f0_load\/q              macrocell87     1250   1250  153572  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell9   5592   6842  156695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:reset\/main_0
Capture Clock  : \I2Sfour:bI2S:reset\/clock_0
Path slack     : 156701p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2  controlcell4   1210   1210  156164  RISE       1
\I2Sfour:bI2S:reset\/main_0      macrocell49    5245   6455  156701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:reset\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 156754p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  153537  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_3          macrocell64     2822   6402  156754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_f0_load\/q
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 156825p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell87         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_f0_load\/q               macrocell87   1250   1250  153572  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_1  macrocell91   5082   6332  156825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell91         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:rxenable\/main_0
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 156866p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2  controlcell7   1210   1210  156399  RISE       1
\I2Sseven:bI2S:rxenable\/main_0   macrocell83    5080   6290  156866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:rxenable\/main_0
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 156875p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2  controlcell2   1210   1210  155226  RISE       1
\I2Sone:bI2S:rxenable\/main_0   macrocell38    5071   6281  156875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 156918p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6239
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  156918  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_0   macrocell62   4299   6239  156918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : Net_683/main_1
Capture Clock  : Net_683/clock_0
Path slack     : 156928p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6229
-------------------------------------   ---- 
End-of-path arrival time (ps)           6229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  156918  RISE       1
Net_683/main_1                    macrocell59   4289   6229  156928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_683/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 156928p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6229
-------------------------------------   ---- 
End-of-path arrival time (ps)           6229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  156918  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_0   macrocell63   4289   6229  156928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 156941p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell65   1250   1250  156393  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_9  macrocell63   4966   6216  156941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 156967p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6190
-------------------------------------   ---- 
End-of-path arrival time (ps)           6190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  156967  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_5   macrocell81   4250   6190  156967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 157001p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  157001  RISE       1
\I2Sone:bI2S:rx_state_1\/main_5   macrocell35   4215   6155  157001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 157013p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell38   1250   1250  157013  RISE       1
\I2Sone:bI2S:rx_state_2\/main_3  macrocell34   4894   6144  157013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 157013p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell38   1250   1250  157013  RISE       1
\I2Sone:bI2S:rx_state_1\/main_9  macrocell35   4894   6144  157013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 157031p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell71   1250   1250  154467  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_1  macrocell69   4875   6125  157031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 157031p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell71   1250   1250  154467  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_1  macrocell70   4875   6125  157031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 157031p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell71   1250   1250  154467  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_7  macrocell71   4875   6125  157031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rxenable\/main_7
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 157034p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  156967  RISE       1
\I2Sseven:bI2S:rxenable\/main_7     macrocell83   4183   6123  157034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 157038p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell83   1250   1250  157038  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_3  macrocell79   4869   6119  157038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 157038p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell83   1250   1250  157038  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_9  macrocell80   4869   6119  157038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_0
Path End       : \I2Sone:bI2S:rxenable\/main_8
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 157045p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_0  count7cell    1940   1940  156126  RISE       1
\I2Sone:bI2S:rxenable\/main_8     macrocell38   4172   6112  157045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_3
Path End       : \I2Seight:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 157051p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_3  count7cell    1940   1940  156482  RISE       1
\I2Seight:bI2S:rx_state_0\/main_3   macrocell90   4166   6106  157051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rxenable\/main_7
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 157054p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  157001  RISE       1
\I2Sone:bI2S:rxenable\/main_7     macrocell38   4163   6103  157054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 157064p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  157064  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_5   macrocell62   4153   6093  157064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 157071p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  157064  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_5   macrocell63   4145   6085  157071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 157081p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  157081  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_3   macrocell62   4136   6076  157081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 157083p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  157083  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_4   macrocell62   4134   6074  157083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 157090p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  157081  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_3   macrocell63   4126   6066  157090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 157092p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  157083  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_4   macrocell63   4125   6065  157092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_data_in_0\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 157110p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_data_in_0\/q             macrocell93     1250   1250  157110  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell9   4807   6057  157110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rxenable\/main_10
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 157151p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q        macrocell56   1250   1250  157151  RISE       1
\I2Sfour:bI2S:rxenable\/main_10  macrocell56   4755   6005  157151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 157159p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell56   1250   1250  157151  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_9  macrocell54   4748   5998  157159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 157159p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell17   1250   1250  154619  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_6  macrocell19   4748   5998  157159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 157175p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell21   1250   1250  157175  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_3  macrocell17   4731   5981  157175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 157175p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell21   1250   1250  157175  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_9  macrocell18   4731   5981  157175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rxenable\/main_10
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 157177p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q        macrocell21   1250   1250  157175  RISE       1
\I2Sthree:bI2S:rxenable\/main_10  macrocell21   4729   5979  157177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_1
Path End       : \I2Seight:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 157213p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_1  count7cell    1940   1940  156652  RISE       1
\I2Seight:bI2S:rx_state_1\/main_5   macrocell89   4004   5944  157213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 157246p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q         macrocell92   1250   1250  157246  RISE       1
\I2Seight:bI2S:rx_state_0\/main_9  macrocell90   4661   5911  157246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 157267p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell19   1250   1250  154725  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_2  macrocell16   4640   5890  157267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 157267p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell19   1250   1250  154725  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_2  macrocell17   4640   5890  157267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 157267p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell19   1250   1250  154725  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_8  macrocell18   4640   5890  157267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 157269p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  152740  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_3          macrocell20     2308   5888  157269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 157276p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  154612  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_3          macrocell37     2301   5881  157276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rxenable\/main_3
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 157280p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  157280  RISE       1
\I2Sseven:bI2S:rxenable\/main_3     macrocell83   3937   5877  157280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rxenable\/main_5
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 157317p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  157317  RISE       1
\I2Sseven:bI2S:rxenable\/main_5     macrocell83   3900   5840  157317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 157336p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  150783  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_3          macrocell73     2240   5820  157336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rxenable\/main_6
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 157339p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  157339  RISE       1
\I2Sone:bI2S:rxenable\/main_6     macrocell38   3878   5818  157339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_0
Path End       : \I2Sseven:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_data_in_0\/clock_0
Path slack     : 157361p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_0   count7cell    1940   1940  157361  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/main_0  macrocell84   3856   5796  157361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 157402p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell79   1250   1250  155461  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_0  macrocell78   4505   5755  157402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 157402p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell79   1250   1250  155461  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_0  macrocell79   4505   5755  157402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 157402p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell79   1250   1250  155461  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_6  macrocell80   4505   5755  157402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_1
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 157429p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_1           controlcell2   1210   1210  157429  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_0  macrocell37    4517   5727  157429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rxenable\/main_4
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 157471p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  157471  RISE       1
\I2Sseven:bI2S:rxenable\/main_4     macrocell83   3745   5685  157471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rxenable\/main_3
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 157478p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5678
-------------------------------------   ---- 
End-of-path arrival time (ps)           5678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  157478  RISE       1
\I2Sone:bI2S:rxenable\/main_3     macrocell38   3738   5678  157478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rxenable\/main_4
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 157484p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  157484  RISE       1
\I2Sone:bI2S:rxenable\/main_4     macrocell38   3733   5673  157484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rxenable\/main_6
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 157492p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  157492  RISE       1
\I2Sseven:bI2S:rxenable\/main_6     macrocell83   3725   5665  157492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:rxenable\/main_0
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 157501p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2  controlcell1   1210   1210  155607  RISE       1
\I2Sthree:bI2S:rxenable\/main_0   macrocell21    4446   5656  157501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 157553p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  156967  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_5   macrocell80   3663   5603  157553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 157556p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  157001  RISE       1
\I2Sone:bI2S:rx_state_0\/main_5   macrocell36   3660   5600  157556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 157571p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell38   1250   1250  157013  RISE       1
\I2Sone:bI2S:rx_state_0\/main_9  macrocell36   4335   5585  157571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:reset\/main_0
Capture Clock  : \I2Sfive:bI2S:reset\/clock_0
Path slack     : 157574p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2  controlcell6   1210   1210  154601  RISE       1
\I2Sfive:bI2S:reset\/main_0      macrocell67    4373   5583  157574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:reset\/clock_0                               macrocell67         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rxenable\/main_10
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 157582p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q        macrocell74   1250   1250  157582  RISE       1
\I2Sfive:bI2S:rxenable\/main_10  macrocell74   4325   5575  157582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 157594p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5563
-------------------------------------   ---- 
End-of-path arrival time (ps)           5563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell83   1250   1250  157038  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_9  macrocell81   4313   5563  157594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rxenable\/main_2
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 157639p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  157639  RISE       1
\I2Sone:bI2S:rxenable\/main_2     macrocell38   3578   5518  157639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_1
Path End       : \I2Seight:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 157649p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_1  count7cell    1940   1940  156652  RISE       1
\I2Seight:bI2S:rx_state_0\/main_5   macrocell90   3568   5508  157649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rxenable\/main_5
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 157663p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  157663  RISE       1
\I2Sone:bI2S:rxenable\/main_5     macrocell38   3553   5493  157663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 157677p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell62   1250   1250  155144  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_1  macrocell60   4230   5480  157677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 157677p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell62   1250   1250  155144  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_1  macrocell61   4230   5480  157677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 157677p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell62   1250   1250  155144  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_7  macrocell62   4230   5480  157677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_0
Path End       : \I2Sthree:bI2S:rxenable\/main_8
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 157748p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_0  count7cell    1940   1940  152353  RISE       1
\I2Sthree:bI2S:rxenable\/main_8     macrocell21   3468   5408  157748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_data_in_0\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 157758p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_data_in_0\/q             macrocell39     1250   1250  157758  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell3   4158   5408  157758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rxenable\/main_10
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 157796p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q        macrocell92   1250   1250  157246  RISE       1
\I2Seight:bI2S:rxenable\/main_10  macrocell92   4111   5361  157796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_0
Path End       : \I2Stwo:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_data_in_0\/clock_0
Path slack     : 157799p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_0   count7cell    1940   1940  157799  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/main_1  macrocell48   3417   5357  157799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_f0_load\/q
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 157819p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_f0_load\/q               macrocell51   1250   1250  155223  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_1  macrocell55   4088   5338  157819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_0
Path End       : \I2Seight:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Seight:bI2S:rx_data_in_0\/clock_0
Path slack     : 157822p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_0   count7cell    1940   1940  157822  RISE       1
\I2Seight:bI2S:rx_data_in_0\/main_0  macrocell93   3395   5335  157822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 157845p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell56   1250   1250  157151  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_3  macrocell52   4061   5311  157845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 157845p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell56   1250   1250  157151  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_9  macrocell53   4061   5311  157845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 157870p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell21   1250   1250  157175  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_9  macrocell19   4036   5286  157870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 157894p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  157894  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_3   macrocell18   3322   5262  157894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 157894p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  157894  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_3   macrocell54   3322   5262  157894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 157906p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  157894  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_3   macrocell53   3311   5251  157906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 157909p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  157894  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_3   macrocell19   3308   5248  157909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rxenable\/main_5
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 157910p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  157894  RISE       1
\I2Sthree:bI2S:rxenable\/main_5     macrocell21   3307   5247  157910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rxenable\/main_5
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 157910p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  157894  RISE       1
\I2Sfour:bI2S:rxenable\/main_5     macrocell56   3307   5247  157910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:reset\/main_0
Capture Clock  : \I2Ssix:bI2S:reset\/clock_0
Path slack     : 157911p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2  controlcell5   1210   1210  153538  RISE       1
\I2Ssix:bI2S:reset\/main_0      macrocell58    4036   5246  157911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:reset\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_3
Path End       : \I2Seight:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 157926p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_3  count7cell    1940   1940  156482  RISE       1
\I2Seight:bI2S:rx_state_1\/main_3   macrocell89   3290   5230  157926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 157928p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  157928  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_5   macrocell44   3289   5229  157928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sseven:bI2S:rxenable\/main_9
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 157928p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_overflow_sticky\/q  macrocell82   1250   1250  157928  RISE       1
\I2Sseven:bI2S:rxenable\/main_9       macrocell83   3979   5229  157928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rxenable\/main_7
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 157932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  157928  RISE       1
\I2Stwo:bI2S:rxenable\/main_7     macrocell47   3285   5225  157932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_data_in_0\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 157948p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_data_in_0\/q             macrocell84     1250   1250  157948  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell8   3969   5219  157948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 157948p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell44   1250   1250  154469  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_7  macrocell45   3959   5209  157948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 157950p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell89   1250   1250  154412  RISE       1
\I2Seight:bI2S:rx_state_0\/main_7  macrocell90   3957   5207  157950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 157950p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  157928  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_5   macrocell45   3267   5207  157950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_1
Path End       : \I2Sseven:bI2S:rxenable\/main_1
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 157964p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_1  controlcell7   1210   1210  157964  RISE       1
\I2Sseven:bI2S:rxenable\/main_1   macrocell83    3983   5193  157964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_data_in_0\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 157986p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_data_in_0\/q             macrocell66     1250   1250  157986  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell6   3931   5181  157986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 158019p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell53   1250   1250  154547  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_1  macrocell51   3888   5138  158019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 158019p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell53   1250   1250  154547  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_7  macrocell54   3888   5138  158019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_0
Path End       : \I2Sfive:bI2S:rxenable\/main_8
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 158027p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_0  count7cell    1940   1940  154772  RISE       1
\I2Sfive:bI2S:rxenable\/main_8     macrocell74   3190   5130  158027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158031p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  158031  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_5   macrocell71   3186   5126  158031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_f0_load\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158033p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_f0_load\/q              macrocell51     1250   1250  155223  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell5   4253   5503  158033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158047p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  158031  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_5   macrocell72   3170   5110  158047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 158054p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  157280  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_1   macrocell80   3163   5103  158054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158055p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  158055  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_3   macrocell71   3161   5101  158055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158057p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  158055  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_3   macrocell72   3160   5100  158057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rxenable\/main_7
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 158060p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  158031  RISE       1
\I2Sfive:bI2S:rxenable\/main_7     macrocell74   3157   5097  158060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rxenable\/main_5
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 158067p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  158055  RISE       1
\I2Sfive:bI2S:rxenable\/main_5     macrocell74   3149   5089  158067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_data_in_0\/q
Path End       : \I2Sthree:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_data_in_0\/clock_0
Path slack     : 158068p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_data_in_0\/q       macrocell22   1250   1250  153206  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/main_2  macrocell22   3838   5088  158068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rxenable\/main_6
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 158071p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  158071  RISE       1
\I2Sthree:bI2S:rxenable\/main_6     macrocell21   3146   5086  158071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rxenable\/main_7
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 158072p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  158072  RISE       1
\I2Sthree:bI2S:rxenable\/main_7     macrocell21   3144   5084  158072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158075p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  157317  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_3   macrocell81   3142   5082  158075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rxenable\/main_6
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 158077p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  158077  RISE       1
\I2Sfour:bI2S:rxenable\/main_6     macrocell56   3139   5079  158077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 158080p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  158080  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_2   macrocell54   3137   5077  158080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rxenable\/main_4
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 158080p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  158080  RISE       1
\I2Sfour:bI2S:rxenable\/main_4     macrocell56   3137   5077  158080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : Net_725/main_1
Capture Clock  : Net_725/clock_0
Path slack     : 158086p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  158086  RISE       1
Net_725/main_1                      macrocell86   3131   5071  158086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_725/clock_0                                            macrocell86         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : \I2Seight:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 158086p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  158086  RISE       1
\I2Seight:bI2S:rx_state_0\/main_0   macrocell90   3131   5071  158086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 158087p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  158072  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_5   macrocell19   3130   5070  158087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158087p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  157280  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_1   macrocell81   3129   5069  158087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 158088p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  158071  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_4   macrocell19   3128   5068  158088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : \I2Seight:bI2S:rxenable\/main_2
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 158089p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  158086  RISE       1
\I2Seight:bI2S:rxenable\/main_2     macrocell92   3128   5068  158089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 158089p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  158089  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_1   macrocell54   3127   5067  158089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rxenable\/main_3
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 158090p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  158089  RISE       1
\I2Sfour:bI2S:rxenable\/main_3     macrocell56   3127   5067  158090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 158092p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  157317  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_3   macrocell80   3125   5065  158092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 158093p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  158093  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_3   macrocell44   3124   5064  158093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158095p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  158077  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_4   macrocell53   3122   5062  158095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rxenable\/main_3
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 158099p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  158099  RISE       1
\I2Sthree:bI2S:rxenable\/main_3     macrocell21   3118   5058  158099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 158100p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  158100  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_5   macrocell54   3117   5057  158100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 158100p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  157339  RISE       1
\I2Sone:bI2S:rx_state_1\/main_4   macrocell35   3117   5057  158100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rxenable\/main_7
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 158101p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  158100  RISE       1
\I2Sfour:bI2S:rxenable\/main_7     macrocell56   3115   5055  158101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 158102p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  158102  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_0   macrocell54   3115   5055  158102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 158104p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  158093  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_3   macrocell45   3112   5052  158104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 158104p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  157339  RISE       1
\I2Sone:bI2S:rx_state_0\/main_4   macrocell36   3112   5052  158104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : Net_668/main_1
Capture Clock  : Net_668/clock_0
Path slack     : 158108p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  158102  RISE       1
Net_668/main_1                     macrocell50   3108   5048  158108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_668/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158108p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  158102  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_0   macrocell53   3108   5048  158108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 158109p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  158099  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_1   macrocell19   3107   5047  158109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158112p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell74   1250   1250  157582  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_9  macrocell72   3795   5045  158112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rxenable\/main_2
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 158112p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  158112  RISE       1
\I2Sthree:bI2S:rxenable\/main_2     macrocell21   3104   5044  158112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 158115p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  158115  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_1   macrocell44   3101   5041  158115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : Net_625/main_1
Capture Clock  : Net_625/clock_0
Path slack     : 158121p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  158112  RISE       1
Net_625/main_1                      macrocell15   3096   5036  158121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_625/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 158121p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  158112  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_0   macrocell19   3096   5036  158121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 158121p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  158121  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_4   macrocell44   3095   5035  158121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 158121p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell52   1250   1250  154187  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_0  macrocell52   3785   5035  158121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158121p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell52   1250   1250  154187  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_6  macrocell53   3785   5035  158121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 158122p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell52   1250   1250  154187  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_0  macrocell51   3785   5035  158122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 158122p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell52   1250   1250  154187  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_6  macrocell54   3785   5035  158122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 158125p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  158115  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_1   macrocell45   3092   5032  158125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rxenable\/main_6
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158126p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  158121  RISE       1
\I2Stwo:bI2S:rxenable\/main_6     macrocell47   3091   5031  158126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158179p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  158179  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_1   macrocell71   3038   4978  158179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158179p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4977
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  158179  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_0   macrocell71   3037   4977  158179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : Net_697/main_1
Capture Clock  : Net_697/clock_0
Path slack     : 158188p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  158179  RISE       1
Net_697/main_1                     macrocell68   3028   4968  158188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_697/clock_0                                            macrocell68         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158188p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  158179  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_0   macrocell72   3028   4968  158188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158191p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  158179  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_1   macrocell72   3026   4966  158191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_1
Path End       : \I2Ssix:bI2S:rxenable\/main_1
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158203p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_1  controlcell5   1210   1210  158203  RISE       1
\I2Ssix:bI2S:rxenable\/main_1   macrocell65    3744   4954  158203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : \I2Seight:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 158217p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  158086  RISE       1
\I2Seight:bI2S:rx_state_1\/main_0   macrocell89   3000   4940  158217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 158225p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  158071  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_4   macrocell18   2992   4932  158225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 158230p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  158072  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_5   macrocell18   2986   4926  158230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 158240p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  158077  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_4   macrocell54   2977   4917  158240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 158241p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  158099  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_1   macrocell18   2975   4915  158241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158243p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  158089  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_1   macrocell53   2973   4913  158243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rxenable\/main_5
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158243p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  158093  RISE       1
\I2Stwo:bI2S:rxenable\/main_5     macrocell47   2973   4913  158243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158244p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  158080  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_2   macrocell53   2973   4913  158244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 158252p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  158112  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_0   macrocell18   2965   4905  158252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rxenable\/main_3
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158257p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  158115  RISE       1
\I2Stwo:bI2S:rxenable\/main_3     macrocell47   2960   4900  158257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 158258p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  158121  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_4   macrocell45   2959   4899  158258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rxenable\/main_2
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 158259p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  158102  RISE       1
\I2Sfour:bI2S:rxenable\/main_2     macrocell56   2958   4898  158259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_2
Path End       : \I2Seight:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 158260p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_2  count7cell    1940   1940  158260  RISE       1
\I2Seight:bI2S:rx_state_1\/main_4   macrocell89   2956   4896  158260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_2
Path End       : \I2Seight:bI2S:rxenable\/main_6
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 158265p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_2  count7cell    1940   1940  158260  RISE       1
\I2Seight:bI2S:rxenable\/main_6     macrocell92   2952   4892  158265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_5
Path End       : \I2Seight:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 158265p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_5  count7cell    1940   1940  158265  RISE       1
\I2Seight:bI2S:rx_state_1\/main_1   macrocell89   2951   4891  158265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rxenable\/main_4
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 158266p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  158266  RISE       1
\I2Sthree:bI2S:rxenable\/main_4     macrocell21   2951   4891  158266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_2
Path End       : \I2Seight:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 158269p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_2  count7cell    1940   1940  158260  RISE       1
\I2Seight:bI2S:rx_state_0\/main_4   macrocell90   2948   4888  158269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 158269p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  158266  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_2   macrocell18   2948   4888  158269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_4
Path End       : \I2Seight:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 158271p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_4  count7cell    1940   1940  158271  RISE       1
\I2Seight:bI2S:rx_state_1\/main_2   macrocell89   2946   4886  158271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 158271p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  158100  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_5   macrocell53   2946   4886  158271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 158274p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  158274  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_2   macrocell44   2943   4883  158274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_5
Path End       : \I2Seight:bI2S:rxenable\/main_3
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 158274p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_5  count7cell    1940   1940  158265  RISE       1
\I2Seight:bI2S:rxenable\/main_3     macrocell92   2942   4882  158274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 158276p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  158276  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_0   macrocell44   2941   4881  158276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 158277p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  157639  RISE       1
\I2Sone:bI2S:rx_state_1\/main_0   macrocell35   2940   4880  158277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 158280p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  158266  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_2   macrocell19   2937   4877  158280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_0
Path End       : \I2Sseven:bI2S:rxenable\/main_8
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 158281p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_0  count7cell    1940   1940  157361  RISE       1
\I2Sseven:bI2S:rxenable\/main_8     macrocell83   2936   4876  158281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_4
Path End       : \I2Seight:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 158281p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_4  count7cell    1940   1940  158271  RISE       1
\I2Seight:bI2S:rx_state_0\/main_2   macrocell90   2935   4875  158281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_5
Path End       : \I2Seight:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 158283p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_5  count7cell    1940   1940  158265  RISE       1
\I2Seight:bI2S:rx_state_0\/main_1   macrocell90   2933   4873  158283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rxenable\/main_2
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158284p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  158276  RISE       1
\I2Stwo:bI2S:rxenable\/main_2     macrocell47   2933   4873  158284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rxenable\/main_4
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158284p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  158274  RISE       1
\I2Stwo:bI2S:rxenable\/main_4     macrocell47   2933   4873  158284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : Net_739/main_1
Capture Clock  : Net_739/clock_0
Path slack     : 158285p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  157639  RISE       1
Net_739/main_1                    macrocell32   2931   4871  158285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 158285p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  157639  RISE       1
\I2Sone:bI2S:rx_state_0\/main_0   macrocell36   2931   4871  158285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_4
Path End       : \I2Seight:bI2S:rxenable\/main_4
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 158288p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_4  count7cell    1940   1940  158271  RISE       1
\I2Seight:bI2S:rxenable\/main_4     macrocell92   2929   4869  158288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 158293p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  158274  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_2   macrocell45   2924   4864  158293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : Net_74/main_1
Capture Clock  : Net_74/clock_0
Path slack     : 158294p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  158276  RISE       1
Net_74/main_1                     macrocell41   2923   4863  158294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell41         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 158294p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  158276  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_0   macrocell45   2923   4863  158294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158324p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  158324  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_4   macrocell71   2893   4833  158324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rxenable\/main_6
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 158328p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  158324  RISE       1
\I2Sfive:bI2S:rxenable\/main_6     macrocell74   2889   4829  158328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158332p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  158324  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_4   macrocell72   2885   4825  158332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158335p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  158335  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_2   macrocell71   2882   4822  158335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rxenable\/main_4
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 158343p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  158335  RISE       1
\I2Sfive:bI2S:rxenable\/main_4     macrocell74   2874   4814  158343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rxenable\/main_3
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 158345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  158179  RISE       1
\I2Sfive:bI2S:rxenable\/main_3     macrocell74   2871   4811  158345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_1
Path End       : \I2Sone:bI2S:rxenable\/main_1
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 158348p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_1  controlcell2   1210   1210  157429  RISE       1
\I2Sone:bI2S:rxenable\/main_1   macrocell38    3599   4809  158348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158351p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  158335  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_2   macrocell72   2866   4806  158351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rxenable\/main_2
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 158351p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  158179  RISE       1
\I2Sfive:bI2S:rxenable\/main_2     macrocell74   2865   4805  158351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 158394p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  157478  RISE       1
\I2Sone:bI2S:rx_state_1\/main_1   macrocell35   2823   4763  158394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 158397p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  157471  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_2   macrocell80   2819   4759  158397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 158403p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  157484  RISE       1
\I2Sone:bI2S:rx_state_1\/main_2   macrocell35   2814   4754  158403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_0
Path End       : \I2Ssix:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_data_in_0\/clock_0
Path slack     : 158407p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_0   count7cell    1940   1940  158407  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/main_0  macrocell66   2810   4750  158407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158408p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell79   1250   1250  155461  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_6  macrocell81   3499   4749  158408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158409p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  157471  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_2   macrocell81   2807   4747  158409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 158411p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  157478  RISE       1
\I2Sone:bI2S:rx_state_0\/main_1   macrocell36   2806   4746  158411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_0
Path End       : \I2Ssix:bI2S:rxenable\/main_8
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158412p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_0  count7cell    1940   1940  158407  RISE       1
\I2Ssix:bI2S:rxenable\/main_8     macrocell65   2804   4744  158412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 158419p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  157492  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_4   macrocell80   2797   4737  158419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 158427p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  157484  RISE       1
\I2Sone:bI2S:rx_state_0\/main_2   macrocell36   2790   4730  158427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158429p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  157492  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_4   macrocell81   2788   4728  158429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_data_in_0\/q
Path End       : \I2Sfive:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_data_in_0\/clock_0
Path slack     : 158484p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_data_in_0\/q       macrocell75   1250   1250  155616  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/main_1  macrocell75   3423   4673  158484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 158484p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell44   1250   1250  154469  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_1  macrocell42   3423   4673  158484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 158484p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell44   1250   1250  154469  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_1  macrocell43   3423   4673  158484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 158484p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell44   1250   1250  154469  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_7  macrocell44   3423   4673  158484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Seight:bI2S:rx_f0_load\/clock_0
Path slack     : 158489p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell89   1250   1250  154412  RISE       1
\I2Seight:bI2S:rx_f0_load\/main_1  macrocell87   3418   4668  158489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell87         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 158489p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell89   1250   1250  154412  RISE       1
\I2Seight:bI2S:rx_state_2\/main_1  macrocell88   3418   4668  158489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell88         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 158489p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell89   1250   1250  154412  RISE       1
\I2Seight:bI2S:rx_state_1\/main_7  macrocell89   3418   4668  158489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_f0_load\/q
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 158493p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_f0_load\/q               macrocell42   1250   1250  155845  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_1  macrocell46   3414   4664  158493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 158503p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell74   1250   1250  157582  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_3  macrocell70   3404   4654  158503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158503p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell74   1250   1250  157582  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_9  macrocell71   3404   4654  158503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:rxenable\/main_0
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 158506p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2  controlcell4   1210   1210  156164  RISE       1
\I2Sfour:bI2S:rxenable\/main_0   macrocell56    3441   4651  158506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_overflow_sticky\/q
Path End       : \I2Seight:bI2S:rxenable\/main_9
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 158512p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_overflow_sticky\/q  macrocell91   1250   1250  158512  RISE       1
\I2Seight:bI2S:rxenable\/main_9       macrocell92   3394   4644  158512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sone:bI2S:rxenable\/main_9
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 158515p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_overflow_sticky\/q  macrocell37   1250   1250  158515  RISE       1
\I2Sone:bI2S:rxenable\/main_9       macrocell38   3392   4642  158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_1
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 158544p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_1           controlcell4   1210   1210  158544  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_0  macrocell55    3403   4613  158544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_0
Path End       : \I2Seight:bI2S:rxenable\/main_8
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 158560p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_0  count7cell    1940   1940  157822  RISE       1
\I2Seight:bI2S:rxenable\/main_8     macrocell92   2657   4597  158560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_1
Path End       : \I2Stwo:bI2S:rxenable\/main_1
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158564p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_1  controlcell3   1210   1210  158564  RISE       1
\I2Stwo:bI2S:rxenable\/main_1   macrocell47    3383   4593  158564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_0
Path End       : \I2Stwo:bI2S:rxenable\/main_8
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158577p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_0  count7cell    1940   1940  157799  RISE       1
\I2Stwo:bI2S:rxenable\/main_8     macrocell47   2640   4580  158577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rxenable\/main_3
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158578p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  155670  RISE       1
\I2Ssix:bI2S:rxenable\/main_3     macrocell65   2638   4578  158578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rxenable\/main_2
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158580p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  156918  RISE       1
\I2Ssix:bI2S:rxenable\/main_2     macrocell65   2637   4577  158580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 158581p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  157663  RISE       1
\I2Sone:bI2S:rx_state_1\/main_3   macrocell35   2636   4576  158581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 158589p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  157663  RISE       1
\I2Sone:bI2S:rx_state_0\/main_3   macrocell36   2628   4568  158589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_0
Path End       : \I2Sfour:bI2S:rxenable\/main_8
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 158598p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_0  count7cell    1940   1940  158598  RISE       1
\I2Sfour:bI2S:rxenable\/main_8     macrocell56   2619   4559  158598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 158606p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q         macrocell92   1250   1250  157246  RISE       1
\I2Seight:bI2S:rx_state_2\/main_3  macrocell88   3300   4550  158606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell88         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 158606p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q         macrocell92   1250   1250  157246  RISE       1
\I2Seight:bI2S:rx_state_1\/main_9  macrocell89   3300   4550  158606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_0
Path End       : \I2Sfour:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_data_in_0\/clock_0
Path slack     : 158608p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_0   count7cell    1940   1940  158598  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/main_0  macrocell57   2608   4548  158608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_f0_load\/q
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 158614p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_f0_load\/q               macrocell60   1250   1250  155397  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_1  macrocell64   3293   4543  158614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 158616p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell47   1250   1250  158616  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_9  macrocell45   3290   4540  158616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rxenable\/main_10
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158628p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q        macrocell47   1250   1250  158616  RISE       1
\I2Stwo:bI2S:rxenable\/main_10  macrocell47   3279   4529  158628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 158642p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell47   1250   1250  158616  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_3  macrocell43   3264   4514  158642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 158642p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell47   1250   1250  158616  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_9  macrocell44   3264   4514  158642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_overflow_sticky\/q
Path End       : \I2Stwo:bI2S:rxenable\/main_9
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 158672p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_overflow_sticky\/q  macrocell46   1250   1250  158672  RISE       1
\I2Stwo:bI2S:rxenable\/main_9       macrocell47   3234   4484  158672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_data_in_0\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158692p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_data_in_0\/q             macrocell48     1250   1250  158692  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell4   3224   4474  158692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_f0_load\/q
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 158698p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_f0_load\/q               macrocell78   1250   1250  153957  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_1  macrocell82   3209   4459  158698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_overflow_sticky\/q
Path End       : \I2Ssix:bI2S:rxenable\/main_9
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158706p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_overflow_sticky\/q  macrocell64   1250   1250  158706  RISE       1
\I2Ssix:bI2S:rxenable\/main_9       macrocell65   3201   4451  158706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_data_in_0\/q
Path End       : \I2Seight:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Seight:bI2S:rx_data_in_0\/clock_0
Path slack     : 158709p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_data_in_0\/q       macrocell93   1250   1250  157110  RISE       1
\I2Seight:bI2S:rx_data_in_0\/main_1  macrocell93   3198   4448  158709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 158746p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell61   1250   1250  156235  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_0  macrocell60   3161   4411  158746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 158746p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell61   1250   1250  156235  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_0  macrocell61   3161   4411  158746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 158746p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell61   1250   1250  156235  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_6  macrocell62   3161   4411  158746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 158775p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell61   1250   1250  156235  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_6  macrocell63   3131   4381  158775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfour:bI2S:rxenable\/main_9
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 158776p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_overflow_sticky\/q  macrocell55   1250   1250  158776  RISE       1
\I2Sfour:bI2S:rxenable\/main_9       macrocell56   3131   4381  158776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 158801p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell45   1250   1250  156294  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_2  macrocell42   3106   4356  158801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 158801p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell45   1250   1250  156294  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_2  macrocell43   3106   4356  158801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 158801p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell45   1250   1250  156294  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_8  macrocell44   3106   4356  158801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 158803p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell90   1250   1250  156300  RISE       1
\I2Seight:bI2S:rx_state_0\/main_8  macrocell90   3104   4354  158803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 158819p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell34   1250   1250  156305  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_0  macrocell33   3088   4338  158819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 158819p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell34   1250   1250  156305  RISE       1
\I2Sone:bI2S:rx_state_2\/main_0  macrocell34   3088   4338  158819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 158819p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell34   1250   1250  156305  RISE       1
\I2Sone:bI2S:rx_state_1\/main_6  macrocell35   3088   4338  158819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 158819p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell43   1250   1250  156305  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_0  macrocell42   3088   4338  158819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 158819p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell43   1250   1250  156305  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_0  macrocell43   3088   4338  158819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 158819p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell43   1250   1250  156305  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_6  macrocell44   3088   4338  158819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Seight:bI2S:rx_f0_load\/clock_0
Path slack     : 158819p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell88   1250   1250  156305  RISE       1
\I2Seight:bI2S:rx_f0_load\/main_0  macrocell87   3088   4338  158819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell87         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 158819p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell88   1250   1250  156305  RISE       1
\I2Seight:bI2S:rx_state_2\/main_0  macrocell88   3088   4338  158819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell88         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 158819p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell88   1250   1250  156305  RISE       1
\I2Seight:bI2S:rx_state_1\/main_6  macrocell89   3088   4338  158819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 158823p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell36   1250   1250  156444  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_2  macrocell33   3083   4333  158823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 158823p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell36   1250   1250  156444  RISE       1
\I2Sone:bI2S:rx_state_2\/main_2  macrocell34   3083   4333  158823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 158823p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell36   1250   1250  156444  RISE       1
\I2Sone:bI2S:rx_state_1\/main_8  macrocell35   3083   4333  158823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 158823p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell36   1250   1250  156444  RISE       1
\I2Sone:bI2S:rx_state_0\/main_8  macrocell36   3083   4333  158823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 158827p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell81   1250   1250  156458  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_2  macrocell78   3079   4329  158827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 158827p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell81   1250   1250  156458  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_2  macrocell79   3079   4329  158827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 158827p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell81   1250   1250  156458  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_8  macrocell80   3079   4329  158827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:reset\/main_0
Capture Clock  : \I2Sseven:bI2S:reset\/clock_0
Path slack     : 158827p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2  controlcell7   1210   1210  156399  RISE       1
\I2Sseven:bI2S:reset\/main_0      macrocell76    3119   4329  158827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:reset\/clock_0                              macrocell76         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell81   1250   1250  156458  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_8  macrocell81   3079   4329  158828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rxenable\/main_7
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158875p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  157064  RISE       1
\I2Ssix:bI2S:rxenable\/main_7     macrocell65   2341   4281  158875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rxenable\/main_4
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158886p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  155818  RISE       1
\I2Ssix:bI2S:rxenable\/main_4     macrocell65   2331   4271  158886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rxenable\/main_5
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158889p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  157081  RISE       1
\I2Ssix:bI2S:rxenable\/main_5     macrocell65   2328   4268  158889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rxenable\/main_6
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 158892p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  157083  RISE       1
\I2Ssix:bI2S:rxenable\/main_6     macrocell65   2325   4265  158892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158909p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell70   1250   1250  156525  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_6  macrocell72   2998   4248  158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 158914p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell70   1250   1250  156525  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_0  macrocell69   2992   4242  158914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 158914p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell70   1250   1250  156525  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_0  macrocell70   2992   4242  158914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158914p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell70   1250   1250  156525  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_6  macrocell71   2992   4242  158914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 158932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4225
-------------------------------------   ---- 
End-of-path arrival time (ps)           4225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell72   1250   1250  156540  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_8  macrocell72   2975   4225  158932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Seight:bI2S:rx_f0_load\/clock_0
Path slack     : 158932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4225
-------------------------------------   ---- 
End-of-path arrival time (ps)           4225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell90   1250   1250  156300  RISE       1
\I2Seight:bI2S:rx_f0_load\/main_2  macrocell87   2975   4225  158932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell87         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 158932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4225
-------------------------------------   ---- 
End-of-path arrival time (ps)           4225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell90   1250   1250  156300  RISE       1
\I2Seight:bI2S:rx_state_2\/main_2  macrocell88   2975   4225  158932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell88         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 158932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4225
-------------------------------------   ---- 
End-of-path arrival time (ps)           4225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell90   1250   1250  156300  RISE       1
\I2Seight:bI2S:rx_state_1\/main_8  macrocell89   2975   4225  158932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 158932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell72   1250   1250  156540  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_2  macrocell69   2974   4224  158932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 158932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell72   1250   1250  156540  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_2  macrocell70   2974   4224  158932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 158932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell72   1250   1250  156540  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_8  macrocell71   2974   4224  158932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 158938p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell63   1250   1250  156556  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_2  macrocell60   2969   4219  158938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 158938p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell63   1250   1250  156556  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_2  macrocell61   2969   4219  158938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 158938p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell63   1250   1250  156556  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_8  macrocell62   2969   4219  158938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 158940p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell63   1250   1250  156556  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_8  macrocell63   2967   4217  158940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 158970p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell45   1250   1250  156294  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_8  macrocell45   2937   4187  158970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 158974p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell34   1250   1250  156305  RISE       1
\I2Sone:bI2S:rx_state_0\/main_6  macrocell36   2933   4183  158974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 158974p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell43   1250   1250  156305  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_6  macrocell45   2933   4183  158974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 158974p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell88   1250   1250  156305  RISE       1
\I2Seight:bI2S:rx_state_0\/main_6  macrocell90   2933   4183  158974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:reset\/q
Path End       : Net_711/main_0
Capture Clock  : Net_711/clock_0
Path slack     : 158978p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:reset\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:reset\/q  macrocell76   1250   1250  158978  RISE       1
Net_711/main_0           macrocell77   2929   4179  158978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_711/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 158984p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell80   1250   1250  156478  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_7  macrocell81   2923   4173  158984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:reset\/q
Path End       : Net_725/main_0
Capture Clock  : Net_725/clock_0
Path slack     : 158984p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:reset\/clock_0                              macrocell85         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:reset\/q  macrocell85   1250   1250  158984  RISE       1
Net_725/main_0           macrocell86   2923   4173  158984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_725/clock_0                                            macrocell86         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 158996p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell80   1250   1250  156478  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_1  macrocell78   2911   4161  158996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 158996p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell80   1250   1250  156478  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_1  macrocell79   2911   4161  158996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 158996p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell80   1250   1250  156478  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_7  macrocell80   2911   4161  158996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 159016p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell18   1250   1250  156511  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_7  macrocell19   2891   4141  159016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 159023p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell54   1250   1250  156521  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_2  macrocell52   2884   4134  159023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 159023p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell54   1250   1250  156521  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_8  macrocell53   2884   4134  159023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 159029p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell18   1250   1250  156511  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_1  macrocell16   2877   4127  159029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 159029p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell18   1250   1250  156511  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_1  macrocell17   2877   4127  159029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 159029p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell18   1250   1250  156511  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_7  macrocell18   2877   4127  159029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 159034p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell54   1250   1250  156521  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_2  macrocell51   2872   4122  159034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 159034p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell54   1250   1250  156521  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_8  macrocell54   2872   4122  159034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_f0_load\/q
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159104p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_f0_load\/q               macrocell16   1250   1250  154575  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_1  macrocell20   2802   4052  159104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_f0_load\/q
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159107p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_f0_load\/q               macrocell33   1250   1250  156444  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_1  macrocell37   2800   4050  159107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_data_in_0\/q
Path End       : \I2Sfour:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_data_in_0\/clock_0
Path slack     : 159110p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_data_in_0\/q       macrocell57   1250   1250  159110  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/main_1  macrocell57   2797   4047  159110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_1
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159110p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_1           controlcell5   1210   1210  158203  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_0  macrocell64    2837   4047  159110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_data_in_0\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159118p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_data_in_0\/q             macrocell57     1250   1250  159110  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell5   2798   4048  159118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sthree:bI2S:rxenable\/main_9
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 159119p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_overflow_sticky\/q  macrocell20   1250   1250  159119  RISE       1
\I2Sthree:bI2S:rxenable\/main_9       macrocell21   2788   4038  159119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159147p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_overflow_sticky\/q       macrocell20   1250   1250  159119  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_2  macrocell20   2760   4010  159147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_f0_load\/q
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159206p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell69         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_f0_load\/q               macrocell69   1250   1250  152653  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_1  macrocell73   2701   3951  159206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_1
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159222p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_1           controlcell6   1210   1210  159222  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_0  macrocell73    2725   3935  159222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_1
Path End       : \I2Sfive:bI2S:rxenable\/main_1
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 159224p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_1  controlcell6   1210   1210  159222  RISE       1
\I2Sfive:bI2S:rxenable\/main_1   macrocell74    2723   3933  159224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rxenable\/main_10
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 159266p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q        macrocell65   1250   1250  156393  RISE       1
\I2Ssix:bI2S:rxenable\/main_10  macrocell65   2641   3891  159266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_data_in_0\/q
Path End       : \I2Sone:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Sone:bI2S:rx_data_in_0\/clock_0
Path slack     : 159266p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_data_in_0\/q       macrocell39   1250   1250  157758  RISE       1
\I2Sone:bI2S:rx_data_in_0\/main_2  macrocell39   2640   3890  159266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_1
Path End       : \I2Sfour:bI2S:rxenable\/main_1
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 159282p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_1  controlcell4   1210   1210  158544  RISE       1
\I2Sfour:bI2S:rxenable\/main_1   macrocell56    2665   3875  159282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rxenable\/main_10
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 159289p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q        macrocell83   1250   1250  157038  RISE       1
\I2Sseven:bI2S:rxenable\/main_10  macrocell83   2618   3868  159289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rxenable\/main_10
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 159289p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q        macrocell38   1250   1250  157013  RISE       1
\I2Sone:bI2S:rxenable\/main_10  macrocell38   2617   3867  159289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159293p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_overflow_sticky\/q       macrocell37   1250   1250  158515  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_2  macrocell37   2614   3864  159293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_overflow_sticky\/q
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159298p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_overflow_sticky\/q       macrocell91   1250   1250  158512  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_2  macrocell91   2609   3859  159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell91         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_1
Path End       : \I2Sthree:bI2S:rxenable\/main_1
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 159304p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_1  controlcell1   1210   1210  159304  RISE       1
\I2Sthree:bI2S:rxenable\/main_1   macrocell21    2643   3853  159304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_1
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159306p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_1           controlcell3   1210   1210  158564  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_0  macrocell46    2640   3850  159306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_1
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159313p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_1           controlcell1   1210   1210  159304  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_0  macrocell20    2633   3843  159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfive:bI2S:rxenable\/main_9
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 159373p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_overflow_sticky\/q  macrocell73   1250   1250  159373  RISE       1
\I2Sfive:bI2S:rxenable\/main_9       macrocell74   2534   3784  159373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159376p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_overflow_sticky\/q       macrocell73   1250   1250  159373  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_2  macrocell73   2531   3781  159376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_f0_load\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159482p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_f0_load\/q              macrocell33     1250   1250  156444  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell3   2805   4055  159482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_f0_load\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159489p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_f0_load\/q              macrocell16     1250   1250  154575  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell1   2798   4048  159489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_f0_load\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159565p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3972
-------------------------------------   ---- 
End-of-path arrival time (ps)           3972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell69         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_f0_load\/q              macrocell69     1250   1250  152653  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell7   2722   3972  159565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_overflow_sticky\/q
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159585p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_overflow_sticky\/q       macrocell46   1250   1250  158672  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_2  macrocell46   2321   3571  159585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_data_in_0\/q
Path End       : \I2Ssix:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_data_in_0\/clock_0
Path slack     : 159588p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_data_in_0\/q       macrocell66   1250   1250  157986  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/main_1  macrocell66   2319   3569  159588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_overflow_sticky\/q
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159601p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_overflow_sticky\/q       macrocell64   1250   1250  158706  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_2  macrocell64   2306   3556  159601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159601p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell82         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_overflow_sticky\/q       macrocell82   1250   1250  157928  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_2  macrocell82   2305   3555  159601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:reset\/q
Path End       : Net_625/main_0
Capture Clock  : Net_625/clock_0
Path slack     : 159604p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:reset\/clock_0                              macrocell14         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:reset\/q  macrocell14   1250   1250  159604  RISE       1
Net_625/main_0           macrocell15   2303   3553  159604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_625/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_data_in_0\/q
Path End       : \I2Stwo:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_data_in_0\/clock_0
Path slack     : 159604p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_data_in_0\/q       macrocell48   1250   1250  158692  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/main_2  macrocell48   2303   3553  159604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_data_in_0\/q
Path End       : \I2Sseven:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_data_in_0\/clock_0
Path slack     : 159608p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_data_in_0\/q       macrocell84   1250   1250  157948  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/main_1  macrocell84   2299   3549  159608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:reset\/q
Path End       : Net_668/main_0
Capture Clock  : Net_668/clock_0
Path slack     : 159610p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:reset\/clock_0                               macrocell49         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:reset\/q  macrocell49   1250   1250  159610  RISE       1
Net_668/main_0          macrocell50   2297   3547  159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_668/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:reset\/q
Path End       : Net_739/main_0
Capture Clock  : Net_739/clock_0
Path slack     : 159613p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:reset\/clock_0                                macrocell31         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:reset\/q  macrocell31   1250   1250  159613  RISE       1
Net_739/main_0         macrocell32   2293   3543  159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:reset\/q
Path End       : Net_74/main_0
Capture Clock  : Net_74/clock_0
Path slack     : 159621p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:reset\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:reset\/q  macrocell40   1250   1250  159621  RISE       1
Net_74/main_0          macrocell41   2285   3535  159621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell41         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_1
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159636p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3521
-------------------------------------   ---- 
End-of-path arrival time (ps)           3521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_1           controlcell7   1210   1210  157964  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_0  macrocell82    2311   3521  159636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_f0_load\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159639p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3897
-------------------------------------   ---- 
End-of-path arrival time (ps)           3897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_f0_load\/q              macrocell42     1250   1250  155845  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell4   2647   3897  159639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:reset\/q
Path End       : Net_683/main_0
Capture Clock  : Net_683/clock_0
Path slack     : 159660p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:reset\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:reset\/q  macrocell58   1250   1250  159660  RISE       1
Net_683/main_0         macrocell59   2246   3496  159660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_683/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:reset\/q
Path End       : Net_697/main_0
Capture Clock  : Net_697/clock_0
Path slack     : 159673p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:reset\/clock_0                               macrocell67         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:reset\/q  macrocell67   1250   1250  159673  RISE       1
Net_697/main_0          macrocell68   2234   3484  159673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_697/clock_0                                            macrocell68         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 159673p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_overflow_sticky\/q       macrocell55   1250   1250  158776  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_2  macrocell55   2233   3483  159673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_f0_load\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159737p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_f0_load\/q              macrocell60     1250   1250  155397  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell6   2549   3799  159737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_f0_load\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159974p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   166667
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_f0_load\/q              macrocell78     1250   1250  153957  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell8   2312   3562  159974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

