#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020a8c4ed750 .scope module, "ID_EX_reg_tb" "ID_EX_reg_tb" 2 6;
 .timescale -9 -10;
v0000020a8c54fa20_0 .var "ALU_OP", 4 0;
v0000020a8c54ffc0_0 .var "BRANCH_JUMP", 0 0;
v0000020a8c54f2a0_0 .var "CLK", 0 0;
v0000020a8c54fe80_0 .var "DEST_REG", 4 0;
v0000020a8c54fc00_0 .var "IMMEDIATE", 31 0;
v0000020a8c54fac0_0 .var "MEM_READ", 1 0;
v0000020a8c54fca0_0 .var "MEM_WRITE", 1 0;
v0000020a8c54f340_0 .var "OP1_SEL", 0 0;
v0000020a8c550060_0 .var "OP2_SEL", 0 0;
v0000020a8c550100_0 .net "OUT_ALU_OP", 4 0, v0000020a8c4b2d20_0;  1 drivers
v0000020a8c54fd40_0 .net "OUT_BRANCH_JUMP", 0 0, v0000020a8c4b2dc0_0;  1 drivers
v0000020a8c54f3e0_0 .net "OUT_DEST_REG", 4 0, v0000020a8c4b2e60_0;  1 drivers
v0000020a8c5505f0_0 .net "OUT_IMMEDIATE", 31 0, v0000020a8c4b2f00_0;  1 drivers
v0000020a8c5519f0_0 .net "OUT_MEM_READ", 1 0, v0000020a8c54f070_0;  1 drivers
v0000020a8c550730_0 .net "OUT_MEM_WRITE", 1 0, v0000020a8c54f110_0;  1 drivers
v0000020a8c550b90_0 .net "OUT_OP1_SEL", 0 0, v0000020a8c54fde0_0;  1 drivers
v0000020a8c551310_0 .net "OUT_OP2_SEL", 0 0, v0000020a8c54f700_0;  1 drivers
v0000020a8c550a50_0 .net "OUT_PC_PLUS_4", 31 0, v0000020a8c54f7a0_0;  1 drivers
v0000020a8c550550_0 .net "OUT_READ_DATA1", 31 0, v0000020a8c54f520_0;  1 drivers
v0000020a8c550af0_0 .net "OUT_READ_DATA2", 31 0, v0000020a8c54f480_0;  1 drivers
v0000020a8c551630_0 .net "OUT_REG_WRITE_ENABLE", 0 0, v0000020a8c54f840_0;  1 drivers
v0000020a8c551590_0 .net "OUT_REG_WRITE_SEL", 1 0, v0000020a8c54f5c0_0;  1 drivers
v0000020a8c550c30_0 .var "PC_PLUS_4", 31 0;
v0000020a8c5513b0_0 .var "READ_DATA1", 31 0;
v0000020a8c5516d0_0 .var "READ_DATA2", 31 0;
v0000020a8c550eb0_0 .var "REG_WRITE_ENABLE", 0 0;
v0000020a8c552210_0 .var "REG_WRITE_SEL", 1 0;
v0000020a8c550e10_0 .var "RESET", 0 0;
S_0000020a8c4ed8e0 .scope module, "id_ex_reg_t" "ID_EX_reg" 2 40, 3 9 0, S_0000020a8c4ed750;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "DEST_REG";
    .port_info 1 /INPUT 32 "PC_PLUS_4";
    .port_info 2 /INPUT 32 "READ_DATA1";
    .port_info 3 /INPUT 32 "READ_DATA2";
    .port_info 4 /INPUT 32 "IMMEDIATE";
    .port_info 5 /INPUT 5 "ALU_OP";
    .port_info 6 /INPUT 1 "BRANCH_JUMP";
    .port_info 7 /INPUT 1 "OP1_SEL";
    .port_info 8 /INPUT 1 "OP2_SEL";
    .port_info 9 /INPUT 2 "MEM_WRITE";
    .port_info 10 /INPUT 2 "MEM_READ";
    .port_info 11 /INPUT 2 "REG_WRITE_SEL";
    .port_info 12 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 13 /INPUT 1 "CLK";
    .port_info 14 /INPUT 1 "RESET";
    .port_info 15 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 16 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 17 /OUTPUT 32 "OUT_READ_DATA1";
    .port_info 18 /OUTPUT 32 "OUT_READ_DATA2";
    .port_info 19 /OUTPUT 32 "OUT_IMMEDIATE";
    .port_info 20 /OUTPUT 5 "OUT_ALU_OP";
    .port_info 21 /OUTPUT 1 "OUT_BRANCH_JUMP";
    .port_info 22 /OUTPUT 1 "OUT_OP1_SEL";
    .port_info 23 /OUTPUT 1 "OUT_OP2_SEL";
    .port_info 24 /OUTPUT 2 "OUT_MEM_WRITE";
    .port_info 25 /OUTPUT 2 "OUT_MEM_READ";
    .port_info 26 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 27 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
v0000020a8c49b120_0 .net "ALU_OP", 4 0, v0000020a8c54fa20_0;  1 drivers
v0000020a8c4e4c60_0 .net "BRANCH_JUMP", 0 0, v0000020a8c54ffc0_0;  1 drivers
v0000020a8c4db260_0 .net "CLK", 0 0, v0000020a8c54f2a0_0;  1 drivers
v0000020a8c4eda70_0 .net "DEST_REG", 4 0, v0000020a8c54fe80_0;  1 drivers
v0000020a8c4edb10_0 .net "IMMEDIATE", 31 0, v0000020a8c54fc00_0;  1 drivers
v0000020a8c4de1b0_0 .net "MEM_READ", 1 0, v0000020a8c54fac0_0;  1 drivers
v0000020a8c4de250_0 .net "MEM_WRITE", 1 0, v0000020a8c54fca0_0;  1 drivers
v0000020a8c4de2f0_0 .net "OP1_SEL", 0 0, v0000020a8c54f340_0;  1 drivers
v0000020a8c4de390_0 .net "OP2_SEL", 0 0, v0000020a8c550060_0;  1 drivers
v0000020a8c4b2d20_0 .var "OUT_ALU_OP", 4 0;
v0000020a8c4b2dc0_0 .var "OUT_BRANCH_JUMP", 0 0;
v0000020a8c4b2e60_0 .var "OUT_DEST_REG", 4 0;
v0000020a8c4b2f00_0 .var "OUT_IMMEDIATE", 31 0;
v0000020a8c54f070_0 .var "OUT_MEM_READ", 1 0;
v0000020a8c54f110_0 .var "OUT_MEM_WRITE", 1 0;
v0000020a8c54fde0_0 .var "OUT_OP1_SEL", 0 0;
v0000020a8c54f700_0 .var "OUT_OP2_SEL", 0 0;
v0000020a8c54f7a0_0 .var "OUT_PC_PLUS_4", 31 0;
v0000020a8c54f520_0 .var "OUT_READ_DATA1", 31 0;
v0000020a8c54f480_0 .var "OUT_READ_DATA2", 31 0;
v0000020a8c54f840_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v0000020a8c54f5c0_0 .var "OUT_REG_WRITE_SEL", 1 0;
v0000020a8c54fb60_0 .net "PC_PLUS_4", 31 0, v0000020a8c550c30_0;  1 drivers
v0000020a8c54f200_0 .net "READ_DATA1", 31 0, v0000020a8c5513b0_0;  1 drivers
v0000020a8c54f660_0 .net "READ_DATA2", 31 0, v0000020a8c5516d0_0;  1 drivers
v0000020a8c54f8e0_0 .net "REG_WRITE_ENABLE", 0 0, v0000020a8c550eb0_0;  1 drivers
v0000020a8c54f980_0 .net "REG_WRITE_SEL", 1 0, v0000020a8c552210_0;  1 drivers
v0000020a8c54ff20_0 .net "RESET", 0 0, v0000020a8c550e10_0;  1 drivers
E_0000020a8c4d8560 .event posedge, v0000020a8c54ff20_0, v0000020a8c4db260_0;
    .scope S_0000020a8c4ed8e0;
T_0 ;
    %wait E_0000020a8c4d8560;
    %load/vec4 v0000020a8c54ff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020a8c4b2e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020a8c54f7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020a8c54f520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020a8c54f480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020a8c4b2f00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020a8c4b2d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a8c4b2dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a8c54fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a8c54f700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020a8c54f110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020a8c54f070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020a8c54f5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a8c54f840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020a8c4eda70_0;
    %assign/vec4 v0000020a8c4b2e60_0, 0;
    %load/vec4 v0000020a8c54fb60_0;
    %assign/vec4 v0000020a8c54f7a0_0, 0;
    %load/vec4 v0000020a8c54f200_0;
    %assign/vec4 v0000020a8c54f520_0, 0;
    %load/vec4 v0000020a8c54f660_0;
    %assign/vec4 v0000020a8c54f480_0, 0;
    %load/vec4 v0000020a8c4edb10_0;
    %assign/vec4 v0000020a8c4b2f00_0, 0;
    %load/vec4 v0000020a8c49b120_0;
    %assign/vec4 v0000020a8c4b2d20_0, 0;
    %load/vec4 v0000020a8c4e4c60_0;
    %assign/vec4 v0000020a8c4b2dc0_0, 0;
    %load/vec4 v0000020a8c4de2f0_0;
    %assign/vec4 v0000020a8c54fde0_0, 0;
    %load/vec4 v0000020a8c4de390_0;
    %assign/vec4 v0000020a8c54f700_0, 0;
    %load/vec4 v0000020a8c4de250_0;
    %assign/vec4 v0000020a8c54f110_0, 0;
    %load/vec4 v0000020a8c4de1b0_0;
    %assign/vec4 v0000020a8c54f070_0, 0;
    %load/vec4 v0000020a8c54f980_0;
    %assign/vec4 v0000020a8c54f5c0_0, 0;
    %load/vec4 v0000020a8c54f8e0_0;
    %assign/vec4 v0000020a8c54f840_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020a8c4ed750;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a8c54f2a0_0, 0, 1;
T_1.0 ;
    %delay 40, 0;
    %load/vec4 v0000020a8c54f2a0_0;
    %inv;
    %store/vec4 v0000020a8c54f2a0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0000020a8c4ed750;
T_2 ;
    %vpi_call 2 81 "$dumpfile", "ID_EX_reg_tb.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020a8c4ed750 {0 0 0};
    %vpi_call 2 83 "$monitor", "Time: %0t | DEST_REG: %d | PC_PLUS_4: %d | READ_DATA1: %d | READ_DATA2: %d | IMMEDIATE: %d | ALU_OP: %d | BRANCH_JUMP: %b | OP1_SEL: %b | OP2_SEL: %b | MEM_WRITE: %b | MEM_READ: %b | REG_WRITE_SEL: %b | REG_WRITE_ENABLE: %b", $time, v0000020a8c54fe80_0, v0000020a8c550c30_0, v0000020a8c5513b0_0, v0000020a8c5516d0_0, v0000020a8c54fc00_0, v0000020a8c54fa20_0, v0000020a8c54ffc0_0, v0000020a8c54f340_0, v0000020a8c550060_0, v0000020a8c54fca0_0, v0000020a8c54fac0_0, v0000020a8c552210_0, v0000020a8c550eb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a8c550e10_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020a8c54fe80_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a8c550c30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a8c5513b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a8c5516d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a8c54fc00_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020a8c54fa20_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a8c54ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a8c54f340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a8c550060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020a8c54fca0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020a8c54fac0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020a8c552210_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a8c550eb0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a8c550e10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000020a8c54fe80_0, 0, 5;
    %pushi/vec4 104, 0, 32;
    %store/vec4 v0000020a8c550c30_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0000020a8c5513b0_0, 0, 32;
    %pushi/vec4 84, 0, 32;
    %store/vec4 v0000020a8c5516d0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000020a8c54fc00_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000020a8c54fa20_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a8c54ffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a8c54f340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a8c550060_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020a8c54fca0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020a8c54fac0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000020a8c552210_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a8c550eb0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000020a8c54fe80_0, 0, 5;
    %pushi/vec4 204, 0, 32;
    %store/vec4 v0000020a8c550c30_0, 0, 32;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0000020a8c5513b0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
    %store/vec4 v0000020a8c5516d0_0, 0, 32;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0000020a8c54fc00_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000020a8c54fa20_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a8c54ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a8c54f340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a8c550060_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020a8c54fca0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020a8c54fac0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020a8c552210_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a8c550eb0_0, 0, 1;
    %delay 80, 0;
    %vpi_call 2 141 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ID_EX_reg_tb.v";
    "./ID_EX_reg.v";
