Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Projects\LineScanner\fpga\QSYS\soc.qsys --synthesis=VERILOG --output-directory=D:\Projects\LineScanner\fpga\QSYS\soc\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading QSYS/soc.qsys
Progress: Reading input file
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding pio_ctrl_reg [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_ctrl_reg
Progress: Adding pio_dma_adr [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_dma_adr
Progress: Adding pio_dma_buf_size [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_dma_buf_size
Progress: Adding pio_dma_status [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_dma_status
Progress: Adding pio_led_clk_on_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led_clk_on_0
Progress: Adding pio_led_clk_on_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led_clk_on_1
Progress: Adding pio_led_clk_on_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led_clk_on_2
Progress: Adding pio_lines_delay [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_lines_delay
Progress: Adding pio_status_reg [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_status_reg
Progress: Adding pio_timer [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_timer
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc.pio_ctrl_reg: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc.pio_dma_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc.pio_status_reg: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc.pio_timer: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc.pll_0: Able to implement PLL with user settings
Warning: soc.: You have exported the interface hps_0.f2h_sdram0_data but not its associated reset interface.  Export the driver(s) of hps_0.h2f_reset
Info: soc: Generating soc "soc" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper.sender
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc" instantiated altera_hps "hps_0"
Info: pio_ctrl_reg: Starting RTL generation for module 'soc_pio_ctrl_reg'
Info: pio_ctrl_reg:   Generation command is [exec F:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I F:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I F:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_pio_ctrl_reg --dir=C:/Users/Den/AppData/Local/Temp/alt8240_71327941176930234.dir/0002_pio_ctrl_reg_gen/ --quartus_dir=F:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Den/AppData/Local/Temp/alt8240_71327941176930234.dir/0002_pio_ctrl_reg_gen//soc_pio_ctrl_reg_component_configuration.pl  --do_build_sim=0  ]
Info: pio_ctrl_reg: Done RTL generation for module 'soc_pio_ctrl_reg'
Info: pio_ctrl_reg: "soc" instantiated altera_avalon_pio "pio_ctrl_reg"
Info: pio_dma_adr: Starting RTL generation for module 'soc_pio_dma_adr'
Info: pio_dma_adr:   Generation command is [exec F:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I F:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I F:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_pio_dma_adr --dir=C:/Users/Den/AppData/Local/Temp/alt8240_71327941176930234.dir/0003_pio_dma_adr_gen/ --quartus_dir=F:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Den/AppData/Local/Temp/alt8240_71327941176930234.dir/0003_pio_dma_adr_gen//soc_pio_dma_adr_component_configuration.pl  --do_build_sim=0  ]
Info: pio_dma_adr: Done RTL generation for module 'soc_pio_dma_adr'
Info: pio_dma_adr: "soc" instantiated altera_avalon_pio "pio_dma_adr"
Info: pio_dma_status: Starting RTL generation for module 'soc_pio_dma_status'
Info: pio_dma_status:   Generation command is [exec F:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I F:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I F:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_pio_dma_status --dir=C:/Users/Den/AppData/Local/Temp/alt8240_71327941176930234.dir/0004_pio_dma_status_gen/ --quartus_dir=F:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Den/AppData/Local/Temp/alt8240_71327941176930234.dir/0004_pio_dma_status_gen//soc_pio_dma_status_component_configuration.pl  --do_build_sim=0  ]
Info: pio_dma_status: Done RTL generation for module 'soc_pio_dma_status'
Info: pio_dma_status: "soc" instantiated altera_avalon_pio "pio_dma_status"
Info: pio_status_reg: Starting RTL generation for module 'soc_pio_status_reg'
Info: pio_status_reg:   Generation command is [exec F:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I F:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I F:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_pio_status_reg --dir=C:/Users/Den/AppData/Local/Temp/alt8240_71327941176930234.dir/0005_pio_status_reg_gen/ --quartus_dir=F:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Den/AppData/Local/Temp/alt8240_71327941176930234.dir/0005_pio_status_reg_gen//soc_pio_status_reg_component_configuration.pl  --do_build_sim=0  ]
Info: pio_status_reg: Done RTL generation for module 'soc_pio_status_reg'
Info: pio_status_reg: "soc" instantiated altera_avalon_pio "pio_status_reg"
Info: pll_0: "soc" instantiated altera_pll "pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: pio_dma_buf_size_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio_dma_buf_size_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: pio_dma_buf_size_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pio_dma_buf_size_s1_agent"
Info: pio_dma_buf_size_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pio_dma_buf_size_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file D:/Projects/LineScanner/fpga/QSYS/soc/synthesis/submodules/altera_avalon_sc_fifo.v
Info: pio_dma_buf_size_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "pio_dma_buf_size_s1_burst_adapter"
Info: Reusing file D:/Projects/LineScanner/fpga/QSYS/soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Projects/LineScanner/fpga/QSYS/soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Projects/LineScanner/fpga/QSYS/soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc: Done "soc" with 27 modules, 86 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
