{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542930372058 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"RISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542930372072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542930372149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542930372149 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542930372343 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542930372349 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542930372436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542930372436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542930372436 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542930372436 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2753 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542930372444 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2755 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542930372444 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2757 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542930372444 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2759 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542930372444 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dimple/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2761 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542930372444 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542930372444 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542930372447 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "173 " "TimeQuest Timing Analyzer is analyzing 173 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1542930373408 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC.sdc " "Synopsys Design Constraints File file not found: 'RISC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542930373411 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542930373411 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "fsm\|control_store\[32\]\|combout " "Node \"fsm\|control_store\[32\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542930373426 ""} { "Warning" "WSTA_SCC_NODE" "fsm\|control_store\[32\]~121\|datac " "Node \"fsm\|control_store\[32\]~121\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542930373426 ""} { "Warning" "WSTA_SCC_NODE" "fsm\|control_store\[32\]~121\|combout " "Node \"fsm\|control_store\[32\]~121\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542930373426 ""} { "Warning" "WSTA_SCC_NODE" "fsm\|control_store\[32\]\|datab " "Node \"fsm\|control_store\[32\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542930373426 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1542930373426 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fsm\|control_store\[32\]~121\|datad  to: fsm\|control_store\[32\]\|combout " "From: fsm\|control_store\[32\]~121\|datad  to: fsm\|control_store\[32\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542930373431 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542930373431 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542930373439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542930373440 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542930373441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|control_store\[32\]  " "Automatically promoted node statetable1:fsm\|control_store\[32\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|control_store\[32\]~121 " "Destination node statetable1:fsm\|control_store\[32\]~121" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2692 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control\[32\]~output " "Destination node control\[32\]~output" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2744 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542930373680 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1042 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542930373680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:total_flow\|alu:alu_16\|z\[15\]~2  " "Automatically promoted node datapath:total_flow\|alu:alu_16\|z\[15\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542930373680 ""}  } { { "alu.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/alu.vhd" 233 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2188 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542930373680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|control_store\[29\]~91  " "Automatically promoted node statetable1:fsm\|control_store\[29\]~91 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[5\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[5\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1256 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[4\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[4\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1255 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[3\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[3\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1254 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[2\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[2\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1253 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[0\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[0\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1251 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[1\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[1\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1252 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[6\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[6\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1257 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t6\|dout\[7\] " "Destination node datapath:total_flow\|tempreg8:t6\|dout\[7\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1258 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control\[29\]~output " "Destination node control\[29\]~output" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2741 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542930373680 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1529 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542930373680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|control_store\[33\]~103  " "Automatically promoted node statetable1:fsm\|control_store\[33\]~103 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t4\|dout\[6\] " "Destination node datapath:total_flow\|tempreg8:t4\|dout\[6\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 964 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t4\|dout\[7\] " "Destination node datapath:total_flow\|tempreg8:t4\|dout\[7\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 965 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t4\|dout\[5\] " "Destination node datapath:total_flow\|tempreg8:t4\|dout\[5\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 963 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t4\|dout\[4\] " "Destination node datapath:total_flow\|tempreg8:t4\|dout\[4\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 962 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t4\|dout\[3\] " "Destination node datapath:total_flow\|tempreg8:t4\|dout\[3\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 961 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t4\|dout\[2\] " "Destination node datapath:total_flow\|tempreg8:t4\|dout\[2\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 960 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t4\|dout\[0\] " "Destination node datapath:total_flow\|tempreg8:t4\|dout\[0\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 958 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg8:t4\|dout\[1\] " "Destination node datapath:total_flow\|tempreg8:t4\|dout\[1\]" {  } { { "tempreg8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg8.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 959 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373680 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542930373680 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1888 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542930373680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|control_store\[34\]~109  " "Automatically promoted node statetable1:fsm\|control_store\[34\]~109 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542930373681 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1929 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542930373681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|next_state.s1~30  " "Automatically promoted node statetable1:fsm\|next_state.s1~30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542930373681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|next_state.s1~31 " "Destination node statetable1:fsm\|next_state.s1~31" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2094 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542930373681 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2093 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542930373681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|comb~7  " "Automatically promoted node statetable1:fsm\|comb~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542930373681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|comb~9 " "Destination node statetable1:fsm\|comb~9" {  } { { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2103 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[12\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[12\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 941 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[14\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[14\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 943 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[15\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[15\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 944 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control\[27\]~output " "Destination node control\[27\]~output" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2739 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542930373681 ""}  } { { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1523 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542930373681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|next_state.s1~31  " "Automatically promoted node statetable1:fsm\|next_state.s1~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542930373681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|next_state.s1~32 " "Destination node statetable1:fsm\|next_state.s1~32" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2095 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statetable1:fsm\|next_state.s1~33 " "Destination node statetable1:fsm\|next_state.s1~33" {  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2099 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542930373681 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2094 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542930373681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|next_state.s1~32  " "Automatically promoted node statetable1:fsm\|next_state.s1~32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542930373681 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2095 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542930373681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|next_state.s1~33  " "Automatically promoted node statetable1:fsm\|next_state.s1~33 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542930373681 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2099 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542930373681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|comb~6  " "Automatically promoted node statetable1:fsm\|comb~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542930373681 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control\[2\]~output " "Destination node control\[2\]~output" {  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2714 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373681 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542930373681 ""}  } { { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1440 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542930373681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "statetable1:fsm\|control_store\[5\]~28  " "Automatically promoted node statetable1:fsm\|control_store\[5\]~28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[1\]~3 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[1\]~3" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2161 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[0\]~4 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[0\]~4" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2162 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[0\]~7 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[0\]~7" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2165 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[6\]~18 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[6\]~18" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2337 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[7\]~20 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[7\]~20" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2341 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[15\]~21 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[15\]~21" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2345 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[8\]~23 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[8\]~23" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2349 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[13\]~24 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[13\]~24" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2369 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[12\]~25 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[12\]~25" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2370 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|mux8:aluB_mux\|dout\[11\]~26 " "Destination node datapath:total_flow\|mux8:aluB_mux\|dout\[11\]~26" {  } { { "mux8.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/mux8.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2371 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1542930373682 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542930373682 ""}  } { { "next-state.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/next-state.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1442 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542930373682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node RST~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|tempreg_alu1:zero1_reg\|dout~3 " "Destination node datapath:total_flow\|tempreg_alu1:zero1_reg\|dout~3" {  } { { "tempreg1_no_flag.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/tempreg1_no_flag.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 1469 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[0\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[0\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 929 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[1\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[1\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 930 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[2\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[2\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 931 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[3\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[3\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 932 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[4\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[4\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 933 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[5\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[5\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 934 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[6\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[6\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 935 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[7\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[7\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 936 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:total_flow\|ir:instr_reg\|dout\[8\] " "Destination node datapath:total_flow\|ir:instr_reg\|dout\[8\]" {  } { { "ir.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/ir.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 937 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542930373682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1542930373682 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542930373682 ""}  } { { "RISC.vhd" "" { Text "/home/dimple/Downloads/Micro-21 Nov/RISC.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 0 { 0 ""} 0 2747 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542930373682 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542930374075 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542930374078 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542930374079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542930374085 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542930374091 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542930374097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542930374097 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542930374100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542930374102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542930374106 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542930374106 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542930374264 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542930374271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542930375394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542930376415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542930376443 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542930383767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542930383767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542930384358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.6% " "1e+03 ns of routing delay (approximately 2.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1542930389488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/dimple/Downloads/Micro-21 Nov/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542930390875 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542930390875 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1542930412321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542930642636 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542930642636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:17 " "Fitter routing operations ending: elapsed time is 00:04:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542930642637 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.63 " "Total time spent on timing analysis during the Fitter is 6.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542930642823 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542930642844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542930643481 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542930643482 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542930644275 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542930645083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1410 " "Peak virtual memory: 1410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542930646166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 05:20:46 2018 " "Processing ended: Fri Nov 23 05:20:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542930646166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:35 " "Elapsed time: 00:04:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542930646166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:35 " "Total CPU time (on all processors): 00:04:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542930646166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542930646166 ""}
