# system info my_sys_intel_noc_initiator_1 on 2023.10.06.15:23:55
system_info:
name,value
DEVICE,AGMF039R47A2E2VR0
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for my_sys_intel_noc_initiator_1 on 2023.10.06.15:23:55
files:
filepath,kind,attributes,module,is_top
sim/my_sys_intel_noc_initiator_1.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_intel_noc_initiator_1,true
intel_noc_initiator_110/sim/my_sys_intel_noc_initiator_1_intel_noc_initiator_110_kv2wdqq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_intel_noc_initiator_1_intel_noc_initiator_110_kv2wdqq,false
intel_noc_internal_initiator_202/sim/top_ready_latency_adp.sv,SYSTEM_VERILOG,,my_sys_intel_noc_initiator_1_intel_noc_internal_initiator_202_ikpwkgy,false
intel_noc_internal_initiator_202/sim/ff_macro_init.sv,SYSTEM_VERILOG,,my_sys_intel_noc_initiator_1_intel_noc_internal_initiator_202_ikpwkgy,false
intel_noc_internal_initiator_202/sim/ready_latency_adapter.sv,SYSTEM_VERILOG,,my_sys_intel_noc_initiator_1_intel_noc_internal_initiator_202_ikpwkgy,false
intel_noc_internal_initiator_202/sim/scfifo_s.sv,SYSTEM_VERILOG,,my_sys_intel_noc_initiator_1_intel_noc_internal_initiator_202_ikpwkgy,false
intel_noc_internal_initiator_202/sim/scfifo_s_normal.sv,SYSTEM_VERILOG,,my_sys_intel_noc_initiator_1_intel_noc_internal_initiator_202_ikpwkgy,false
intel_noc_internal_initiator_202/sim/scfifo_s_showahead.sv,SYSTEM_VERILOG,,my_sys_intel_noc_initiator_1_intel_noc_internal_initiator_202_ikpwkgy,false
intel_noc_internal_initiator_202/sim/add_a_b_s0_s1.sv,SYSTEM_VERILOG,,my_sys_intel_noc_initiator_1_intel_noc_internal_initiator_202_ikpwkgy,false
intel_noc_internal_initiator_202/sim/generic_mlab_sc.sv,SYSTEM_VERILOG,,my_sys_intel_noc_initiator_1_intel_noc_internal_initiator_202_ikpwkgy,false
intel_noc_internal_initiator_202/sim/my_sys_intel_noc_initiator_1_intel_noc_internal_initiator_202_ikpwkgy.sv,SYSTEM_VERILOG,,my_sys_intel_noc_initiator_1_intel_noc_internal_initiator_202_ikpwkgy,false
intel_axi4_user_adapter_110/sim/my_sys_intel_noc_initiator_1_intel_axi4_user_adapter_110_ierbsva.sv,SYSTEM_VERILOG,,my_sys_intel_noc_initiator_1_intel_axi4_user_adapter_110_ierbsva,false
intel_axi4_user_adapter_110/sim/cadence/intel_axi4_user_adapter.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,my_sys_intel_noc_initiator_1_intel_axi4_user_adapter_110_ierbsva,false
intel_axi4_user_adapter_110/sim/mentor/intel_axi4_user_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,my_sys_intel_noc_initiator_1_intel_axi4_user_adapter_110_ierbsva,false
intel_axi4_user_adapter_110/sim/synopsys/intel_axi4_user_adapter.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,my_sys_intel_noc_initiator_1_intel_axi4_user_adapter_110_ierbsva,false
intel_axi4_user_adapter_110/sim/aldec/intel_axi4_user_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,my_sys_intel_noc_initiator_1_intel_axi4_user_adapter_110_ierbsva,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
my_sys_intel_noc_initiator_1.intel_noc_initiator_0,my_sys_intel_noc_initiator_1_intel_noc_initiator_110_kv2wdqq
my_sys_intel_noc_initiator_1.intel_noc_initiator_0.iniu_0,my_sys_intel_noc_initiator_1_intel_noc_internal_initiator_202_ikpwkgy
my_sys_intel_noc_initiator_1.intel_noc_initiator_0.iniu_1,my_sys_intel_noc_initiator_1_intel_noc_internal_initiator_202_ikpwkgy
my_sys_intel_noc_initiator_1.intel_noc_initiator_0.user_adapter_0,my_sys_intel_noc_initiator_1_intel_axi4_user_adapter_110_ierbsva
my_sys_intel_noc_initiator_1.intel_noc_initiator_0.user_adapter_1,my_sys_intel_noc_initiator_1_intel_axi4_user_adapter_110_ierbsva
