{
  "module_name": "global1.h",
  "hash_id": "5182a19800c98221226a4d3411891026968527f3db1ecc7744f2b40e962fd352",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/dsa/mv88e6xxx/global1.h",
  "human_readable_source": " \n \n\n#ifndef _MV88E6XXX_GLOBAL1_H\n#define _MV88E6XXX_GLOBAL1_H\n\n#include \"chip.h\"\n\n \n#define MV88E6XXX_G1_STS\t\t\t\t0x00\n#define MV88E6352_G1_STS_PPU_STATE\t\t\t0x8000\n#define MV88E6185_G1_STS_PPU_STATE_MASK\t\t\t0xc000\n#define MV88E6185_G1_STS_PPU_STATE_DISABLED_RST\t\t0x0000\n#define MV88E6185_G1_STS_PPU_STATE_INITIALIZING\t\t0x4000\n#define MV88E6185_G1_STS_PPU_STATE_DISABLED\t\t0x8000\n#define MV88E6185_G1_STS_PPU_STATE_POLLING\t\t0xc000\n#define MV88E6XXX_G1_STS_INIT_READY\t\t\t0x0800\n#define MV88E6393X_G1_STS_IRQ_DEVICE_2\t\t\t9\n#define MV88E6XXX_G1_STS_IRQ_AVB\t\t\t8\n#define MV88E6XXX_G1_STS_IRQ_DEVICE\t\t\t7\n#define MV88E6XXX_G1_STS_IRQ_STATS\t\t\t6\n#define MV88E6XXX_G1_STS_IRQ_VTU_PROB\t\t\t5\n#define MV88E6XXX_G1_STS_IRQ_VTU_DONE\t\t\t4\n#define MV88E6XXX_G1_STS_IRQ_ATU_PROB\t\t\t3\n#define MV88E6XXX_G1_STS_IRQ_ATU_DONE\t\t\t2\n#define MV88E6XXX_G1_STS_IRQ_TCAM_DONE\t\t\t1\n#define MV88E6XXX_G1_STS_IRQ_EEPROM_DONE\t\t0\n\n \n#define MV88E6XXX_G1_MAC_01\t\t0x01\n#define MV88E6XXX_G1_MAC_23\t\t0x02\n#define MV88E6XXX_G1_MAC_45\t\t0x03\n\n \n#define MV88E6352_G1_ATU_FID\t\t0x01\n\n \n#define MV88E6352_G1_VTU_FID\t\t0x02\n#define MV88E6352_G1_VTU_FID_VID_POLICY\t0x1000\n#define MV88E6352_G1_VTU_FID_MASK\t0x0fff\n\n \n#define MV88E6352_G1_VTU_SID\t\t0x03\n#define MV88E6352_G1_VTU_SID_MASK\t0x3f\n\n \n#define MV88E6XXX_G1_CTL1\t\t\t0x04\n#define MV88E6XXX_G1_CTL1_SW_RESET\t\t0x8000\n#define MV88E6XXX_G1_CTL1_PPU_ENABLE\t\t0x4000\n#define MV88E6352_G1_CTL1_DISCARD_EXCESS\t0x2000\n#define MV88E6185_G1_CTL1_SCHED_PRIO\t\t0x0800\n#define MV88E6185_G1_CTL1_MAX_FRAME_1632\t0x0400\n#define MV88E6185_G1_CTL1_RELOAD_EEPROM\t\t0x0200\n#define MV88E6393X_G1_CTL1_DEVICE2_EN\t\t0x0200\n#define MV88E6XXX_G1_CTL1_DEVICE_EN\t\t0x0080\n#define MV88E6XXX_G1_CTL1_STATS_DONE_EN\t\t0x0040\n#define MV88E6XXX_G1_CTL1_VTU_PROBLEM_EN\t0x0020\n#define MV88E6XXX_G1_CTL1_VTU_DONE_EN\t\t0x0010\n#define MV88E6XXX_G1_CTL1_ATU_PROBLEM_EN\t0x0008\n#define MV88E6XXX_G1_CTL1_ATU_DONE_EN\t\t0x0004\n#define MV88E6XXX_G1_CTL1_TCAM_EN\t\t0x0002\n#define MV88E6XXX_G1_CTL1_EEPROM_DONE_EN\t0x0001\n\n \n#define MV88E6XXX_G1_VTU_OP\t\t\t0x05\n#define MV88E6XXX_G1_VTU_OP_BUSY\t\t0x8000\n#define MV88E6XXX_G1_VTU_OP_MASK\t\t0x7000\n#define MV88E6XXX_G1_VTU_OP_FLUSH_ALL\t\t0x1000\n#define MV88E6XXX_G1_VTU_OP_NOOP\t\t0x2000\n#define MV88E6XXX_G1_VTU_OP_VTU_LOAD_PURGE\t0x3000\n#define MV88E6XXX_G1_VTU_OP_VTU_GET_NEXT\t0x4000\n#define MV88E6XXX_G1_VTU_OP_STU_LOAD_PURGE\t0x5000\n#define MV88E6XXX_G1_VTU_OP_STU_GET_NEXT\t0x6000\n#define MV88E6XXX_G1_VTU_OP_GET_CLR_VIOLATION\t0x7000\n#define MV88E6XXX_G1_VTU_OP_MEMBER_VIOLATION\tBIT(6)\n#define MV88E6XXX_G1_VTU_OP_MISS_VIOLATION\tBIT(5)\n#define MV88E6XXX_G1_VTU_OP_SPID_MASK\t\t0xf\n\n \n#define MV88E6XXX_G1_VTU_VID\t\t0x06\n#define MV88E6XXX_G1_VTU_VID_MASK\t0x0fff\n#define MV88E6390_G1_VTU_VID_PAGE\t0x2000\n#define MV88E6XXX_G1_VTU_VID_VALID\t0x1000\n\n \n#define MV88E6XXX_G1_VTU_DATA1\t\t\t\t0x07\n#define MV88E6XXX_G1_VTU_DATA2\t\t\t\t0x08\n#define MV88E6XXX_G1_VTU_DATA3\t\t\t\t0x09\n#define MV88E6XXX_G1_VTU_STU_DATA_MASK\t\t\t0x0003\n#define MV88E6XXX_G1_VTU_DATA_MEMBER_TAG_UNMODIFIED\t0x0000\n#define MV88E6XXX_G1_VTU_DATA_MEMBER_TAG_UNTAGGED\t0x0001\n#define MV88E6XXX_G1_VTU_DATA_MEMBER_TAG_TAGGED\t\t0x0002\n#define MV88E6XXX_G1_VTU_DATA_MEMBER_TAG_NON_MEMBER\t0x0003\n#define MV88E6XXX_G1_STU_DATA_PORT_STATE_DISABLED\t0x0000\n#define MV88E6XXX_G1_STU_DATA_PORT_STATE_BLOCKING\t0x0001\n#define MV88E6XXX_G1_STU_DATA_PORT_STATE_LEARNING\t0x0002\n#define MV88E6XXX_G1_STU_DATA_PORT_STATE_FORWARDING\t0x0003\n\n \n#define MV88E6XXX_G1_ATU_CTL\t\t0x0a\n#define MV88E6XXX_G1_ATU_CTL_LEARN2ALL\t0x0008\n#define MV88E6161_G1_ATU_CTL_HASH_MASK\t0x0003\n\n \n#define MV88E6XXX_G1_ATU_OP\t\t\t\t0x0b\n#define MV88E6XXX_G1_ATU_OP_BUSY\t\t\t0x8000\n#define MV88E6XXX_G1_ATU_OP_MASK\t\t\t0x7000\n#define MV88E6XXX_G1_ATU_OP_NOOP\t\t\t0x0000\n#define MV88E6XXX_G1_ATU_OP_FLUSH_MOVE_ALL\t\t0x1000\n#define MV88E6XXX_G1_ATU_OP_FLUSH_MOVE_NON_STATIC\t0x2000\n#define MV88E6XXX_G1_ATU_OP_LOAD_DB\t\t\t0x3000\n#define MV88E6XXX_G1_ATU_OP_GET_NEXT_DB\t\t\t0x4000\n#define MV88E6XXX_G1_ATU_OP_FLUSH_MOVE_ALL_DB\t\t0x5000\n#define MV88E6XXX_G1_ATU_OP_FLUSH_MOVE_NON_STATIC_DB\t0x6000\n#define MV88E6XXX_G1_ATU_OP_GET_CLR_VIOLATION\t\t0x7000\n#define MV88E6XXX_G1_ATU_OP_AGE_OUT_VIOLATION\t\tBIT(7)\n#define MV88E6XXX_G1_ATU_OP_MEMBER_VIOLATION\t\tBIT(6)\n#define MV88E6XXX_G1_ATU_OP_MISS_VIOLATION\t\tBIT(5)\n#define MV88E6XXX_G1_ATU_OP_FULL_VIOLATION\t\tBIT(4)\n\n \n#define MV88E6XXX_G1_ATU_DATA\t\t\t\t\t0x0c\n#define MV88E6XXX_G1_ATU_DATA_TRUNK\t\t\t\t0x8000\n#define MV88E6XXX_G1_ATU_DATA_TRUNK_ID_MASK\t\t\t0x00f0\n#define MV88E6XXX_G1_ATU_DATA_PORT_VECTOR_MASK\t\t\t0x3ff0\n#define MV88E6XXX_G1_ATU_DATA_STATE_MASK\t\t\t0x000f\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_UNUSED\t\t\t0x0000\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_AGE_1_OLDEST\t\t0x0001\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_AGE_2\t\t\t0x0002\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_AGE_3\t\t\t0x0003\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_AGE_4\t\t\t0x0004\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_AGE_5\t\t\t0x0005\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_AGE_6\t\t\t0x0006\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_AGE_7_NEWEST\t\t0x0007\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_STATIC_POLICY\t\t0x0008\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_STATIC_POLICY_PO\t\t0x0009\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_STATIC_AVB_NRL\t\t0x000a\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_STATIC_AVB_NRL_PO\t0x000b\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_STATIC_DA_MGMT\t\t0x000c\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_STATIC_DA_MGMT_PO\t0x000d\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_STATIC\t\t\t0x000e\n#define MV88E6XXX_G1_ATU_DATA_STATE_UC_STATIC_PO\t\t0x000f\n#define MV88E6XXX_G1_ATU_DATA_STATE_MC_UNUSED\t\t\t0x0000\n#define MV88E6XXX_G1_ATU_DATA_STATE_MC_STATIC_POLICY\t\t0x0004\n#define MV88E6XXX_G1_ATU_DATA_STATE_MC_STATIC_AVB_NRL\t\t0x0005\n#define MV88E6XXX_G1_ATU_DATA_STATE_MC_STATIC_DA_MGMT\t\t0x0006\n#define MV88E6XXX_G1_ATU_DATA_STATE_MC_STATIC\t\t\t0x0007\n#define MV88E6XXX_G1_ATU_DATA_STATE_MC_STATIC_POLICY_PO\t\t0x000c\n#define MV88E6XXX_G1_ATU_DATA_STATE_MC_STATIC_AVB_NRL_PO\t0x000d\n#define MV88E6XXX_G1_ATU_DATA_STATE_MC_STATIC_DA_MGMT_PO\t0x000e\n#define MV88E6XXX_G1_ATU_DATA_STATE_MC_STATIC_PO\t\t0x000f\n\n \n#define MV88E6XXX_G1_ATU_MAC01\t\t0x0d\n#define MV88E6XXX_G1_ATU_MAC23\t\t0x0e\n#define MV88E6XXX_G1_ATU_MAC45\t\t0x0f\n\n \n#define MV88E6XXX_G1_IP_PRI_0\t0x10\n#define MV88E6XXX_G1_IP_PRI_1\t0x11\n#define MV88E6XXX_G1_IP_PRI_2\t0x12\n#define MV88E6XXX_G1_IP_PRI_3\t0x13\n#define MV88E6XXX_G1_IP_PRI_4\t0x14\n#define MV88E6XXX_G1_IP_PRI_5\t0x15\n#define MV88E6XXX_G1_IP_PRI_6\t0x16\n#define MV88E6XXX_G1_IP_PRI_7\t0x17\n\n \n#define MV88E6XXX_G1_IEEE_PRI\t0x18\n\n \n#define MV88E6185_G1_CORE_TAG_TYPE\t0x19\n\n \n#define MV88E6185_G1_MONITOR_CTL\t\t\t0x1a\n#define MV88E6185_G1_MONITOR_CTL_INGRESS_DEST_MASK\t0xf000\n#define MV88E6185_G1_MONITOR_CTL_EGRESS_DEST_MASK\t0x0f00\n#define MV88E6185_G1_MONITOR_CTL_ARP_DEST_MASK\t        0x00f0\n#define MV88E6352_G1_MONITOR_CTL_CPU_DEST_MASK\t        0x00f0\n#define MV88E6352_G1_MONITOR_CTL_MIRROR_DEST_MASK\t0x000f\n\n \n#define MV88E6390_G1_MONITOR_MGMT_CTL\t\t\t\t0x1a\n#define MV88E6390_G1_MONITOR_MGMT_CTL_UPDATE\t\t\t0x8000\n#define MV88E6390_G1_MONITOR_MGMT_CTL_PTR_MASK\t\t\t0x3f00\n#define MV88E6390_G1_MONITOR_MGMT_CTL_PTR_0180C200000XLO\t0x0000\n#define MV88E6390_G1_MONITOR_MGMT_CTL_PTR_0180C200000XHI\t0x0100\n#define MV88E6390_G1_MONITOR_MGMT_CTL_PTR_0180C200002XLO\t0x0200\n#define MV88E6390_G1_MONITOR_MGMT_CTL_PTR_0180C200002XHI\t0x0300\n#define MV88E6390_G1_MONITOR_MGMT_CTL_PTR_INGRESS_DEST\t\t0x2000\n#define MV88E6390_G1_MONITOR_MGMT_CTL_PTR_EGRESS_DEST\t\t0x2100\n#define MV88E6390_G1_MONITOR_MGMT_CTL_PTR_CPU_DEST\t\t0x3000\n#define MV88E6390_G1_MONITOR_MGMT_CTL_PTR_PTP_CPU_DEST\t\t0x3200\n#define MV88E6390_G1_MONITOR_MGMT_CTL_PTR_CPU_DEST_MGMTPRI\t0x00e0\n#define MV88E6390_G1_MONITOR_MGMT_CTL_DATA_MASK\t\t\t0x00ff\n\n \n#define MV88E6XXX_G1_CTL2\t\t\t0x1c\n#define MV88E6185_G1_CTL2_CASCADE_PORT_MASK\t0xf000\n#define MV88E6185_G1_CTL2_CASCADE_PORT_NONE\t0xe000\n#define MV88E6185_G1_CTL2_CASCADE_PORT_MULTI\t0xf000\n#define MV88E6352_G1_CTL2_HEADER_TYPE_MASK\t0xc000\n#define MV88E6352_G1_CTL2_HEADER_TYPE_ORIG\t0x0000\n#define MV88E6352_G1_CTL2_HEADER_TYPE_MGMT\t0x4000\n#define MV88E6390_G1_CTL2_HEADER_TYPE_LAG\t0x8000\n#define MV88E6352_G1_CTL2_RMU_MODE_MASK\t\t0x3000\n#define MV88E6352_G1_CTL2_RMU_MODE_DISABLED\t0x0000\n#define MV88E6352_G1_CTL2_RMU_MODE_PORT_4\t0x1000\n#define MV88E6352_G1_CTL2_RMU_MODE_PORT_5\t0x2000\n#define MV88E6352_G1_CTL2_RMU_MODE_PORT_6\t0x3000\n#define MV88E6085_G1_CTL2_DA_CHECK\t\t0x4000\n#define MV88E6085_G1_CTL2_P10RM\t\t\t0x2000\n#define MV88E6085_G1_CTL2_RM_ENABLE\t\t0x1000\n#define MV88E6352_G1_CTL2_DA_CHECK\t\t0x0800\n#define MV88E6390_G1_CTL2_RMU_MODE_MASK\t\t0x0700\n#define MV88E6390_G1_CTL2_RMU_MODE_PORT_0\t0x0000\n#define MV88E6390_G1_CTL2_RMU_MODE_PORT_1\t0x0100\n#define MV88E6390_G1_CTL2_RMU_MODE_PORT_9\t0x0200\n#define MV88E6390_G1_CTL2_RMU_MODE_PORT_10\t0x0300\n#define MV88E6390_G1_CTL2_RMU_MODE_ALL_DSA\t0x0600\n#define MV88E6390_G1_CTL2_RMU_MODE_DISABLED\t0x0700\n#define MV88E6390_G1_CTL2_HIST_MODE_MASK\t0x00c0\n#define MV88E6390_G1_CTL2_HIST_MODE_RX\t\t0x0040\n#define MV88E6390_G1_CTL2_HIST_MODE_TX\t\t0x0080\n#define MV88E6352_G1_CTL2_CTR_MODE_MASK\t\t0x0060\n#define MV88E6390_G1_CTL2_CTR_MODE\t\t0x0020\n#define MV88E6XXX_G1_CTL2_DEVICE_NUMBER_MASK\t0x001f\n\n \n#define MV88E6XXX_G1_STATS_OP\t\t\t0x1d\n#define MV88E6XXX_G1_STATS_OP_BUSY\t\t0x8000\n#define MV88E6XXX_G1_STATS_OP_NOP\t\t0x0000\n#define MV88E6XXX_G1_STATS_OP_FLUSH_ALL\t\t0x1000\n#define MV88E6XXX_G1_STATS_OP_FLUSH_PORT\t0x2000\n#define MV88E6XXX_G1_STATS_OP_READ_CAPTURED\t0x4000\n#define MV88E6XXX_G1_STATS_OP_CAPTURE_PORT\t0x5000\n#define MV88E6XXX_G1_STATS_OP_HIST_RX\t\t0x0400\n#define MV88E6XXX_G1_STATS_OP_HIST_TX\t\t0x0800\n#define MV88E6XXX_G1_STATS_OP_HIST_RX_TX\t0x0c00\n#define MV88E6XXX_G1_STATS_OP_BANK_1_BIT_9\t0x0200\n#define MV88E6XXX_G1_STATS_OP_BANK_1_BIT_10\t0x0400\n\n \n#define MV88E6XXX_G1_STATS_COUNTER_32\t0x1e\n#define MV88E6XXX_G1_STATS_COUNTER_01\t0x1f\n\nint mv88e6xxx_g1_read(struct mv88e6xxx_chip *chip, int reg, u16 *val);\nint mv88e6xxx_g1_write(struct mv88e6xxx_chip *chip, int reg, u16 val);\nint mv88e6xxx_g1_wait_bit(struct mv88e6xxx_chip *chip, int reg, int\n\t\t\t  bit, int val);\nint mv88e6xxx_g1_wait_mask(struct mv88e6xxx_chip *chip, int reg,\n\t\t\t   u16 mask, u16 val);\n\nint mv88e6xxx_g1_set_switch_mac(struct mv88e6xxx_chip *chip, u8 *addr);\n\nint mv88e6185_g1_reset(struct mv88e6xxx_chip *chip);\nint mv88e6352_g1_reset(struct mv88e6xxx_chip *chip);\nint mv88e6250_g1_reset(struct mv88e6xxx_chip *chip);\n\nint mv88e6185_g1_ppu_enable(struct mv88e6xxx_chip *chip);\nint mv88e6185_g1_ppu_disable(struct mv88e6xxx_chip *chip);\n\nint mv88e6185_g1_set_max_frame_size(struct mv88e6xxx_chip *chip, int mtu);\n\nint mv88e6xxx_g1_stats_snapshot(struct mv88e6xxx_chip *chip, int port);\nint mv88e6320_g1_stats_snapshot(struct mv88e6xxx_chip *chip, int port);\nint mv88e6390_g1_stats_snapshot(struct mv88e6xxx_chip *chip, int port);\nint mv88e6095_g1_stats_set_histogram(struct mv88e6xxx_chip *chip);\nint mv88e6390_g1_stats_set_histogram(struct mv88e6xxx_chip *chip);\nvoid mv88e6xxx_g1_stats_read(struct mv88e6xxx_chip *chip, int stat, u32 *val);\nint mv88e6xxx_g1_stats_clear(struct mv88e6xxx_chip *chip);\nint mv88e6095_g1_set_egress_port(struct mv88e6xxx_chip *chip,\n\t\t\t\t enum mv88e6xxx_egress_direction direction,\n\t\t\t\t int port);\nint mv88e6390_g1_set_egress_port(struct mv88e6xxx_chip *chip,\n\t\t\t\t enum mv88e6xxx_egress_direction direction,\n\t\t\t\t int port);\nint mv88e6095_g1_set_cpu_port(struct mv88e6xxx_chip *chip, int port);\nint mv88e6390_g1_set_cpu_port(struct mv88e6xxx_chip *chip, int port);\nint mv88e6390_g1_set_ptp_cpu_port(struct mv88e6xxx_chip *chip, int port);\nint mv88e6390_g1_mgmt_rsvd2cpu(struct mv88e6xxx_chip *chip);\n\nint mv88e6085_g1_ip_pri_map(struct mv88e6xxx_chip *chip);\n\nint mv88e6085_g1_ieee_pri_map(struct mv88e6xxx_chip *chip);\nint mv88e6250_g1_ieee_pri_map(struct mv88e6xxx_chip *chip);\n\nint mv88e6185_g1_set_cascade_port(struct mv88e6xxx_chip *chip, int port);\n\nint mv88e6085_g1_rmu_disable(struct mv88e6xxx_chip *chip);\nint mv88e6352_g1_rmu_disable(struct mv88e6xxx_chip *chip);\nint mv88e6390_g1_rmu_disable(struct mv88e6xxx_chip *chip);\n\nint mv88e6xxx_g1_set_device_number(struct mv88e6xxx_chip *chip, int index);\n\nint mv88e6xxx_g1_atu_set_learn2all(struct mv88e6xxx_chip *chip, bool learn2all);\nint mv88e6xxx_g1_atu_set_age_time(struct mv88e6xxx_chip *chip,\n\t\t\t\t  unsigned int msecs);\nint mv88e6xxx_g1_atu_getnext(struct mv88e6xxx_chip *chip, u16 fid,\n\t\t\t     struct mv88e6xxx_atu_entry *entry);\nint mv88e6xxx_g1_atu_loadpurge(struct mv88e6xxx_chip *chip, u16 fid,\n\t\t\t       struct mv88e6xxx_atu_entry *entry);\nint mv88e6xxx_g1_atu_flush(struct mv88e6xxx_chip *chip, u16 fid, bool all);\nint mv88e6xxx_g1_atu_remove(struct mv88e6xxx_chip *chip, u16 fid, int port,\n\t\t\t    bool all);\nint mv88e6xxx_g1_atu_prob_irq_setup(struct mv88e6xxx_chip *chip);\nvoid mv88e6xxx_g1_atu_prob_irq_free(struct mv88e6xxx_chip *chip);\nint mv88e6165_g1_atu_get_hash(struct mv88e6xxx_chip *chip, u8 *hash);\nint mv88e6165_g1_atu_set_hash(struct mv88e6xxx_chip *chip, u8 hash);\n\nint mv88e6xxx_g1_vtu_getnext(struct mv88e6xxx_chip *chip,\n\t\t\t     struct mv88e6xxx_vtu_entry *entry);\nint mv88e6185_g1_vtu_getnext(struct mv88e6xxx_chip *chip,\n\t\t\t     struct mv88e6xxx_vtu_entry *entry);\nint mv88e6185_g1_vtu_loadpurge(struct mv88e6xxx_chip *chip,\n\t\t\t       struct mv88e6xxx_vtu_entry *entry);\nint mv88e6352_g1_vtu_getnext(struct mv88e6xxx_chip *chip,\n\t\t\t     struct mv88e6xxx_vtu_entry *entry);\nint mv88e6352_g1_vtu_loadpurge(struct mv88e6xxx_chip *chip,\n\t\t\t       struct mv88e6xxx_vtu_entry *entry);\nint mv88e6390_g1_vtu_getnext(struct mv88e6xxx_chip *chip,\n\t\t\t     struct mv88e6xxx_vtu_entry *entry);\nint mv88e6390_g1_vtu_loadpurge(struct mv88e6xxx_chip *chip,\n\t\t\t       struct mv88e6xxx_vtu_entry *entry);\nint mv88e6xxx_g1_vtu_flush(struct mv88e6xxx_chip *chip);\nint mv88e6xxx_g1_stu_getnext(struct mv88e6xxx_chip *chip,\n\t\t\t     struct mv88e6xxx_stu_entry *entry);\nint mv88e6352_g1_stu_getnext(struct mv88e6xxx_chip *chip,\n\t\t\t     struct mv88e6xxx_stu_entry *entry);\nint mv88e6352_g1_stu_loadpurge(struct mv88e6xxx_chip *chip,\n\t\t\t       struct mv88e6xxx_stu_entry *entry);\nint mv88e6390_g1_stu_getnext(struct mv88e6xxx_chip *chip,\n\t\t\t     struct mv88e6xxx_stu_entry *entry);\nint mv88e6390_g1_stu_loadpurge(struct mv88e6xxx_chip *chip,\n\t\t\t       struct mv88e6xxx_stu_entry *entry);\nint mv88e6xxx_g1_vtu_prob_irq_setup(struct mv88e6xxx_chip *chip);\nvoid mv88e6xxx_g1_vtu_prob_irq_free(struct mv88e6xxx_chip *chip);\nint mv88e6xxx_g1_atu_get_next(struct mv88e6xxx_chip *chip, u16 fid);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}