Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 31 19:07:26 2018
| Host         : SKY-20170207CJV running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file thinpad_top_control_sets_placed.rpt
| Design       : thinpad_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|      4 |            1 |
|      6 |            1 |
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            1 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------+------------------+------------------+----------------+
|       Clock Signal       |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------+------------------+------------------+----------------+
|  clk_50M_IBUF_BUFG       | controller/OE_i_1_n_0       | reset_btn_IBUF   |                1 |              2 |
|  clk_50M_IBUF_BUFG       | controller/rdn_i_1_n_0      | reset_btn_IBUF   |                1 |              2 |
|  clk_50M_IBUF_BUFG       | controller/WE0              | reset_btn_IBUF   |                1 |              2 |
|  clk_50M_IBUF_BUFG       | controller/CE_i_1_n_0       | reset_btn_IBUF   |                1 |              2 |
|  clk_50M_IBUF_BUFG       | controller/wrn              | reset_btn_IBUF   |                1 |              2 |
| ~controller/dpy0_OBUF[0] |                             |                  |                1 |              4 |
|  clk_50M_IBUF_BUFG       | controller/state[2]_i_1_n_0 | reset_btn_IBUF   |                2 |              6 |
|  clk_50M_IBUF_BUFG       |                             |                  |                2 |              8 |
|  clk_50M_IBUF_BUFG       | controller/data[7]_i_1_n_0  |                  |                1 |             16 |
|  clk_50M_IBUF_BUFG       | controller/p_0_out[7]       | reset_btn_IBUF   |                2 |             16 |
|  controller/dpy0_OBUF[0] |                             |                  |                2 |             22 |
+--------------------------+-----------------------------+------------------+------------------+----------------+


