# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../addressalu.v" \
"../../../../alu.v" \
"../../../../cpu.v" \
"../../../../cpu_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
