// Seed: 577771576
module module_0 (
    inout  id_0,
    input  id_1,
    output id_2
);
  reg   id_3;
  logic id_4;
  wor   id_5;
  always @(posedge id_0 / id_5[1]) begin
    id_4 = 1;
    id_3 <= 1;
  end
endmodule
