# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: D:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/NTT_axi_pcie3_0_0.xci
# IP: The module: 'NTT_axi_pcie3_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_0/axi_pcie3_v3_0_9_blk_mem_gen_v8_3_6_64B_parity.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==axi_pcie3_v3_0_9_blk_mem_gen_v8_3_6_64B_parity || ORIG_REF_NAME==axi_pcie3_v3_0_9_blk_mem_gen_v8_3_6_64B_parity} -quiet] -quiet

# IP: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_1/axi_pcie3_v3_0_9_fifo_generator_v13_1_4_64B_parity.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==axi_pcie3_v3_0_9_fifo_generator_v13_1_4_64B_parity || ORIG_REF_NAME==axi_pcie3_v3_0_9_fifo_generator_v13_1_4_64B_parity} -quiet] -quiet

# IP: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_2/NTT_axi_pcie3_0_0_pcie3_ip.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==NTT_axi_pcie3_0_0_pcie3_ip || ORIG_REF_NAME==NTT_axi_pcie3_0_0_pcie3_ip} -quiet] -quiet

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_0/axi_pcie3_v3_0_9_blk_mem_gen_v8_3_6_64B_parity_ooc.xdc

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_1/axi_pcie3_v3_0_9_fifo_generator_v13_1_4_64B_parity.xdc
set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==axi_pcie3_v3_0_9_fifo_generator_v13_1_4_64B_parity || ORIG_REF_NAME==axi_pcie3_v3_0_9_fifo_generator_v13_1_4_64B_parity} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_2/source/NTT_axi_pcie3_0_0_pcie3_ip-PCIE_X0Y0.xdc
set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==NTT_axi_pcie3_0_0_pcie3_ip || ORIG_REF_NAME==NTT_axi_pcie3_0_0_pcie3_ip} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_2/synth/NTT_axi_pcie3_0_0_pcie3_ip_ooc.xdc

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/NTT_axi_pcie3_0_0_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'NTT_axi_pcie3_0_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/source/NTT_axi_pcie3_0_0_apcie3_7vx_ip_xdc.xdc
# XDC: The top module name and the constraint reference have the same name: 'NTT_axi_pcie3_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/synth/NTT_axi_pcie3_0_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'NTT_axi_pcie3_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: D:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/NTT_axi_pcie3_0_0.xci
# IP: The module: 'NTT_axi_pcie3_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_0/axi_pcie3_v3_0_9_blk_mem_gen_v8_3_6_64B_parity.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==axi_pcie3_v3_0_9_blk_mem_gen_v8_3_6_64B_parity || ORIG_REF_NAME==axi_pcie3_v3_0_9_blk_mem_gen_v8_3_6_64B_parity} -quiet] -quiet

# IP: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_1/axi_pcie3_v3_0_9_fifo_generator_v13_1_4_64B_parity.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==axi_pcie3_v3_0_9_fifo_generator_v13_1_4_64B_parity || ORIG_REF_NAME==axi_pcie3_v3_0_9_fifo_generator_v13_1_4_64B_parity} -quiet] -quiet

# IP: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_2/NTT_axi_pcie3_0_0_pcie3_ip.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==NTT_axi_pcie3_0_0_pcie3_ip || ORIG_REF_NAME==NTT_axi_pcie3_0_0_pcie3_ip} -quiet] -quiet

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_0/axi_pcie3_v3_0_9_blk_mem_gen_v8_3_6_64B_parity_ooc.xdc

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_1/axi_pcie3_v3_0_9_fifo_generator_v13_1_4_64B_parity.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==axi_pcie3_v3_0_9_fifo_generator_v13_1_4_64B_parity || ORIG_REF_NAME==axi_pcie3_v3_0_9_fifo_generator_v13_1_4_64B_parity} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_2/source/NTT_axi_pcie3_0_0_pcie3_ip-PCIE_X0Y0.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==NTT_axi_pcie3_0_0_pcie3_ip || ORIG_REF_NAME==NTT_axi_pcie3_0_0_pcie3_ip} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/ip_2/synth/NTT_axi_pcie3_0_0_pcie3_ip_ooc.xdc

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/NTT_axi_pcie3_0_0_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'NTT_axi_pcie3_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/source/NTT_axi_pcie3_0_0_apcie3_7vx_ip_xdc.xdc
# XDC: The top module name and the constraint reference have the same name: 'NTT_axi_pcie3_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/bd/NTT/ip/NTT_axi_pcie3_0_0/synth/NTT_axi_pcie3_0_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'NTT_axi_pcie3_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
