Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 10 15:50:10 2019
| Host         : NEW-81CKO7BCL2P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 631 register/latch pins with no clock driven by root clock pin: CLK_DIVIDER_ON_SET.CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1715 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.279        0.000                      0                  173        0.119        0.000                      0                  173        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.279        0.000                      0                  173        0.119        0.000                      0                  173        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 RX_MSF1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_MSF2_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.719     5.322    CLK_undiv_IBUF_BUFG
    SLICE_X83Y81         FDSE                                         r  RX_MSF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDSE (Prop_fdse_C_Q)         0.456     5.778 r  RX_MSF1_reg/Q
                         net (fo=1, routed)           0.190     5.968    RX_MSF1
    SLICE_X83Y81         FDSE                                         r  RX_MSF2_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    E3                                                0.000     1.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     1.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411     2.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.600     6.023    CLK_undiv_IBUF_BUFG
    SLICE_X83Y81         FDSE                                         r  RX_MSF2_reg/C
                         clock pessimism              0.299     6.322    
                         clock uncertainty           -0.035     6.286    
    SLICE_X83Y81         FDSE (Setup_fdse_C_D)       -0.040     6.246    RX_MSF2_reg
  -------------------------------------------------------------------
                         required time                          6.246    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.394ns (45.133%)  route 2.910ns (54.867%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.630     5.233    CLK_undiv_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.642     6.330    sevenseg_counter_reg[0]
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.910 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.910    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.024    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.138    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.451 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.196     8.647    Wrapper1/sel0[0]
    SLICE_X71Y92         LUT6 (Prop_lut6_I4_O)        0.306     8.953 r  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     8.953    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X71Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     9.165 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           1.073    10.238    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.299    10.537 r  Wrapper1/SevenSegCat[3]_i_1/O
                         net (fo=1, routed)           0.000    10.537    Wrapper1_n_4
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.595    15.018    CLK_undiv_IBUF_BUFG
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[3]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X73Y93         FDRE (Setup_fdre_C_D)        0.032    15.273    SevenSegCat_reg[3]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 2.394ns (45.175%)  route 2.905ns (54.825%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.630     5.233    CLK_undiv_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.642     6.330    sevenseg_counter_reg[0]
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.910 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.910    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.024    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.138    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.451 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.196     8.647    Wrapper1/sel0[0]
    SLICE_X71Y92         LUT6 (Prop_lut6_I4_O)        0.306     8.953 r  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     8.953    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X71Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     9.165 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           1.068    10.233    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.299    10.532 r  Wrapper1/SevenSegCat[1]_i_1/O
                         net (fo=1, routed)           0.000    10.532    Wrapper1_n_6
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.595    15.018    CLK_undiv_IBUF_BUFG
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[1]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X73Y93         FDRE (Setup_fdre_C_D)        0.031    15.272    SevenSegCat_reg[1]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 2.394ns (45.269%)  route 2.894ns (54.731%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.630     5.233    CLK_undiv_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.642     6.330    sevenseg_counter_reg[0]
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.910 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.910    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.024    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.138    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.451 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.196     8.647    Wrapper1/sel0[0]
    SLICE_X71Y92         LUT6 (Prop_lut6_I4_O)        0.306     8.953 r  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     8.953    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X71Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     9.165 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           1.057    10.222    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.299    10.521 r  Wrapper1/SevenSegCat[0]_i_1/O
                         net (fo=1, routed)           0.000    10.521    Wrapper1_n_7
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.595    15.018    CLK_undiv_IBUF_BUFG
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[0]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X73Y93         FDRE (Setup_fdre_C_D)        0.031    15.272    SevenSegCat_reg[0]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 2.419ns (45.390%)  route 2.910ns (54.610%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.630     5.233    CLK_undiv_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.642     6.330    sevenseg_counter_reg[0]
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.910 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.910    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.024    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.138    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.451 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.196     8.647    Wrapper1/sel0[0]
    SLICE_X71Y92         LUT6 (Prop_lut6_I4_O)        0.306     8.953 r  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     8.953    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X71Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     9.165 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           1.073    10.238    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.324    10.562 r  Wrapper1/SevenSegCat[5]_i_1/O
                         net (fo=1, routed)           0.000    10.562    Wrapper1_n_2
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.595    15.018    CLK_undiv_IBUF_BUFG
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[5]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X73Y93         FDRE (Setup_fdre_C_D)        0.075    15.316    SevenSegCat_reg[5]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 2.424ns (45.484%)  route 2.905ns (54.516%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.630     5.233    CLK_undiv_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.642     6.330    sevenseg_counter_reg[0]
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.910 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.910    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.024    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.138    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.451 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.196     8.647    Wrapper1/sel0[0]
    SLICE_X71Y92         LUT6 (Prop_lut6_I4_O)        0.306     8.953 r  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     8.953    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X71Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     9.165 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           1.068    10.233    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.329    10.562 r  Wrapper1/SevenSegCat[2]_i_1/O
                         net (fo=1, routed)           0.000    10.562    Wrapper1_n_5
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.595    15.018    CLK_undiv_IBUF_BUFG
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[2]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X73Y93         FDRE (Setup_fdre_C_D)        0.075    15.316    SevenSegCat_reg[2]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 2.422ns (45.558%)  route 2.894ns (54.442%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.630     5.233    CLK_undiv_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.642     6.330    sevenseg_counter_reg[0]
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.910 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.910    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.024    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.138    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.451 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.196     8.647    Wrapper1/sel0[0]
    SLICE_X71Y92         LUT6 (Prop_lut6_I4_O)        0.306     8.953 r  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     8.953    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X71Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     9.165 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           1.057    10.222    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.327    10.549 r  Wrapper1/SevenSegCat[6]_i_1/O
                         net (fo=1, routed)           0.000    10.549    Wrapper1_n_1
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.595    15.018    CLK_undiv_IBUF_BUFG
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[6]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X73Y93         FDRE (Setup_fdre_C_D)        0.075    15.316    SevenSegCat_reg[6]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 2.394ns (47.253%)  route 2.672ns (52.747%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.630     5.233    CLK_undiv_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.642     6.330    sevenseg_counter_reg[0]
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.910 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.910    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.024    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.138    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.451 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.196     8.647    Wrapper1/sel0[0]
    SLICE_X71Y92         LUT6 (Prop_lut6_I4_O)        0.306     8.953 f  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     8.953    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X71Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     9.165 f  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           0.835    10.000    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.299    10.299 r  Wrapper1/SevenSegCat[4]_i_1/O
                         net (fo=1, routed)           0.000    10.299    Wrapper1_n_3
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.595    15.018    CLK_undiv_IBUF_BUFG
    SLICE_X73Y93         FDRE                                         r  SevenSegCat_reg[4]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X73Y93         FDRE (Setup_fdre_C_D)        0.029    15.270    SevenSegCat_reg[4]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 2.015ns (46.204%)  route 2.346ns (53.796%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.630     5.233    CLK_undiv_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.642     6.330    sevenseg_counter_reg[0]
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.910 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.910    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.024    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.138    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.586 r  SevenSegAn_reg[7]_i_3/O[1]
                         net (fo=12, routed)          1.704     9.291    sel0[2]
    SLICE_X71Y92         LUT3 (Prop_lut3_I0_O)        0.303     9.594 r  SevenSegAn[1]_i_1/O
                         net (fo=1, routed)           0.000     9.594    SevenSegAn[1]_i_1_n_0
    SLICE_X71Y92         FDRE                                         r  SevenSegAn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.511    14.934    CLK_undiv_IBUF_BUFG
    SLICE_X71Y92         FDRE                                         r  SevenSegAn_reg[1]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X71Y92         FDRE (Setup_fdre_C_D)        0.032    15.189    SevenSegAn_reg[1]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 2.041ns (46.523%)  route 2.346ns (53.477%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.630     5.233    CLK_undiv_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.642     6.330    sevenseg_counter_reg[0]
    SLICE_X65Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.910 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.910    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.024    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.138    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.586 f  SevenSegAn_reg[7]_i_3/O[1]
                         net (fo=12, routed)          1.704     9.291    sel0[2]
    SLICE_X71Y92         LUT3 (Prop_lut3_I2_O)        0.329     9.620 r  SevenSegAn[5]_i_1/O
                         net (fo=1, routed)           0.000     9.620    SevenSegAn[5]_i_1_n_0
    SLICE_X71Y92         FDRE                                         r  SevenSegAn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.511    14.934    CLK_undiv_IBUF_BUFG
    SLICE_X71Y92         FDRE                                         r  SevenSegAn_reg[5]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X71Y92         FDRE (Setup_fdre_C_D)        0.075    15.232    SevenSegAn_reg[5]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 RX_MSF1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_MSF2_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.599     1.518    CLK_undiv_IBUF_BUFG
    SLICE_X83Y81         FDSE                                         r  RX_MSF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDSE (Prop_fdse_C_Q)         0.141     1.659 r  RX_MSF1_reg/Q
                         net (fo=1, routed)           0.056     1.715    RX_MSF1
    SLICE_X83Y81         FDSE                                         r  RX_MSF2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.869     2.034    CLK_undiv_IBUF_BUFG
    SLICE_X83Y81         FDSE                                         r  RX_MSF2_reg/C
                         clock pessimism             -0.515     1.518    
    SLICE_X83Y81         FDSE (Hold_fdse_C_D)         0.078     1.596    RX_MSF2_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UART1/FSM_sequential_uart_tx_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.593     1.512    UART1/CLK
    SLICE_X79Y81         FDCE                                         r  UART1/FSM_sequential_uart_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  UART1/FSM_sequential_uart_tx_state_reg[0]/Q
                         net (fo=12, routed)          0.103     1.757    UART1/uart_tx_state[0]
    SLICE_X78Y81         LUT5 (Prop_lut5_I3_O)        0.045     1.802 r  UART1/uart_tx_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    UART1/uart_tx_count[0]_i_1_n_0
    SLICE_X78Y81         FDCE                                         r  UART1/uart_tx_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.863     2.028    UART1/CLK
    SLICE_X78Y81         FDCE                                         r  UART1/uart_tx_count_reg[0]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X78Y81         FDCE (Hold_fdce_C_D)         0.121     1.646    UART1/uart_tx_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 UART1/oversample_baud_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/oversample_baud_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.435%)  route 0.107ns (36.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.600     1.519    UART1/CLK
    SLICE_X85Y82         FDCE                                         r  UART1/oversample_baud_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDCE (Prop_fdce_C_Q)         0.141     1.660 f  UART1/oversample_baud_counter_reg[6]/Q
                         net (fo=8, routed)           0.107     1.768    UART1/oversample_baud_counter[6]
    SLICE_X84Y82         LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  UART1/oversample_baud_tick_i_1/O
                         net (fo=1, routed)           0.000     1.813    UART1/oversample_baud_tick
    SLICE_X84Y82         FDCE                                         r  UART1/oversample_baud_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.870     2.035    UART1/CLK
    SLICE_X84Y82         FDCE                                         r  UART1/oversample_baud_tick_reg/C
                         clock pessimism             -0.502     1.532    
    SLICE_X84Y82         FDCE (Hold_fdce_C_D)         0.121     1.653    UART1/oversample_baud_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UART1/oversample_baud_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/oversample_baud_counter_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.006%)  route 0.109ns (36.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.600     1.519    UART1/CLK
    SLICE_X85Y82         FDCE                                         r  UART1/oversample_baud_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  UART1/oversample_baud_counter_reg[6]/Q
                         net (fo=8, routed)           0.109     1.770    UART1/oversample_baud_counter[6]
    SLICE_X84Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  UART1/oversample_baud_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.815    UART1/oversample_baud_counter_1[9]
    SLICE_X84Y82         FDPE                                         r  UART1/oversample_baud_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.870     2.035    UART1/CLK
    SLICE_X84Y82         FDPE                                         r  UART1/oversample_baud_counter_reg[9]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X84Y82         FDPE (Hold_fdpe_C_D)         0.121     1.653    UART1/oversample_baud_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 UART1/oversample_baud_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/oversample_baud_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.600     1.519    UART1/CLK
    SLICE_X85Y82         FDCE                                         r  UART1/oversample_baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  UART1/oversample_baud_counter_reg[5]/Q
                         net (fo=8, routed)           0.110     1.771    UART1/oversample_baud_counter[5]
    SLICE_X84Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  UART1/oversample_baud_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    UART1/oversample_baud_counter_1[4]
    SLICE_X84Y82         FDCE                                         r  UART1/oversample_baud_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.870     2.035    UART1/CLK
    SLICE_X84Y82         FDCE                                         r  UART1/oversample_baud_counter_reg[4]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X84Y82         FDCE (Hold_fdce_C_D)         0.120     1.652    UART1/oversample_baud_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART1/uart_rx_ReadData_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_in_stb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.595     1.514    UART1/CLK
    SLICE_X80Y81         FDCE                                         r  UART1/uart_rx_ReadData_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDCE (Prop_fdce_C_Q)         0.164     1.678 f  UART1/uart_rx_ReadData_ack_reg/Q
                         net (fo=2, routed)           0.093     1.772    Wrapper1/DATA_STREAM_IN_ACK
    SLICE_X81Y81         LUT5 (Prop_lut5_I4_O)        0.048     1.820 r  Wrapper1/uart_data_in_stb_i_1/O
                         net (fo=1, routed)           0.000     1.820    Wrapper1_n_8
    SLICE_X81Y81         FDRE                                         r  uart_data_in_stb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     2.030    CLK_undiv_IBUF_BUFG
    SLICE_X81Y81         FDRE                                         r  uart_data_in_stb_reg/C
                         clock pessimism             -0.502     1.527    
    SLICE_X81Y81         FDRE (Hold_fdre_C_D)         0.107     1.634    uart_data_in_stb_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_data_block_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.727%)  route 0.144ns (43.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.597     1.516    CLK_undiv_IBUF_BUFG
    SLICE_X81Y83         FDRE                                         r  uart_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_data_in_reg[2]/Q
                         net (fo=1, routed)           0.144     1.802    UART1/Q[2]
    SLICE_X80Y83         LUT3 (Prop_lut3_I1_O)        0.048     1.850 r  UART1/uart_tx_data_block[2]_i_1/O
                         net (fo=1, routed)           0.000     1.850    UART1/uart_tx_data_block[2]
    SLICE_X80Y83         FDCE                                         r  UART1/uart_tx_data_block_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.867     2.032    UART1/CLK
    SLICE_X80Y83         FDCE                                         r  UART1/uart_tx_data_block_reg[2]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X80Y83         FDCE (Hold_fdce_C_D)         0.131     1.660    UART1/uart_tx_data_block_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART1/uart_rx_ReadData_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONSOLE_OUT_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.334%)  route 0.094ns (30.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.595     1.514    UART1/CLK
    SLICE_X80Y81         FDCE                                         r  UART1/uart_rx_ReadData_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  UART1/uart_rx_ReadData_ack_reg/Q
                         net (fo=2, routed)           0.094     1.773    Wrapper1/DATA_STREAM_IN_ACK
    SLICE_X81Y81         LUT5 (Prop_lut5_I4_O)        0.049     1.822 r  Wrapper1/CONSOLE_OUT_ready_i_1/O
                         net (fo=1, routed)           0.000     1.822    Wrapper1_n_9
    SLICE_X81Y81         FDRE                                         r  CONSOLE_OUT_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     2.030    CLK_undiv_IBUF_BUFG
    SLICE_X81Y81         FDRE                                         r  CONSOLE_OUT_ready_reg/C
                         clock pessimism             -0.502     1.527    
    SLICE_X81Y81         FDRE (Hold_fdre_C_D)         0.104     1.631    CONSOLE_OUT_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UART1/uart_rx_data_block_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONSOLE_IN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.598     1.517    UART1/CLK
    SLICE_X80Y85         FDCE                                         r  UART1/uart_rx_data_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y85         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  UART1/uart_rx_data_block_reg[0]/Q
                         net (fo=1, routed)           0.112     1.793    uart_rx_data_block[0]
    SLICE_X81Y86         FDRE                                         r  CONSOLE_IN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.869     2.034    CLK_undiv_IBUF_BUFG
    SLICE_X81Y86         FDRE                                         r  CONSOLE_IN_reg[0]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X81Y86         FDRE (Hold_fdre_C_D)         0.070     1.602    CONSOLE_IN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_data_block_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.597     1.516    CLK_undiv_IBUF_BUFG
    SLICE_X81Y83         FDRE                                         r  uart_data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_data_in_reg[1]/Q
                         net (fo=1, routed)           0.140     1.797    UART1/Q[1]
    SLICE_X80Y83         LUT3 (Prop_lut3_I1_O)        0.045     1.842 r  UART1/uart_tx_data_block[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    UART1/uart_tx_data_block[1]
    SLICE_X80Y83         FDCE                                         r  UART1/uart_tx_data_block_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.867     2.032    UART1/CLK
    SLICE_X80Y83         FDCE                                         r  UART1/uart_tx_data_block_reg[1]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X80Y83         FDCE (Hold_fdce_C_D)         0.120     1.649    UART1/uart_tx_data_block_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_undiv }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_undiv_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y107   CLK_DIVIDER_ON_SET.CLK_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X83Y81    RX_MSF1_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X83Y81    RX_MSF2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y92    SevenSegAn_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y92    SevenSegAn_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y83    UART1/uart_tx_data_block_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y83    UART1/uart_tx_data_block_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y83    UART1/uart_tx_data_block_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y81    UART1/uart_tx_data_block_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y83    UART1/uart_tx_data_block_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y83    UART1/uart_tx_data_block_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y83    UART1/uart_tx_data_block_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y103   CLK_DIVIDER_ON_SET.clk_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y103   CLK_DIVIDER_ON_SET.clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104   CLK_DIVIDER_ON_SET.clk_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104   CLK_DIVIDER_ON_SET.clk_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104   CLK_DIVIDER_ON_SET.clk_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104   CLK_DIVIDER_ON_SET.clk_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y105   CLK_DIVIDER_ON_SET.clk_counter_reg[16]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X83Y81    RX_MSF1_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X83Y81    RX_MSF2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y83    UART1/uart_tx_data_block_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y83    UART1/uart_tx_data_block_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y83    UART1/uart_tx_data_block_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y83    uart_data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y83    uart_data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y83    uart_data_in_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y83    uart_data_in_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y83    uart_data_in_reg[4]/C



