// Seed: 3557554501
module module_0;
  wire id_1;
endmodule
module module_0 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  tri   id_3,
    input  tri   module_1,
    input  uwire id_5,
    output uwire id_6
);
  wire id_8;
  ;
  always disable id_9;
  module_0 modCall_1 ();
  tri0 id_10 = {1, (id_2)};
  wire id_11;
endmodule
module module_2 (
    output tri1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input supply0 id_4
);
  tri id_6 = id_6 == id_6;
  xor primCall (id_0, id_1, id_2, id_3, id_4, id_6);
  module_0 modCall_1 ();
endmodule
