Loading plugins phase: Elapsed time ==> 0s.146ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\isaac\Documents\PSoC Creator\Reciever\Reciever.cydsn\Reciever.cyprj -d CY8C5888LTI-LP097 -s C:\Users\isaac\Documents\PSoC Creator\Reciever\Reciever.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_10 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_885)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.157ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.105ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Reciever.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\isaac\Documents\PSoC Creator\Reciever\Reciever.cydsn\Reciever.cyprj -dcpsoc3 Reciever.v -verilog
======================================================================

======================================================================
Compiling:  Reciever.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\isaac\Documents\PSoC Creator\Reciever\Reciever.cydsn\Reciever.cyprj -dcpsoc3 Reciever.v -verilog
======================================================================

======================================================================
Compiling:  Reciever.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\isaac\Documents\PSoC Creator\Reciever\Reciever.cydsn\Reciever.cyprj -dcpsoc3 -verilog Reciever.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Dec 02 01:07:25 2019


======================================================================
Compiling:  Reciever.v
Program  :   vpp
Options  :    -yv2 -q10 Reciever.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Dec 02 01:07:25 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Reciever.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Reciever.v (line 1783, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Reciever.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\isaac\Documents\PSoC Creator\Reciever\Reciever.cydsn\Reciever.cyprj -dcpsoc3 -verilog Reciever.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Dec 02 01:07:25 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\isaac\Documents\PSoC Creator\Reciever\Reciever.cydsn\codegentemp\Reciever.ctl'.
Linking 'C:\Users\isaac\Documents\PSoC Creator\Reciever\Reciever.cydsn\codegentemp\Reciever.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Reciever.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\isaac\Documents\PSoC Creator\Reciever\Reciever.cydsn\Reciever.cyprj -dcpsoc3 -verilog Reciever.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Dec 02 01:07:28 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\isaac\Documents\PSoC Creator\Reciever\Reciever.cydsn\codegentemp\Reciever.ctl'.
Linking 'C:\Users\isaac\Documents\PSoC Creator\Reciever\Reciever.cydsn\codegentemp\Reciever.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_3028
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_3026
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_4635
	Net_4636
	\PWM_1:PWMUDB:MODULE_7:b_31\
	\PWM_1:PWMUDB:MODULE_7:b_30\
	\PWM_1:PWMUDB:MODULE_7:b_29\
	\PWM_1:PWMUDB:MODULE_7:b_28\
	\PWM_1:PWMUDB:MODULE_7:b_27\
	\PWM_1:PWMUDB:MODULE_7:b_26\
	\PWM_1:PWMUDB:MODULE_7:b_25\
	\PWM_1:PWMUDB:MODULE_7:b_24\
	\PWM_1:PWMUDB:MODULE_7:b_23\
	\PWM_1:PWMUDB:MODULE_7:b_22\
	\PWM_1:PWMUDB:MODULE_7:b_21\
	\PWM_1:PWMUDB:MODULE_7:b_20\
	\PWM_1:PWMUDB:MODULE_7:b_19\
	\PWM_1:PWMUDB:MODULE_7:b_18\
	\PWM_1:PWMUDB:MODULE_7:b_17\
	\PWM_1:PWMUDB:MODULE_7:b_16\
	\PWM_1:PWMUDB:MODULE_7:b_15\
	\PWM_1:PWMUDB:MODULE_7:b_14\
	\PWM_1:PWMUDB:MODULE_7:b_13\
	\PWM_1:PWMUDB:MODULE_7:b_12\
	\PWM_1:PWMUDB:MODULE_7:b_11\
	\PWM_1:PWMUDB:MODULE_7:b_10\
	\PWM_1:PWMUDB:MODULE_7:b_9\
	\PWM_1:PWMUDB:MODULE_7:b_8\
	\PWM_1:PWMUDB:MODULE_7:b_7\
	\PWM_1:PWMUDB:MODULE_7:b_6\
	\PWM_1:PWMUDB:MODULE_7:b_5\
	\PWM_1:PWMUDB:MODULE_7:b_4\
	\PWM_1:PWMUDB:MODULE_7:b_3\
	\PWM_1:PWMUDB:MODULE_7:b_2\
	\PWM_1:PWMUDB:MODULE_7:b_1\
	\PWM_1:PWMUDB:MODULE_7:b_0\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4637
	Net_4634
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	\PWM_2:Net_101\
	Net_4646
	Net_4647
	\PWM_2:PWMUDB:MODULE_8:b_31\
	\PWM_2:PWMUDB:MODULE_8:b_30\
	\PWM_2:PWMUDB:MODULE_8:b_29\
	\PWM_2:PWMUDB:MODULE_8:b_28\
	\PWM_2:PWMUDB:MODULE_8:b_27\
	\PWM_2:PWMUDB:MODULE_8:b_26\
	\PWM_2:PWMUDB:MODULE_8:b_25\
	\PWM_2:PWMUDB:MODULE_8:b_24\
	\PWM_2:PWMUDB:MODULE_8:b_23\
	\PWM_2:PWMUDB:MODULE_8:b_22\
	\PWM_2:PWMUDB:MODULE_8:b_21\
	\PWM_2:PWMUDB:MODULE_8:b_20\
	\PWM_2:PWMUDB:MODULE_8:b_19\
	\PWM_2:PWMUDB:MODULE_8:b_18\
	\PWM_2:PWMUDB:MODULE_8:b_17\
	\PWM_2:PWMUDB:MODULE_8:b_16\
	\PWM_2:PWMUDB:MODULE_8:b_15\
	\PWM_2:PWMUDB:MODULE_8:b_14\
	\PWM_2:PWMUDB:MODULE_8:b_13\
	\PWM_2:PWMUDB:MODULE_8:b_12\
	\PWM_2:PWMUDB:MODULE_8:b_11\
	\PWM_2:PWMUDB:MODULE_8:b_10\
	\PWM_2:PWMUDB:MODULE_8:b_9\
	\PWM_2:PWMUDB:MODULE_8:b_8\
	\PWM_2:PWMUDB:MODULE_8:b_7\
	\PWM_2:PWMUDB:MODULE_8:b_6\
	\PWM_2:PWMUDB:MODULE_8:b_5\
	\PWM_2:PWMUDB:MODULE_8:b_4\
	\PWM_2:PWMUDB:MODULE_8:b_3\
	\PWM_2:PWMUDB:MODULE_8:b_2\
	\PWM_2:PWMUDB:MODULE_8:b_1\
	\PWM_2:PWMUDB:MODULE_8:b_0\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4648
	Net_4645
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	\PWM_3:PWMUDB:km_run\
	\PWM_3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_3:PWMUDB:capt_rising\
	\PWM_3:PWMUDB:capt_falling\
	\PWM_3:PWMUDB:trig_rise\
	\PWM_3:PWMUDB:trig_fall\
	\PWM_3:PWMUDB:sc_kill\
	\PWM_3:PWMUDB:min_kill\
	\PWM_3:PWMUDB:km_tc\
	\PWM_3:PWMUDB:db_tc\
	\PWM_3:PWMUDB:dith_sel\
	\PWM_3:PWMUDB:compare2\
	\PWM_3:Net_101\
	Net_4657
	Net_4658
	\PWM_3:PWMUDB:MODULE_9:b_31\
	\PWM_3:PWMUDB:MODULE_9:b_30\
	\PWM_3:PWMUDB:MODULE_9:b_29\
	\PWM_3:PWMUDB:MODULE_9:b_28\
	\PWM_3:PWMUDB:MODULE_9:b_27\
	\PWM_3:PWMUDB:MODULE_9:b_26\
	\PWM_3:PWMUDB:MODULE_9:b_25\
	\PWM_3:PWMUDB:MODULE_9:b_24\
	\PWM_3:PWMUDB:MODULE_9:b_23\
	\PWM_3:PWMUDB:MODULE_9:b_22\
	\PWM_3:PWMUDB:MODULE_9:b_21\
	\PWM_3:PWMUDB:MODULE_9:b_20\
	\PWM_3:PWMUDB:MODULE_9:b_19\
	\PWM_3:PWMUDB:MODULE_9:b_18\
	\PWM_3:PWMUDB:MODULE_9:b_17\
	\PWM_3:PWMUDB:MODULE_9:b_16\
	\PWM_3:PWMUDB:MODULE_9:b_15\
	\PWM_3:PWMUDB:MODULE_9:b_14\
	\PWM_3:PWMUDB:MODULE_9:b_13\
	\PWM_3:PWMUDB:MODULE_9:b_12\
	\PWM_3:PWMUDB:MODULE_9:b_11\
	\PWM_3:PWMUDB:MODULE_9:b_10\
	\PWM_3:PWMUDB:MODULE_9:b_9\
	\PWM_3:PWMUDB:MODULE_9:b_8\
	\PWM_3:PWMUDB:MODULE_9:b_7\
	\PWM_3:PWMUDB:MODULE_9:b_6\
	\PWM_3:PWMUDB:MODULE_9:b_5\
	\PWM_3:PWMUDB:MODULE_9:b_4\
	\PWM_3:PWMUDB:MODULE_9:b_3\
	\PWM_3:PWMUDB:MODULE_9:b_2\
	\PWM_3:PWMUDB:MODULE_9:b_1\
	\PWM_3:PWMUDB:MODULE_9:b_0\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4659
	Net_4656
	\PWM_3:Net_113\
	\PWM_3:Net_107\
	\PWM_3:Net_114\
	\PWM_4:PWMUDB:km_run\
	\PWM_4:PWMUDB:ctrl_cmpmode2_2\
	\PWM_4:PWMUDB:ctrl_cmpmode2_1\
	\PWM_4:PWMUDB:ctrl_cmpmode2_0\
	\PWM_4:PWMUDB:ctrl_cmpmode1_2\
	\PWM_4:PWMUDB:ctrl_cmpmode1_1\
	\PWM_4:PWMUDB:ctrl_cmpmode1_0\
	\PWM_4:PWMUDB:capt_rising\
	\PWM_4:PWMUDB:capt_falling\
	\PWM_4:PWMUDB:trig_rise\
	\PWM_4:PWMUDB:trig_fall\
	\PWM_4:PWMUDB:sc_kill\
	\PWM_4:PWMUDB:min_kill\
	\PWM_4:PWMUDB:km_tc\
	\PWM_4:PWMUDB:db_tc\
	\PWM_4:PWMUDB:dith_sel\
	\PWM_4:PWMUDB:compare2\
	\PWM_4:Net_101\
	Net_4668
	Net_4669
	\PWM_4:PWMUDB:MODULE_10:b_31\
	\PWM_4:PWMUDB:MODULE_10:b_30\
	\PWM_4:PWMUDB:MODULE_10:b_29\
	\PWM_4:PWMUDB:MODULE_10:b_28\
	\PWM_4:PWMUDB:MODULE_10:b_27\
	\PWM_4:PWMUDB:MODULE_10:b_26\
	\PWM_4:PWMUDB:MODULE_10:b_25\
	\PWM_4:PWMUDB:MODULE_10:b_24\
	\PWM_4:PWMUDB:MODULE_10:b_23\
	\PWM_4:PWMUDB:MODULE_10:b_22\
	\PWM_4:PWMUDB:MODULE_10:b_21\
	\PWM_4:PWMUDB:MODULE_10:b_20\
	\PWM_4:PWMUDB:MODULE_10:b_19\
	\PWM_4:PWMUDB:MODULE_10:b_18\
	\PWM_4:PWMUDB:MODULE_10:b_17\
	\PWM_4:PWMUDB:MODULE_10:b_16\
	\PWM_4:PWMUDB:MODULE_10:b_15\
	\PWM_4:PWMUDB:MODULE_10:b_14\
	\PWM_4:PWMUDB:MODULE_10:b_13\
	\PWM_4:PWMUDB:MODULE_10:b_12\
	\PWM_4:PWMUDB:MODULE_10:b_11\
	\PWM_4:PWMUDB:MODULE_10:b_10\
	\PWM_4:PWMUDB:MODULE_10:b_9\
	\PWM_4:PWMUDB:MODULE_10:b_8\
	\PWM_4:PWMUDB:MODULE_10:b_7\
	\PWM_4:PWMUDB:MODULE_10:b_6\
	\PWM_4:PWMUDB:MODULE_10:b_5\
	\PWM_4:PWMUDB:MODULE_10:b_4\
	\PWM_4:PWMUDB:MODULE_10:b_3\
	\PWM_4:PWMUDB:MODULE_10:b_2\
	\PWM_4:PWMUDB:MODULE_10:b_1\
	\PWM_4:PWMUDB:MODULE_10:b_0\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4670
	Net_4667
	\PWM_4:Net_113\
	\PWM_4:Net_107\
	\PWM_4:Net_114\
	\PWM_5:PWMUDB:km_run\
	\PWM_5:PWMUDB:ctrl_cmpmode2_2\
	\PWM_5:PWMUDB:ctrl_cmpmode2_1\
	\PWM_5:PWMUDB:ctrl_cmpmode2_0\
	\PWM_5:PWMUDB:ctrl_cmpmode1_2\
	\PWM_5:PWMUDB:ctrl_cmpmode1_1\
	\PWM_5:PWMUDB:ctrl_cmpmode1_0\
	\PWM_5:PWMUDB:capt_rising\
	\PWM_5:PWMUDB:capt_falling\
	\PWM_5:PWMUDB:trig_rise\
	\PWM_5:PWMUDB:trig_fall\
	\PWM_5:PWMUDB:sc_kill\
	\PWM_5:PWMUDB:min_kill\
	\PWM_5:PWMUDB:km_tc\
	\PWM_5:PWMUDB:db_tc\
	\PWM_5:PWMUDB:dith_sel\
	\PWM_5:PWMUDB:compare2\
	\PWM_5:Net_101\
	Net_4679
	Net_4680
	\PWM_5:PWMUDB:MODULE_11:b_31\
	\PWM_5:PWMUDB:MODULE_11:b_30\
	\PWM_5:PWMUDB:MODULE_11:b_29\
	\PWM_5:PWMUDB:MODULE_11:b_28\
	\PWM_5:PWMUDB:MODULE_11:b_27\
	\PWM_5:PWMUDB:MODULE_11:b_26\
	\PWM_5:PWMUDB:MODULE_11:b_25\
	\PWM_5:PWMUDB:MODULE_11:b_24\
	\PWM_5:PWMUDB:MODULE_11:b_23\
	\PWM_5:PWMUDB:MODULE_11:b_22\
	\PWM_5:PWMUDB:MODULE_11:b_21\
	\PWM_5:PWMUDB:MODULE_11:b_20\
	\PWM_5:PWMUDB:MODULE_11:b_19\
	\PWM_5:PWMUDB:MODULE_11:b_18\
	\PWM_5:PWMUDB:MODULE_11:b_17\
	\PWM_5:PWMUDB:MODULE_11:b_16\
	\PWM_5:PWMUDB:MODULE_11:b_15\
	\PWM_5:PWMUDB:MODULE_11:b_14\
	\PWM_5:PWMUDB:MODULE_11:b_13\
	\PWM_5:PWMUDB:MODULE_11:b_12\
	\PWM_5:PWMUDB:MODULE_11:b_11\
	\PWM_5:PWMUDB:MODULE_11:b_10\
	\PWM_5:PWMUDB:MODULE_11:b_9\
	\PWM_5:PWMUDB:MODULE_11:b_8\
	\PWM_5:PWMUDB:MODULE_11:b_7\
	\PWM_5:PWMUDB:MODULE_11:b_6\
	\PWM_5:PWMUDB:MODULE_11:b_5\
	\PWM_5:PWMUDB:MODULE_11:b_4\
	\PWM_5:PWMUDB:MODULE_11:b_3\
	\PWM_5:PWMUDB:MODULE_11:b_2\
	\PWM_5:PWMUDB:MODULE_11:b_1\
	\PWM_5:PWMUDB:MODULE_11:b_0\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:a_31\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:a_30\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:a_29\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:a_28\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:a_27\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:a_26\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:a_25\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:a_24\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_31\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_30\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_29\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_28\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_27\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_26\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_25\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_24\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_23\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_22\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_21\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_20\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_19\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_18\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_17\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_16\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_15\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_14\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_13\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_12\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_11\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_10\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_9\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_8\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_7\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_6\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_5\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_4\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_3\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_2\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_1\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:b_0\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_31\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_30\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_29\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_28\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_27\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_26\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_25\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_24\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_23\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_22\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_21\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_20\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_19\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_18\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_17\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_16\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_15\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_14\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_13\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_12\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_11\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_10\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_9\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_8\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_7\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_6\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_5\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_4\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_3\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:s_2\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4681
	Net_4678
	\PWM_5:Net_113\
	\PWM_5:Net_107\
	\PWM_5:Net_114\
	\PWM_6:PWMUDB:km_run\
	\PWM_6:PWMUDB:ctrl_cmpmode2_2\
	\PWM_6:PWMUDB:ctrl_cmpmode2_1\
	\PWM_6:PWMUDB:ctrl_cmpmode2_0\
	\PWM_6:PWMUDB:ctrl_cmpmode1_2\
	\PWM_6:PWMUDB:ctrl_cmpmode1_1\
	\PWM_6:PWMUDB:ctrl_cmpmode1_0\
	\PWM_6:PWMUDB:capt_rising\
	\PWM_6:PWMUDB:capt_falling\
	\PWM_6:PWMUDB:trig_rise\
	\PWM_6:PWMUDB:trig_fall\
	\PWM_6:PWMUDB:sc_kill\
	\PWM_6:PWMUDB:min_kill\
	\PWM_6:PWMUDB:km_tc\
	\PWM_6:PWMUDB:db_tc\
	\PWM_6:PWMUDB:dith_sel\
	\PWM_6:PWMUDB:compare2\
	\PWM_6:Net_101\
	Net_6562
	Net_6563
	\PWM_6:PWMUDB:MODULE_12:b_31\
	\PWM_6:PWMUDB:MODULE_12:b_30\
	\PWM_6:PWMUDB:MODULE_12:b_29\
	\PWM_6:PWMUDB:MODULE_12:b_28\
	\PWM_6:PWMUDB:MODULE_12:b_27\
	\PWM_6:PWMUDB:MODULE_12:b_26\
	\PWM_6:PWMUDB:MODULE_12:b_25\
	\PWM_6:PWMUDB:MODULE_12:b_24\
	\PWM_6:PWMUDB:MODULE_12:b_23\
	\PWM_6:PWMUDB:MODULE_12:b_22\
	\PWM_6:PWMUDB:MODULE_12:b_21\
	\PWM_6:PWMUDB:MODULE_12:b_20\
	\PWM_6:PWMUDB:MODULE_12:b_19\
	\PWM_6:PWMUDB:MODULE_12:b_18\
	\PWM_6:PWMUDB:MODULE_12:b_17\
	\PWM_6:PWMUDB:MODULE_12:b_16\
	\PWM_6:PWMUDB:MODULE_12:b_15\
	\PWM_6:PWMUDB:MODULE_12:b_14\
	\PWM_6:PWMUDB:MODULE_12:b_13\
	\PWM_6:PWMUDB:MODULE_12:b_12\
	\PWM_6:PWMUDB:MODULE_12:b_11\
	\PWM_6:PWMUDB:MODULE_12:b_10\
	\PWM_6:PWMUDB:MODULE_12:b_9\
	\PWM_6:PWMUDB:MODULE_12:b_8\
	\PWM_6:PWMUDB:MODULE_12:b_7\
	\PWM_6:PWMUDB:MODULE_12:b_6\
	\PWM_6:PWMUDB:MODULE_12:b_5\
	\PWM_6:PWMUDB:MODULE_12:b_4\
	\PWM_6:PWMUDB:MODULE_12:b_3\
	\PWM_6:PWMUDB:MODULE_12:b_2\
	\PWM_6:PWMUDB:MODULE_12:b_1\
	\PWM_6:PWMUDB:MODULE_12:b_0\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:a_31\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:a_30\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:a_29\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:a_28\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:a_27\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:a_26\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:a_25\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:a_24\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_31\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_30\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_29\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_28\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_27\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_26\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_25\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_24\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_23\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_22\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_21\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_20\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_19\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_18\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_17\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_16\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_15\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_14\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_13\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_12\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_11\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_10\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_9\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_8\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_7\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_6\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_5\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_4\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_3\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_2\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_1\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:b_0\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_31\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_30\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_29\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_28\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_27\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_26\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_25\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_24\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_23\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_22\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_21\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_20\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_19\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_18\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_17\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_16\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_15\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_14\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_13\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_12\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_11\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_10\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_9\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_8\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_7\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_6\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_5\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_4\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_3\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:s_2\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6564
	Net_6561
	\PWM_6:Net_113\
	\PWM_6:Net_107\
	\PWM_6:Net_114\
	\PWM_7:PWMUDB:km_run\
	\PWM_7:PWMUDB:ctrl_cmpmode2_2\
	\PWM_7:PWMUDB:ctrl_cmpmode2_1\
	\PWM_7:PWMUDB:ctrl_cmpmode2_0\
	\PWM_7:PWMUDB:ctrl_cmpmode1_2\
	\PWM_7:PWMUDB:ctrl_cmpmode1_1\
	\PWM_7:PWMUDB:ctrl_cmpmode1_0\
	\PWM_7:PWMUDB:capt_rising\
	\PWM_7:PWMUDB:capt_falling\
	\PWM_7:PWMUDB:trig_rise\
	\PWM_7:PWMUDB:trig_fall\
	\PWM_7:PWMUDB:sc_kill\
	\PWM_7:PWMUDB:min_kill\
	\PWM_7:PWMUDB:km_tc\
	\PWM_7:PWMUDB:db_tc\
	\PWM_7:PWMUDB:dith_sel\
	\PWM_7:PWMUDB:compare2\
	\PWM_7:Net_101\
	Net_6573
	Net_6574
	\PWM_7:PWMUDB:MODULE_13:b_31\
	\PWM_7:PWMUDB:MODULE_13:b_30\
	\PWM_7:PWMUDB:MODULE_13:b_29\
	\PWM_7:PWMUDB:MODULE_13:b_28\
	\PWM_7:PWMUDB:MODULE_13:b_27\
	\PWM_7:PWMUDB:MODULE_13:b_26\
	\PWM_7:PWMUDB:MODULE_13:b_25\
	\PWM_7:PWMUDB:MODULE_13:b_24\
	\PWM_7:PWMUDB:MODULE_13:b_23\
	\PWM_7:PWMUDB:MODULE_13:b_22\
	\PWM_7:PWMUDB:MODULE_13:b_21\
	\PWM_7:PWMUDB:MODULE_13:b_20\
	\PWM_7:PWMUDB:MODULE_13:b_19\
	\PWM_7:PWMUDB:MODULE_13:b_18\
	\PWM_7:PWMUDB:MODULE_13:b_17\
	\PWM_7:PWMUDB:MODULE_13:b_16\
	\PWM_7:PWMUDB:MODULE_13:b_15\
	\PWM_7:PWMUDB:MODULE_13:b_14\
	\PWM_7:PWMUDB:MODULE_13:b_13\
	\PWM_7:PWMUDB:MODULE_13:b_12\
	\PWM_7:PWMUDB:MODULE_13:b_11\
	\PWM_7:PWMUDB:MODULE_13:b_10\
	\PWM_7:PWMUDB:MODULE_13:b_9\
	\PWM_7:PWMUDB:MODULE_13:b_8\
	\PWM_7:PWMUDB:MODULE_13:b_7\
	\PWM_7:PWMUDB:MODULE_13:b_6\
	\PWM_7:PWMUDB:MODULE_13:b_5\
	\PWM_7:PWMUDB:MODULE_13:b_4\
	\PWM_7:PWMUDB:MODULE_13:b_3\
	\PWM_7:PWMUDB:MODULE_13:b_2\
	\PWM_7:PWMUDB:MODULE_13:b_1\
	\PWM_7:PWMUDB:MODULE_13:b_0\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:a_31\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:a_30\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:a_29\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:a_28\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:a_27\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:a_26\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:a_25\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:a_24\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_31\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_30\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_29\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_28\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_27\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_26\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_25\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_24\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_23\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_22\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_21\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_20\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_19\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_18\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_17\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_16\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_15\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_14\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_13\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_12\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_11\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_10\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_9\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_8\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_7\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_6\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_5\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_4\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_3\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_2\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_1\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:b_0\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_31\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_30\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_29\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_28\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_27\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_26\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_25\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_24\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_23\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_22\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_21\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_20\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_19\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_18\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_17\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_16\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_15\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_14\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_13\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_12\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_11\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_10\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_9\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_8\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_7\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_6\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_5\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_4\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_3\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:s_2\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6575
	Net_6572
	\PWM_7:Net_113\
	\PWM_7:Net_107\
	\PWM_7:Net_114\
	\PWM_8:PWMUDB:km_run\
	\PWM_8:PWMUDB:ctrl_cmpmode2_2\
	\PWM_8:PWMUDB:ctrl_cmpmode2_1\
	\PWM_8:PWMUDB:ctrl_cmpmode2_0\
	\PWM_8:PWMUDB:ctrl_cmpmode1_2\
	\PWM_8:PWMUDB:ctrl_cmpmode1_1\
	\PWM_8:PWMUDB:ctrl_cmpmode1_0\
	\PWM_8:PWMUDB:capt_rising\
	\PWM_8:PWMUDB:capt_falling\
	\PWM_8:PWMUDB:trig_rise\
	\PWM_8:PWMUDB:trig_fall\
	\PWM_8:PWMUDB:sc_kill\
	\PWM_8:PWMUDB:min_kill\
	\PWM_8:PWMUDB:km_tc\
	\PWM_8:PWMUDB:db_tc\
	\PWM_8:PWMUDB:dith_sel\
	\PWM_8:PWMUDB:compare2\
	\PWM_8:Net_101\
	Net_6584
	Net_6585
	\PWM_8:PWMUDB:MODULE_14:b_31\
	\PWM_8:PWMUDB:MODULE_14:b_30\
	\PWM_8:PWMUDB:MODULE_14:b_29\
	\PWM_8:PWMUDB:MODULE_14:b_28\
	\PWM_8:PWMUDB:MODULE_14:b_27\
	\PWM_8:PWMUDB:MODULE_14:b_26\
	\PWM_8:PWMUDB:MODULE_14:b_25\
	\PWM_8:PWMUDB:MODULE_14:b_24\
	\PWM_8:PWMUDB:MODULE_14:b_23\
	\PWM_8:PWMUDB:MODULE_14:b_22\
	\PWM_8:PWMUDB:MODULE_14:b_21\
	\PWM_8:PWMUDB:MODULE_14:b_20\
	\PWM_8:PWMUDB:MODULE_14:b_19\
	\PWM_8:PWMUDB:MODULE_14:b_18\
	\PWM_8:PWMUDB:MODULE_14:b_17\
	\PWM_8:PWMUDB:MODULE_14:b_16\
	\PWM_8:PWMUDB:MODULE_14:b_15\
	\PWM_8:PWMUDB:MODULE_14:b_14\
	\PWM_8:PWMUDB:MODULE_14:b_13\
	\PWM_8:PWMUDB:MODULE_14:b_12\
	\PWM_8:PWMUDB:MODULE_14:b_11\
	\PWM_8:PWMUDB:MODULE_14:b_10\
	\PWM_8:PWMUDB:MODULE_14:b_9\
	\PWM_8:PWMUDB:MODULE_14:b_8\
	\PWM_8:PWMUDB:MODULE_14:b_7\
	\PWM_8:PWMUDB:MODULE_14:b_6\
	\PWM_8:PWMUDB:MODULE_14:b_5\
	\PWM_8:PWMUDB:MODULE_14:b_4\
	\PWM_8:PWMUDB:MODULE_14:b_3\
	\PWM_8:PWMUDB:MODULE_14:b_2\
	\PWM_8:PWMUDB:MODULE_14:b_1\
	\PWM_8:PWMUDB:MODULE_14:b_0\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:a_31\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:a_30\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:a_29\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:a_28\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:a_27\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:a_26\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:a_25\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:a_24\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_31\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_30\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_29\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_28\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_27\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_26\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_25\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_24\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_23\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_22\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_21\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_20\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_19\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_18\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_17\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_16\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_15\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_14\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_13\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_12\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_11\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_10\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_9\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_8\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_7\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_6\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_5\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_4\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_3\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_2\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_1\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:b_0\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_31\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_30\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_29\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_28\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_27\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_26\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_25\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_24\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_23\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_22\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_21\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_20\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_19\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_18\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_17\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_16\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_15\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_14\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_13\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_12\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_11\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_10\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_9\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_8\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_7\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_6\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_5\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_4\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_3\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:s_2\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6586
	Net_6583
	\PWM_8:Net_113\
	\PWM_8:Net_107\
	\PWM_8:Net_114\
	\PWM_9:PWMUDB:km_run\
	\PWM_9:PWMUDB:ctrl_cmpmode2_2\
	\PWM_9:PWMUDB:ctrl_cmpmode2_1\
	\PWM_9:PWMUDB:ctrl_cmpmode2_0\
	\PWM_9:PWMUDB:ctrl_cmpmode1_2\
	\PWM_9:PWMUDB:ctrl_cmpmode1_1\
	\PWM_9:PWMUDB:ctrl_cmpmode1_0\
	\PWM_9:PWMUDB:capt_rising\
	\PWM_9:PWMUDB:capt_falling\
	\PWM_9:PWMUDB:trig_rise\
	\PWM_9:PWMUDB:trig_fall\
	\PWM_9:PWMUDB:sc_kill\
	\PWM_9:PWMUDB:min_kill\
	\PWM_9:PWMUDB:km_tc\
	\PWM_9:PWMUDB:db_tc\
	\PWM_9:PWMUDB:dith_sel\
	\PWM_9:PWMUDB:compare2\
	\PWM_9:Net_101\
	Net_6595
	Net_6596
	\PWM_9:PWMUDB:MODULE_15:b_31\
	\PWM_9:PWMUDB:MODULE_15:b_30\
	\PWM_9:PWMUDB:MODULE_15:b_29\
	\PWM_9:PWMUDB:MODULE_15:b_28\
	\PWM_9:PWMUDB:MODULE_15:b_27\
	\PWM_9:PWMUDB:MODULE_15:b_26\
	\PWM_9:PWMUDB:MODULE_15:b_25\
	\PWM_9:PWMUDB:MODULE_15:b_24\
	\PWM_9:PWMUDB:MODULE_15:b_23\
	\PWM_9:PWMUDB:MODULE_15:b_22\
	\PWM_9:PWMUDB:MODULE_15:b_21\
	\PWM_9:PWMUDB:MODULE_15:b_20\
	\PWM_9:PWMUDB:MODULE_15:b_19\
	\PWM_9:PWMUDB:MODULE_15:b_18\
	\PWM_9:PWMUDB:MODULE_15:b_17\
	\PWM_9:PWMUDB:MODULE_15:b_16\
	\PWM_9:PWMUDB:MODULE_15:b_15\
	\PWM_9:PWMUDB:MODULE_15:b_14\
	\PWM_9:PWMUDB:MODULE_15:b_13\
	\PWM_9:PWMUDB:MODULE_15:b_12\
	\PWM_9:PWMUDB:MODULE_15:b_11\
	\PWM_9:PWMUDB:MODULE_15:b_10\
	\PWM_9:PWMUDB:MODULE_15:b_9\
	\PWM_9:PWMUDB:MODULE_15:b_8\
	\PWM_9:PWMUDB:MODULE_15:b_7\
	\PWM_9:PWMUDB:MODULE_15:b_6\
	\PWM_9:PWMUDB:MODULE_15:b_5\
	\PWM_9:PWMUDB:MODULE_15:b_4\
	\PWM_9:PWMUDB:MODULE_15:b_3\
	\PWM_9:PWMUDB:MODULE_15:b_2\
	\PWM_9:PWMUDB:MODULE_15:b_1\
	\PWM_9:PWMUDB:MODULE_15:b_0\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:a_31\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:a_30\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:a_29\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:a_28\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:a_27\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:a_26\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:a_25\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:a_24\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_31\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_30\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_29\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_28\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_27\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_26\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_25\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_24\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_23\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_22\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_21\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_20\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_19\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_18\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_17\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_16\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_15\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_14\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_13\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_12\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_11\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_10\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_9\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_8\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_7\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_6\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_5\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_4\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_3\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_2\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_1\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:b_0\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_31\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_30\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_29\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_28\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_27\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_26\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_25\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_24\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_23\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_22\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_21\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_20\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_19\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_18\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_17\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_16\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_15\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_14\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_13\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_12\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_11\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_10\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_9\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_8\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_7\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_6\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_5\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_4\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_3\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:s_2\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6597
	Net_6594
	\PWM_9:Net_113\
	\PWM_9:Net_107\
	\PWM_9:Net_114\
	\ADC:SAR:Net_221\
	\ADC:SAR:Net_383\
	\ADC:bSAR_SEQ:sw_soc\
	\ADC:soc_out\
	\ADC:Net_3905\
	\ADC:Net_3867\
	\ADC:MODULE_1:g1:a0:gx:u0:albi_2\
	\ADC:MODULE_1:g1:a0:gx:u0:agbi_2\
	\ADC:MODULE_1:g1:a0:gx:u0:albi_1\
	\ADC:MODULE_1:g1:a0:gx:u0:agbi_1\
	\ADC:MODULE_1:g1:a0:gx:u0:albi_0\
	\ADC:MODULE_1:g1:a0:gx:u0:agbi_0\
	\ADC:MODULE_1:g1:a0:xneq\
	\ADC:MODULE_1:g1:a0:xlt\
	\ADC:MODULE_1:g1:a0:xlte\
	\ADC:MODULE_1:g1:a0:xgt\
	\ADC:MODULE_1:g1:a0:xgte\
	\ADC:MODULE_1:lt\
	\ADC:MODULE_1:gt\
	\ADC:MODULE_1:gte\
	\ADC:MODULE_1:lte\
	\ADC:MODULE_1:neq\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_10_2\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_31\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_30\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_29\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_28\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_27\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_26\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_25\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_24\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_23\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_22\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_21\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_20\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_19\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_18\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_17\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_16\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_15\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_14\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_13\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_12\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_11\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_10\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_9\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_8\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_7\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_6\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_5\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_4\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_3\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_11_2\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_31\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_30\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_29\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_28\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_27\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_26\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_25\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_24\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_23\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_22\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_21\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_20\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_19\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_18\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_17\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_16\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_15\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_14\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_13\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_12\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_11\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_10\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_9\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_8\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_7\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_6\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_5\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_4\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_3\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_12_2\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_31\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_30\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_29\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_28\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_27\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_26\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_25\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_24\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_23\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_22\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_21\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_20\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_19\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_18\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_17\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_16\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_15\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_14\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_13\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_12\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_11\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_10\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_9\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_8\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_7\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_6\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_5\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_4\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_3\
	\PWM_7:PWMUDB:add_vi_vv_MODGEN_13_2\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_31\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_30\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_29\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_28\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_27\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_26\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_25\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_24\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_23\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_22\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_21\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_20\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_19\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_18\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_17\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_16\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_15\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_14\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_13\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_12\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_11\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_10\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_9\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_8\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_7\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_6\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_5\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_4\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_3\
	\PWM_8:PWMUDB:add_vi_vv_MODGEN_14_2\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_31\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_30\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_29\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_28\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_27\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_26\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_25\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_24\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_23\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_22\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_21\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_20\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_19\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_18\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_17\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_16\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_15\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_14\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_13\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_12\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_11\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_10\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_9\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_8\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_7\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_6\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_5\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_4\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_3\
	\PWM_9:PWMUDB:add_vi_vv_MODGEN_15_2\

Deleted 1254 User equations/components.
Deleted 270 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_18 to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__RX_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__TX_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_2797 to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_2796 to zero
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2:PWMUDB:status_6\ to zero
Aliasing \PWM_2:PWMUDB:status_4\ to zero
Aliasing \PWM_2:PWMUDB:cmp2\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_3:PWMUDB:hwCapture\ to zero
Aliasing \PWM_3:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_2804 to zero
Aliasing \PWM_3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_3:PWMUDB:dith_count_1\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_0\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_3:PWMUDB:status_6\ to zero
Aliasing \PWM_3:PWMUDB:status_4\ to zero
Aliasing \PWM_3:PWMUDB:cmp2\ to zero
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cs_addr_0\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_3:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_4:PWMUDB:hwCapture\ to zero
Aliasing \PWM_4:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_2803 to zero
Aliasing \PWM_4:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:min_kill_reg\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_4:PWMUDB:dith_count_1\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_0\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_4:PWMUDB:status_6\ to zero
Aliasing \PWM_4:PWMUDB:status_4\ to zero
Aliasing \PWM_4:PWMUDB:cmp2\ to zero
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:cs_addr_0\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_4:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_5:PWMUDB:hwCapture\ to zero
Aliasing \PWM_5:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_2802 to zero
Aliasing \PWM_5:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\R\ to \PWM_5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:min_kill_reg\\R\ to \PWM_5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_5:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_5:PWMUDB:dith_count_1\\R\ to \PWM_5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_5:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_5:PWMUDB:dith_count_0\\R\ to \PWM_5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_5:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_5:PWMUDB:status_6\ to zero
Aliasing \PWM_5:PWMUDB:status_4\ to zero
Aliasing \PWM_5:PWMUDB:cmp2\ to zero
Aliasing \PWM_5:PWMUDB:cmp1_status_reg\\R\ to \PWM_5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_5:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:cmp2_status_reg\\R\ to \PWM_5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_5:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:final_kill_reg\\R\ to \PWM_5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_5:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:cs_addr_0\ to \PWM_5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_5:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_5:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_23\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_22\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_21\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_20\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_19\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_18\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_17\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_16\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_15\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_14\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_13\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_12\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_11\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_10\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_9\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_8\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_7\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_6\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_5\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_4\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_3\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:a_2\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__F_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__F_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__F_3_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__F_4_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__F_5_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_6:PWMUDB:hwCapture\ to zero
Aliasing \PWM_6:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_4689 to zero
Aliasing \PWM_6:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\R\ to \PWM_6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:min_kill_reg\\R\ to \PWM_6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_6:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_6:PWMUDB:dith_count_1\\R\ to \PWM_6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_6:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_6:PWMUDB:dith_count_0\\R\ to \PWM_6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_6:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_6:PWMUDB:status_6\ to zero
Aliasing \PWM_6:PWMUDB:status_4\ to zero
Aliasing \PWM_6:PWMUDB:cmp2\ to zero
Aliasing \PWM_6:PWMUDB:cmp1_status_reg\\R\ to \PWM_6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_6:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:cmp2_status_reg\\R\ to \PWM_6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_6:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:final_kill_reg\\R\ to \PWM_6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_6:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_6:PWMUDB:cs_addr_0\ to \PWM_6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_6:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_6:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_23\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_22\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_21\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_20\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_19\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_18\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_17\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_16\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_15\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_14\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_13\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_12\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_11\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_10\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_9\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_8\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_7\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_6\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_5\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_4\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_3\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:a_2\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__F_6_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_7:PWMUDB:hwCapture\ to zero
Aliasing \PWM_7:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_4715 to zero
Aliasing \PWM_7:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_7:PWMUDB:ltch_kill_reg\\R\ to \PWM_7:PWMUDB:runmode_enable\\R\
Aliasing \PWM_7:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:min_kill_reg\\R\ to \PWM_7:PWMUDB:runmode_enable\\R\
Aliasing \PWM_7:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_7:PWMUDB:dith_count_1\\R\ to \PWM_7:PWMUDB:runmode_enable\\R\
Aliasing \PWM_7:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_7:PWMUDB:dith_count_0\\R\ to \PWM_7:PWMUDB:runmode_enable\\R\
Aliasing \PWM_7:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_7:PWMUDB:status_6\ to zero
Aliasing \PWM_7:PWMUDB:status_4\ to zero
Aliasing \PWM_7:PWMUDB:cmp2\ to zero
Aliasing \PWM_7:PWMUDB:cmp1_status_reg\\R\ to \PWM_7:PWMUDB:runmode_enable\\R\
Aliasing \PWM_7:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:cmp2_status_reg\\R\ to \PWM_7:PWMUDB:runmode_enable\\R\
Aliasing \PWM_7:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:final_kill_reg\\R\ to \PWM_7:PWMUDB:runmode_enable\\R\
Aliasing \PWM_7:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_7:PWMUDB:cs_addr_0\ to \PWM_7:PWMUDB:runmode_enable\\R\
Aliasing \PWM_7:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_7:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_23\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_22\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_21\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_20\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_19\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_18\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_17\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_16\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_15\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_14\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_13\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_12\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_11\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_10\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_9\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_8\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_7\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_6\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_5\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_4\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_3\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:a_2\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__F_7_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_8:PWMUDB:hwCapture\ to zero
Aliasing \PWM_8:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_4753 to zero
Aliasing \PWM_8:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_8:PWMUDB:ltch_kill_reg\\R\ to \PWM_8:PWMUDB:runmode_enable\\R\
Aliasing \PWM_8:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:min_kill_reg\\R\ to \PWM_8:PWMUDB:runmode_enable\\R\
Aliasing \PWM_8:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_8:PWMUDB:dith_count_1\\R\ to \PWM_8:PWMUDB:runmode_enable\\R\
Aliasing \PWM_8:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_8:PWMUDB:dith_count_0\\R\ to \PWM_8:PWMUDB:runmode_enable\\R\
Aliasing \PWM_8:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_8:PWMUDB:status_6\ to zero
Aliasing \PWM_8:PWMUDB:status_4\ to zero
Aliasing \PWM_8:PWMUDB:cmp2\ to zero
Aliasing \PWM_8:PWMUDB:cmp1_status_reg\\R\ to \PWM_8:PWMUDB:runmode_enable\\R\
Aliasing \PWM_8:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:cmp2_status_reg\\R\ to \PWM_8:PWMUDB:runmode_enable\\R\
Aliasing \PWM_8:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:final_kill_reg\\R\ to \PWM_8:PWMUDB:runmode_enable\\R\
Aliasing \PWM_8:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_8:PWMUDB:cs_addr_0\ to \PWM_8:PWMUDB:runmode_enable\\R\
Aliasing \PWM_8:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_8:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_23\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_22\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_21\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_20\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_19\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_18\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_17\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_16\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_15\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_14\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_13\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_12\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_11\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_10\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_9\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_8\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_7\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_6\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_5\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_4\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_3\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:a_2\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__F_8_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_9:PWMUDB:hwCapture\ to zero
Aliasing \PWM_9:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_4803 to zero
Aliasing \PWM_9:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_9:PWMUDB:ltch_kill_reg\\R\ to \PWM_9:PWMUDB:runmode_enable\\R\
Aliasing \PWM_9:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_9:PWMUDB:min_kill_reg\\R\ to \PWM_9:PWMUDB:runmode_enable\\R\
Aliasing \PWM_9:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_9:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_9:PWMUDB:dith_count_1\\R\ to \PWM_9:PWMUDB:runmode_enable\\R\
Aliasing \PWM_9:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_9:PWMUDB:dith_count_0\\R\ to \PWM_9:PWMUDB:runmode_enable\\R\
Aliasing \PWM_9:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_9:PWMUDB:status_6\ to zero
Aliasing \PWM_9:PWMUDB:status_4\ to zero
Aliasing \PWM_9:PWMUDB:cmp2\ to zero
Aliasing \PWM_9:PWMUDB:cmp1_status_reg\\R\ to \PWM_9:PWMUDB:runmode_enable\\R\
Aliasing \PWM_9:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_9:PWMUDB:cmp2_status_reg\\R\ to \PWM_9:PWMUDB:runmode_enable\\R\
Aliasing \PWM_9:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_9:PWMUDB:final_kill_reg\\R\ to \PWM_9:PWMUDB:runmode_enable\\R\
Aliasing \PWM_9:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_9:PWMUDB:cs_addr_0\ to \PWM_9:PWMUDB:runmode_enable\\R\
Aliasing \PWM_9:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_9:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_23\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_22\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_21\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_20\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_19\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_18\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_17\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_16\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_15\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_14\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_13\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_12\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_11\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_10\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_9\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_8\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_7\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_6\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_5\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_4\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_3\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:a_2\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__F_9_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC:AMuxHw_2_Decoder_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC:SAR:vp_ctl_0\ to zero
Aliasing \ADC:SAR:vp_ctl_2\ to zero
Aliasing \ADC:SAR:vn_ctl_1\ to zero
Aliasing \ADC:SAR:vn_ctl_3\ to zero
Aliasing \ADC:SAR:vp_ctl_1\ to zero
Aliasing \ADC:SAR:vp_ctl_3\ to zero
Aliasing \ADC:SAR:vn_ctl_0\ to zero
Aliasing \ADC:SAR:vn_ctl_2\ to zero
Aliasing \ADC:SAR:soc\ to zero
Aliasing \ADC:bSAR_SEQ:status_7\ to zero
Aliasing \ADC:bSAR_SEQ:status_6\ to zero
Aliasing \ADC:bSAR_SEQ:status_5\ to zero
Aliasing \ADC:bSAR_SEQ:status_4\ to zero
Aliasing \ADC:bSAR_SEQ:status_3\ to zero
Aliasing \ADC:bSAR_SEQ:status_2\ to zero
Aliasing \ADC:bSAR_SEQ:status_1\ to zero
Aliasing Net_5050 to \ADC:bSAR_SEQ:status_0\
Aliasing \ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__POT1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__POT2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__POT3_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__POT4_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__POT5_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__MODE_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_2:PWMUDB:prevCompare1\\D\ to \PWM_2:PWMUDB:pwm_temp\
Aliasing \PWM_2:PWMUDB:tc_i_reg\\D\ to \PWM_2:PWMUDB:status_2\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_3:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_3:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_3:PWMUDB:prevCompare1\\D\ to \PWM_3:PWMUDB:pwm_temp\
Aliasing \PWM_3:PWMUDB:tc_i_reg\\D\ to \PWM_3:PWMUDB:status_2\
Aliasing \PWM_4:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_4:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_4:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_4:PWMUDB:prevCompare1\\D\ to \PWM_4:PWMUDB:pwm_temp\
Aliasing \PWM_4:PWMUDB:tc_i_reg\\D\ to \PWM_4:PWMUDB:status_2\
Aliasing \PWM_5:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_5:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_5:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_5:PWMUDB:prevCompare1\\D\ to \PWM_5:PWMUDB:pwm_temp\
Aliasing \PWM_5:PWMUDB:tc_i_reg\\D\ to \PWM_5:PWMUDB:status_2\
Aliasing \PWM_6:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_6:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_6:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_6:PWMUDB:prevCompare1\\D\ to \PWM_6:PWMUDB:pwm_temp\
Aliasing \PWM_6:PWMUDB:tc_i_reg\\D\ to \PWM_6:PWMUDB:status_2\
Aliasing \PWM_7:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_7:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_7:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_7:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_7:PWMUDB:prevCompare1\\D\ to \PWM_7:PWMUDB:pwm_temp\
Aliasing \PWM_7:PWMUDB:tc_i_reg\\D\ to \PWM_7:PWMUDB:status_2\
Aliasing \PWM_8:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_8:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_8:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_8:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_8:PWMUDB:prevCompare1\\D\ to \PWM_8:PWMUDB:pwm_temp\
Aliasing \PWM_8:PWMUDB:tc_i_reg\\D\ to \PWM_8:PWMUDB:status_2\
Aliasing \PWM_9:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_9:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_9:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_9:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_9:PWMUDB:prevCompare1\\D\ to \PWM_9:PWMUDB:pwm_temp\
Aliasing \PWM_9:PWMUDB:tc_i_reg\\D\ to \PWM_9:PWMUDB:status_2\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_5\\D\ to \ADC:MODIN1_5\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_4\\D\ to \ADC:MODIN1_4\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_3\\D\ to \ADC:MODIN1_3\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_2\\D\ to \ADC:MODIN1_2\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_1\\D\ to \ADC:MODIN1_1\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_0\\D\ to \ADC:MODIN1_0\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \UART:Net_61\[28] = \UART:Net_9\[27]
Removing Lhs of wire Net_18[32] = zero[8]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[33] = zero[8]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[34] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[35] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[36] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[37] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[38] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[39] = zero[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[40] = zero[8]
Removing Rhs of wire Net_4523[47] = \UART:BUART:rx_interrupt_out\[48]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[52] = \UART:BUART:tx_bitclk_dp\[88]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[98] = \UART:BUART:tx_counter_dp\[89]
Removing Lhs of wire \UART:BUART:tx_status_6\[99] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_5\[100] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_4\[101] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_1\[103] = \UART:BUART:tx_fifo_empty\[66]
Removing Lhs of wire \UART:BUART:tx_status_3\[105] = \UART:BUART:tx_fifo_notfull\[65]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[165] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[173] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[184]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[175] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[185]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[176] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[201]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[177] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[215]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[178] = \UART:BUART:sRX:s23Poll:MODIN3_1\[179]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[179] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[180] = \UART:BUART:sRX:s23Poll:MODIN3_0\[181]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[181] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[187] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[188] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[189] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[190] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[191] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[192] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[193] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[194] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[195] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[196] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[197] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[198] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[203] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[204] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[205] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[206] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[207] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[208] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[209] = \UART:BUART:pollcount_1\[171]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[210] = \UART:BUART:pollcount_0\[174]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[211] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[212] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_1\[219] = zero[8]
Removing Rhs of wire \UART:BUART:rx_status_2\[220] = \UART:BUART:rx_parity_error_status\[221]
Removing Rhs of wire \UART:BUART:rx_status_3\[222] = \UART:BUART:rx_stop_bit_error\[223]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[233] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[282]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[237] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[304]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[238] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[239] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[240] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[241] = \UART:BUART:sRX:MODIN6_6\[242]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_6\[242] = \UART:BUART:rx_count_6\[160]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[243] = \UART:BUART:sRX:MODIN6_5\[244]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_5\[244] = \UART:BUART:rx_count_5\[161]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[245] = \UART:BUART:sRX:MODIN6_4\[246]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_4\[246] = \UART:BUART:rx_count_4\[162]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[247] = \UART:BUART:sRX:MODIN6_3\[248]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_3\[248] = \UART:BUART:rx_count_3\[163]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[249] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[250] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[251] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[252] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[253] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[254] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[255] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[256] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[257] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[258] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[259] = \UART:BUART:rx_count_6\[160]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[260] = \UART:BUART:rx_count_5\[161]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[261] = \UART:BUART:rx_count_4\[162]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[262] = \UART:BUART:rx_count_3\[163]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[263] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[264] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[265] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[266] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[267] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[268] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[269] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[284] = \UART:BUART:rx_postpoll\[119]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[285] = \UART:BUART:rx_parity_bit\[236]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[286] = \UART:BUART:rx_postpoll\[119]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[287] = \UART:BUART:rx_parity_bit\[236]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[288] = \UART:BUART:rx_postpoll\[119]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[289] = \UART:BUART:rx_parity_bit\[236]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[291] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[292] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[290]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[293] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[290]
Removing Lhs of wire tmpOE__RX_net_0[315] = one[24]
Removing Lhs of wire tmpOE__TX_net_0[320] = one[24]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[340] = \PWM_1:PWMUDB:control_7\[332]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[350] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[351] = \PWM_1:PWMUDB:control_7\[332]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[355] = one[24]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[357] = zero[8]
Removing Lhs of wire Net_2797[358] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[359] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[360] = \PWM_1:PWMUDB:runmode_enable\[356]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[364] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[365] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[366] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[367] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[370] = one[24]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_7_1\[374] = \PWM_1:PWMUDB:MODULE_7:g2:a0:s_1\[661]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_7_0\[376] = \PWM_1:PWMUDB:MODULE_7:g2:a0:s_0\[662]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[377] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[378] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[379] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[380] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[383] = zero[8]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[384] = \PWM_1:PWMUDB:final_kill_reg\[398]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[385] = zero[8]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[386] = \PWM_1:PWMUDB:fifo_full\[405]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[388] = \PWM_1:PWMUDB:cmp2_status_reg\[397]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[389] = \PWM_1:PWMUDB:cmp1_status_reg\[396]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[394] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[395] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[399] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[400] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[401] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[402] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[403] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[404] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[406] = \PWM_1:PWMUDB:tc_i\[362]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[407] = \PWM_1:PWMUDB:runmode_enable\[356]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[408] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[489] = \PWM_1:PWMUDB:cmp1_less\[460]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[494] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[496] = zero[8]
Removing Rhs of wire \PWM_1:Net_96\[499] = \PWM_1:PWMUDB:pwm_i_reg\[491]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[502] = \PWM_1:PWMUDB:cmp1\[392]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_23\[543] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_22\[544] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_21\[545] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_20\[546] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_19\[547] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_18\[548] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_17\[549] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_16\[550] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_15\[551] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_14\[552] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_13\[553] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_12\[554] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_11\[555] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_10\[556] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_9\[557] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_8\[558] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_7\[559] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_6\[560] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_5\[561] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_4\[562] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_3\[563] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_2\[564] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_1\[565] = \PWM_1:PWMUDB:MODIN7_1\[566]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN7_1\[566] = \PWM_1:PWMUDB:dith_count_1\[373]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:a_0\[567] = \PWM_1:PWMUDB:MODIN7_0\[568]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN7_0\[568] = \PWM_1:PWMUDB:dith_count_0\[375]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[700] = one[24]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[701] = one[24]
Removing Rhs of wire Net_3428[702] = \PWM_1:Net_96\[499]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[721] = \PWM_2:PWMUDB:control_7\[713]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[731] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[732] = \PWM_2:PWMUDB:control_7\[713]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[736] = one[24]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[738] = zero[8]
Removing Lhs of wire Net_2796[739] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[740] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[741] = \PWM_2:PWMUDB:runmode_enable\[737]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[745] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[746] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[747] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[748] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[751] = one[24]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_8_1\[755] = \PWM_2:PWMUDB:MODULE_8:g2:a0:s_1\[1042]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_8_0\[757] = \PWM_2:PWMUDB:MODULE_8:g2:a0:s_0\[1043]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[758] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[759] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[760] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[761] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:status_6\[764] = zero[8]
Removing Rhs of wire \PWM_2:PWMUDB:status_5\[765] = \PWM_2:PWMUDB:final_kill_reg\[779]
Removing Lhs of wire \PWM_2:PWMUDB:status_4\[766] = zero[8]
Removing Rhs of wire \PWM_2:PWMUDB:status_3\[767] = \PWM_2:PWMUDB:fifo_full\[786]
Removing Rhs of wire \PWM_2:PWMUDB:status_1\[769] = \PWM_2:PWMUDB:cmp2_status_reg\[778]
Removing Rhs of wire \PWM_2:PWMUDB:status_0\[770] = \PWM_2:PWMUDB:cmp1_status_reg\[777]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status\[775] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2\[776] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\R\[780] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\S\[781] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\R\[782] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\S\[783] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\R\[784] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\S\[785] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[787] = \PWM_2:PWMUDB:tc_i\[743]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[788] = \PWM_2:PWMUDB:runmode_enable\[737]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[789] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[870] = \PWM_2:PWMUDB:cmp1_less\[841]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[875] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[877] = zero[8]
Removing Rhs of wire \PWM_2:Net_96\[880] = \PWM_2:PWMUDB:pwm_i_reg\[872]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[883] = \PWM_2:PWMUDB:cmp1\[773]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_23\[924] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_22\[925] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_21\[926] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_20\[927] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_19\[928] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_18\[929] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_17\[930] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_16\[931] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_15\[932] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_14\[933] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_13\[934] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_12\[935] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_11\[936] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_10\[937] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_9\[938] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_8\[939] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_7\[940] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_6\[941] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_5\[942] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_4\[943] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_3\[944] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_2\[945] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_1\[946] = \PWM_2:PWMUDB:MODIN8_1\[947]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN8_1\[947] = \PWM_2:PWMUDB:dith_count_1\[754]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:a_0\[948] = \PWM_2:PWMUDB:MODIN8_0\[949]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN8_0\[949] = \PWM_2:PWMUDB:dith_count_0\[756]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1081] = one[24]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1082] = one[24]
Removing Rhs of wire Net_3495[1083] = \PWM_2:Net_96\[880]
Removing Lhs of wire \PWM_3:PWMUDB:ctrl_enable\[1102] = \PWM_3:PWMUDB:control_7\[1094]
Removing Lhs of wire \PWM_3:PWMUDB:hwCapture\[1112] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:hwEnable\[1113] = \PWM_3:PWMUDB:control_7\[1094]
Removing Lhs of wire \PWM_3:PWMUDB:trig_out\[1117] = one[24]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\R\[1119] = zero[8]
Removing Lhs of wire Net_2804[1120] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\S\[1121] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:final_enable\[1122] = \PWM_3:PWMUDB:runmode_enable\[1118]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\R\[1126] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\S\[1127] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\R\[1128] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\S\[1129] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill\[1132] = one[24]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_9_1\[1136] = \PWM_3:PWMUDB:MODULE_9:g2:a0:s_1\[1423]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_9_0\[1138] = \PWM_3:PWMUDB:MODULE_9:g2:a0:s_0\[1424]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\R\[1139] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\S\[1140] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\R\[1141] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\S\[1142] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:status_6\[1145] = zero[8]
Removing Rhs of wire \PWM_3:PWMUDB:status_5\[1146] = \PWM_3:PWMUDB:final_kill_reg\[1160]
Removing Lhs of wire \PWM_3:PWMUDB:status_4\[1147] = zero[8]
Removing Rhs of wire \PWM_3:PWMUDB:status_3\[1148] = \PWM_3:PWMUDB:fifo_full\[1167]
Removing Rhs of wire \PWM_3:PWMUDB:status_1\[1150] = \PWM_3:PWMUDB:cmp2_status_reg\[1159]
Removing Rhs of wire \PWM_3:PWMUDB:status_0\[1151] = \PWM_3:PWMUDB:cmp1_status_reg\[1158]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status\[1156] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2\[1157] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\R\[1161] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\S\[1162] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\R\[1163] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\S\[1164] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\R\[1165] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\S\[1166] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_2\[1168] = \PWM_3:PWMUDB:tc_i\[1124]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_1\[1169] = \PWM_3:PWMUDB:runmode_enable\[1118]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_0\[1170] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:compare1\[1251] = \PWM_3:PWMUDB:cmp1_less\[1222]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i\[1256] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i\[1258] = zero[8]
Removing Rhs of wire \PWM_3:Net_96\[1261] = \PWM_3:PWMUDB:pwm_i_reg\[1253]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_temp\[1264] = \PWM_3:PWMUDB:cmp1\[1154]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_23\[1305] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_22\[1306] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_21\[1307] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_20\[1308] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_19\[1309] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_18\[1310] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_17\[1311] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_16\[1312] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_15\[1313] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_14\[1314] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_13\[1315] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_12\[1316] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_11\[1317] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_10\[1318] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_9\[1319] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_8\[1320] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_7\[1321] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_6\[1322] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_5\[1323] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_4\[1324] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_3\[1325] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_2\[1326] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_1\[1327] = \PWM_3:PWMUDB:MODIN9_1\[1328]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN9_1\[1328] = \PWM_3:PWMUDB:dith_count_1\[1135]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:a_0\[1329] = \PWM_3:PWMUDB:MODIN9_0\[1330]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN9_0\[1330] = \PWM_3:PWMUDB:dith_count_0\[1137]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1462] = one[24]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1463] = one[24]
Removing Rhs of wire Net_3562[1464] = \PWM_3:Net_96\[1261]
Removing Lhs of wire \PWM_4:PWMUDB:ctrl_enable\[1483] = \PWM_4:PWMUDB:control_7\[1475]
Removing Lhs of wire \PWM_4:PWMUDB:hwCapture\[1493] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:hwEnable\[1494] = \PWM_4:PWMUDB:control_7\[1475]
Removing Lhs of wire \PWM_4:PWMUDB:trig_out\[1498] = one[24]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\R\[1500] = zero[8]
Removing Lhs of wire Net_2803[1501] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\S\[1502] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:final_enable\[1503] = \PWM_4:PWMUDB:runmode_enable\[1499]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\R\[1507] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\S\[1508] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\R\[1509] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\S\[1510] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill\[1513] = one[24]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_10_1\[1517] = \PWM_4:PWMUDB:MODULE_10:g2:a0:s_1\[1804]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_10_0\[1519] = \PWM_4:PWMUDB:MODULE_10:g2:a0:s_0\[1805]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\R\[1520] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\S\[1521] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\R\[1522] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\S\[1523] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:status_6\[1526] = zero[8]
Removing Rhs of wire \PWM_4:PWMUDB:status_5\[1527] = \PWM_4:PWMUDB:final_kill_reg\[1541]
Removing Lhs of wire \PWM_4:PWMUDB:status_4\[1528] = zero[8]
Removing Rhs of wire \PWM_4:PWMUDB:status_3\[1529] = \PWM_4:PWMUDB:fifo_full\[1548]
Removing Rhs of wire \PWM_4:PWMUDB:status_1\[1531] = \PWM_4:PWMUDB:cmp2_status_reg\[1540]
Removing Rhs of wire \PWM_4:PWMUDB:status_0\[1532] = \PWM_4:PWMUDB:cmp1_status_reg\[1539]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status\[1537] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2\[1538] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\R\[1542] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\S\[1543] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\R\[1544] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\S\[1545] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\R\[1546] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\S\[1547] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_2\[1549] = \PWM_4:PWMUDB:tc_i\[1505]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_1\[1550] = \PWM_4:PWMUDB:runmode_enable\[1499]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_0\[1551] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:compare1\[1632] = \PWM_4:PWMUDB:cmp1_less\[1603]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_i\[1637] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_i\[1639] = zero[8]
Removing Rhs of wire \PWM_4:Net_96\[1642] = \PWM_4:PWMUDB:pwm_i_reg\[1634]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_temp\[1645] = \PWM_4:PWMUDB:cmp1\[1535]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_23\[1686] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_22\[1687] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_21\[1688] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_20\[1689] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_19\[1690] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_18\[1691] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_17\[1692] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_16\[1693] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_15\[1694] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_14\[1695] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_13\[1696] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_12\[1697] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_11\[1698] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_10\[1699] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_9\[1700] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_8\[1701] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_7\[1702] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_6\[1703] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_5\[1704] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_4\[1705] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_3\[1706] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_2\[1707] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_1\[1708] = \PWM_4:PWMUDB:MODIN10_1\[1709]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN10_1\[1709] = \PWM_4:PWMUDB:dith_count_1\[1516]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:a_0\[1710] = \PWM_4:PWMUDB:MODIN10_0\[1711]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN10_0\[1711] = \PWM_4:PWMUDB:dith_count_0\[1518]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[1843] = one[24]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[1844] = one[24]
Removing Rhs of wire Net_3629[1845] = \PWM_4:Net_96\[1642]
Removing Lhs of wire \PWM_5:PWMUDB:ctrl_enable\[1864] = \PWM_5:PWMUDB:control_7\[1856]
Removing Lhs of wire \PWM_5:PWMUDB:hwCapture\[1874] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:hwEnable\[1875] = \PWM_5:PWMUDB:control_7\[1856]
Removing Lhs of wire \PWM_5:PWMUDB:trig_out\[1879] = one[24]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\R\[1881] = zero[8]
Removing Lhs of wire Net_2802[1882] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\S\[1883] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:final_enable\[1884] = \PWM_5:PWMUDB:runmode_enable\[1880]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\R\[1888] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\S\[1889] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\R\[1890] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\S\[1891] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill\[1894] = one[24]
Removing Lhs of wire \PWM_5:PWMUDB:add_vi_vv_MODGEN_11_1\[1898] = \PWM_5:PWMUDB:MODULE_11:g2:a0:s_1\[2185]
Removing Lhs of wire \PWM_5:PWMUDB:add_vi_vv_MODGEN_11_0\[1900] = \PWM_5:PWMUDB:MODULE_11:g2:a0:s_0\[2186]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_1\\R\[1901] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_1\\S\[1902] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_0\\R\[1903] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_0\\S\[1904] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:status_6\[1907] = zero[8]
Removing Rhs of wire \PWM_5:PWMUDB:status_5\[1908] = \PWM_5:PWMUDB:final_kill_reg\[1922]
Removing Lhs of wire \PWM_5:PWMUDB:status_4\[1909] = zero[8]
Removing Rhs of wire \PWM_5:PWMUDB:status_3\[1910] = \PWM_5:PWMUDB:fifo_full\[1929]
Removing Rhs of wire \PWM_5:PWMUDB:status_1\[1912] = \PWM_5:PWMUDB:cmp2_status_reg\[1921]
Removing Rhs of wire \PWM_5:PWMUDB:status_0\[1913] = \PWM_5:PWMUDB:cmp1_status_reg\[1920]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status\[1918] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2\[1919] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\R\[1923] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\S\[1924] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\R\[1925] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\S\[1926] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\R\[1927] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\S\[1928] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_2\[1930] = \PWM_5:PWMUDB:tc_i\[1886]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_1\[1931] = \PWM_5:PWMUDB:runmode_enable\[1880]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_0\[1932] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:compare1\[2013] = \PWM_5:PWMUDB:cmp1_less\[1984]
Removing Lhs of wire \PWM_5:PWMUDB:pwm1_i\[2018] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:pwm2_i\[2020] = zero[8]
Removing Rhs of wire \PWM_5:Net_96\[2023] = \PWM_5:PWMUDB:pwm_i_reg\[2015]
Removing Lhs of wire \PWM_5:PWMUDB:pwm_temp\[2026] = \PWM_5:PWMUDB:cmp1\[1916]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_23\[2067] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_22\[2068] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_21\[2069] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_20\[2070] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_19\[2071] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_18\[2072] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_17\[2073] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_16\[2074] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_15\[2075] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_14\[2076] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_13\[2077] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_12\[2078] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_11\[2079] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_10\[2080] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_9\[2081] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_8\[2082] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_7\[2083] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_6\[2084] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_5\[2085] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_4\[2086] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_3\[2087] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_2\[2088] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_1\[2089] = \PWM_5:PWMUDB:MODIN11_1\[2090]
Removing Lhs of wire \PWM_5:PWMUDB:MODIN11_1\[2090] = \PWM_5:PWMUDB:dith_count_1\[1897]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:a_0\[2091] = \PWM_5:PWMUDB:MODIN11_0\[2092]
Removing Lhs of wire \PWM_5:PWMUDB:MODIN11_0\[2092] = \PWM_5:PWMUDB:dith_count_0\[1899]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2224] = one[24]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2225] = one[24]
Removing Rhs of wire Net_2779[2226] = \PWM_5:Net_96\[2023]
Removing Lhs of wire tmpOE__F_1_net_0[2234] = one[24]
Removing Lhs of wire tmpOE__F_2_net_0[2240] = one[24]
Removing Lhs of wire tmpOE__F_3_net_0[2246] = one[24]
Removing Lhs of wire tmpOE__F_4_net_0[2252] = one[24]
Removing Lhs of wire tmpOE__F_5_net_0[2258] = one[24]
Removing Lhs of wire \PWM_6:PWMUDB:ctrl_enable\[2276] = \PWM_6:PWMUDB:control_7\[2268]
Removing Lhs of wire \PWM_6:PWMUDB:hwCapture\[2286] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:hwEnable\[2287] = \PWM_6:PWMUDB:control_7\[2268]
Removing Lhs of wire \PWM_6:PWMUDB:trig_out\[2291] = one[24]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\R\[2293] = zero[8]
Removing Lhs of wire Net_4689[2294] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\S\[2295] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:final_enable\[2296] = \PWM_6:PWMUDB:runmode_enable\[2292]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\R\[2300] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\S\[2301] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\R\[2302] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\S\[2303] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill\[2306] = one[24]
Removing Lhs of wire \PWM_6:PWMUDB:add_vi_vv_MODGEN_12_1\[2310] = \PWM_6:PWMUDB:MODULE_12:g2:a0:s_1\[2597]
Removing Lhs of wire \PWM_6:PWMUDB:add_vi_vv_MODGEN_12_0\[2312] = \PWM_6:PWMUDB:MODULE_12:g2:a0:s_0\[2598]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_1\\R\[2313] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_1\\S\[2314] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_0\\R\[2315] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_0\\S\[2316] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:status_6\[2319] = zero[8]
Removing Rhs of wire \PWM_6:PWMUDB:status_5\[2320] = \PWM_6:PWMUDB:final_kill_reg\[2334]
Removing Lhs of wire \PWM_6:PWMUDB:status_4\[2321] = zero[8]
Removing Rhs of wire \PWM_6:PWMUDB:status_3\[2322] = \PWM_6:PWMUDB:fifo_full\[2341]
Removing Rhs of wire \PWM_6:PWMUDB:status_1\[2324] = \PWM_6:PWMUDB:cmp2_status_reg\[2333]
Removing Rhs of wire \PWM_6:PWMUDB:status_0\[2325] = \PWM_6:PWMUDB:cmp1_status_reg\[2332]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status\[2330] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2\[2331] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\R\[2335] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\S\[2336] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\R\[2337] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\S\[2338] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\R\[2339] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\S\[2340] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_2\[2342] = \PWM_6:PWMUDB:tc_i\[2298]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_1\[2343] = \PWM_6:PWMUDB:runmode_enable\[2292]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_0\[2344] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:compare1\[2425] = \PWM_6:PWMUDB:cmp1_less\[2396]
Removing Lhs of wire \PWM_6:PWMUDB:pwm1_i\[2430] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:pwm2_i\[2432] = zero[8]
Removing Rhs of wire \PWM_6:Net_96\[2435] = \PWM_6:PWMUDB:pwm_i_reg\[2427]
Removing Lhs of wire \PWM_6:PWMUDB:pwm_temp\[2438] = \PWM_6:PWMUDB:cmp1\[2328]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_23\[2479] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_22\[2480] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_21\[2481] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_20\[2482] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_19\[2483] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_18\[2484] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_17\[2485] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_16\[2486] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_15\[2487] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_14\[2488] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_13\[2489] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_12\[2490] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_11\[2491] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_10\[2492] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_9\[2493] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_8\[2494] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_7\[2495] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_6\[2496] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_5\[2497] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_4\[2498] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_3\[2499] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_2\[2500] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_1\[2501] = \PWM_6:PWMUDB:MODIN12_1\[2502]
Removing Lhs of wire \PWM_6:PWMUDB:MODIN12_1\[2502] = \PWM_6:PWMUDB:dith_count_1\[2309]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:a_0\[2503] = \PWM_6:PWMUDB:MODIN12_0\[2504]
Removing Lhs of wire \PWM_6:PWMUDB:MODIN12_0\[2504] = \PWM_6:PWMUDB:dith_count_0\[2311]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[2636] = one[24]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[2637] = one[24]
Removing Rhs of wire Net_6170[2638] = \PWM_6:Net_96\[2435]
Removing Lhs of wire tmpOE__F_6_net_0[2645] = one[24]
Removing Lhs of wire \PWM_7:PWMUDB:ctrl_enable\[2663] = \PWM_7:PWMUDB:control_7\[2655]
Removing Lhs of wire \PWM_7:PWMUDB:hwCapture\[2673] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:hwEnable\[2674] = \PWM_7:PWMUDB:control_7\[2655]
Removing Lhs of wire \PWM_7:PWMUDB:trig_out\[2678] = one[24]
Removing Lhs of wire \PWM_7:PWMUDB:runmode_enable\\R\[2680] = zero[8]
Removing Lhs of wire Net_4715[2681] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:runmode_enable\\S\[2682] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:final_enable\[2683] = \PWM_7:PWMUDB:runmode_enable\[2679]
Removing Lhs of wire \PWM_7:PWMUDB:ltch_kill_reg\\R\[2687] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:ltch_kill_reg\\S\[2688] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:min_kill_reg\\R\[2689] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:min_kill_reg\\S\[2690] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill\[2693] = one[24]
Removing Lhs of wire \PWM_7:PWMUDB:add_vi_vv_MODGEN_13_1\[2697] = \PWM_7:PWMUDB:MODULE_13:g2:a0:s_1\[2984]
Removing Lhs of wire \PWM_7:PWMUDB:add_vi_vv_MODGEN_13_0\[2699] = \PWM_7:PWMUDB:MODULE_13:g2:a0:s_0\[2985]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_1\\R\[2700] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_1\\S\[2701] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_0\\R\[2702] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:dith_count_0\\S\[2703] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:status_6\[2706] = zero[8]
Removing Rhs of wire \PWM_7:PWMUDB:status_5\[2707] = \PWM_7:PWMUDB:final_kill_reg\[2721]
Removing Lhs of wire \PWM_7:PWMUDB:status_4\[2708] = zero[8]
Removing Rhs of wire \PWM_7:PWMUDB:status_3\[2709] = \PWM_7:PWMUDB:fifo_full\[2728]
Removing Rhs of wire \PWM_7:PWMUDB:status_1\[2711] = \PWM_7:PWMUDB:cmp2_status_reg\[2720]
Removing Rhs of wire \PWM_7:PWMUDB:status_0\[2712] = \PWM_7:PWMUDB:cmp1_status_reg\[2719]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status\[2717] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2\[2718] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:cmp1_status_reg\\R\[2722] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:cmp1_status_reg\\S\[2723] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status_reg\\R\[2724] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status_reg\\S\[2725] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill_reg\\R\[2726] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill_reg\\S\[2727] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:cs_addr_2\[2729] = \PWM_7:PWMUDB:tc_i\[2685]
Removing Lhs of wire \PWM_7:PWMUDB:cs_addr_1\[2730] = \PWM_7:PWMUDB:runmode_enable\[2679]
Removing Lhs of wire \PWM_7:PWMUDB:cs_addr_0\[2731] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:compare1\[2812] = \PWM_7:PWMUDB:cmp1_less\[2783]
Removing Lhs of wire \PWM_7:PWMUDB:pwm1_i\[2817] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:pwm2_i\[2819] = zero[8]
Removing Rhs of wire \PWM_7:Net_96\[2822] = \PWM_7:PWMUDB:pwm_i_reg\[2814]
Removing Lhs of wire \PWM_7:PWMUDB:pwm_temp\[2825] = \PWM_7:PWMUDB:cmp1\[2715]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_23\[2866] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_22\[2867] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_21\[2868] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_20\[2869] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_19\[2870] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_18\[2871] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_17\[2872] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_16\[2873] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_15\[2874] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_14\[2875] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_13\[2876] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_12\[2877] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_11\[2878] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_10\[2879] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_9\[2880] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_8\[2881] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_7\[2882] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_6\[2883] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_5\[2884] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_4\[2885] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_3\[2886] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_2\[2887] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_1\[2888] = \PWM_7:PWMUDB:MODIN13_1\[2889]
Removing Lhs of wire \PWM_7:PWMUDB:MODIN13_1\[2889] = \PWM_7:PWMUDB:dith_count_1\[2696]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:a_0\[2890] = \PWM_7:PWMUDB:MODIN13_0\[2891]
Removing Lhs of wire \PWM_7:PWMUDB:MODIN13_0\[2891] = \PWM_7:PWMUDB:dith_count_0\[2698]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\[3023] = one[24]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\[3024] = one[24]
Removing Rhs of wire Net_6226[3025] = \PWM_7:Net_96\[2822]
Removing Lhs of wire tmpOE__F_7_net_0[3032] = one[24]
Removing Lhs of wire \PWM_8:PWMUDB:ctrl_enable\[3050] = \PWM_8:PWMUDB:control_7\[3042]
Removing Lhs of wire \PWM_8:PWMUDB:hwCapture\[3060] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:hwEnable\[3061] = \PWM_8:PWMUDB:control_7\[3042]
Removing Lhs of wire \PWM_8:PWMUDB:trig_out\[3065] = one[24]
Removing Lhs of wire \PWM_8:PWMUDB:runmode_enable\\R\[3067] = zero[8]
Removing Lhs of wire Net_4753[3068] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:runmode_enable\\S\[3069] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:final_enable\[3070] = \PWM_8:PWMUDB:runmode_enable\[3066]
Removing Lhs of wire \PWM_8:PWMUDB:ltch_kill_reg\\R\[3074] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:ltch_kill_reg\\S\[3075] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:min_kill_reg\\R\[3076] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:min_kill_reg\\S\[3077] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill\[3080] = one[24]
Removing Lhs of wire \PWM_8:PWMUDB:add_vi_vv_MODGEN_14_1\[3084] = \PWM_8:PWMUDB:MODULE_14:g2:a0:s_1\[3371]
Removing Lhs of wire \PWM_8:PWMUDB:add_vi_vv_MODGEN_14_0\[3086] = \PWM_8:PWMUDB:MODULE_14:g2:a0:s_0\[3372]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_1\\R\[3087] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_1\\S\[3088] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_0\\R\[3089] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:dith_count_0\\S\[3090] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:status_6\[3093] = zero[8]
Removing Rhs of wire \PWM_8:PWMUDB:status_5\[3094] = \PWM_8:PWMUDB:final_kill_reg\[3108]
Removing Lhs of wire \PWM_8:PWMUDB:status_4\[3095] = zero[8]
Removing Rhs of wire \PWM_8:PWMUDB:status_3\[3096] = \PWM_8:PWMUDB:fifo_full\[3115]
Removing Rhs of wire \PWM_8:PWMUDB:status_1\[3098] = \PWM_8:PWMUDB:cmp2_status_reg\[3107]
Removing Rhs of wire \PWM_8:PWMUDB:status_0\[3099] = \PWM_8:PWMUDB:cmp1_status_reg\[3106]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status\[3104] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2\[3105] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:cmp1_status_reg\\R\[3109] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:cmp1_status_reg\\S\[3110] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status_reg\\R\[3111] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status_reg\\S\[3112] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill_reg\\R\[3113] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill_reg\\S\[3114] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:cs_addr_2\[3116] = \PWM_8:PWMUDB:tc_i\[3072]
Removing Lhs of wire \PWM_8:PWMUDB:cs_addr_1\[3117] = \PWM_8:PWMUDB:runmode_enable\[3066]
Removing Lhs of wire \PWM_8:PWMUDB:cs_addr_0\[3118] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:compare1\[3199] = \PWM_8:PWMUDB:cmp1_less\[3170]
Removing Lhs of wire \PWM_8:PWMUDB:pwm1_i\[3204] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:pwm2_i\[3206] = zero[8]
Removing Rhs of wire \PWM_8:Net_96\[3209] = \PWM_8:PWMUDB:pwm_i_reg\[3201]
Removing Lhs of wire \PWM_8:PWMUDB:pwm_temp\[3212] = \PWM_8:PWMUDB:cmp1\[3102]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_23\[3253] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_22\[3254] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_21\[3255] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_20\[3256] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_19\[3257] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_18\[3258] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_17\[3259] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_16\[3260] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_15\[3261] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_14\[3262] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_13\[3263] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_12\[3264] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_11\[3265] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_10\[3266] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_9\[3267] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_8\[3268] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_7\[3269] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_6\[3270] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_5\[3271] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_4\[3272] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_3\[3273] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_2\[3274] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_1\[3275] = \PWM_8:PWMUDB:MODIN14_1\[3276]
Removing Lhs of wire \PWM_8:PWMUDB:MODIN14_1\[3276] = \PWM_8:PWMUDB:dith_count_1\[3083]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:a_0\[3277] = \PWM_8:PWMUDB:MODIN14_0\[3278]
Removing Lhs of wire \PWM_8:PWMUDB:MODIN14_0\[3278] = \PWM_8:PWMUDB:dith_count_0\[3085]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\[3410] = one[24]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\[3411] = one[24]
Removing Rhs of wire Net_6282[3412] = \PWM_8:Net_96\[3209]
Removing Lhs of wire tmpOE__F_8_net_0[3419] = one[24]
Removing Lhs of wire \PWM_9:PWMUDB:ctrl_enable\[3437] = \PWM_9:PWMUDB:control_7\[3429]
Removing Lhs of wire \PWM_9:PWMUDB:hwCapture\[3447] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:hwEnable\[3448] = \PWM_9:PWMUDB:control_7\[3429]
Removing Lhs of wire \PWM_9:PWMUDB:trig_out\[3452] = one[24]
Removing Lhs of wire \PWM_9:PWMUDB:runmode_enable\\R\[3454] = zero[8]
Removing Lhs of wire Net_4803[3455] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:runmode_enable\\S\[3456] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:final_enable\[3457] = \PWM_9:PWMUDB:runmode_enable\[3453]
Removing Lhs of wire \PWM_9:PWMUDB:ltch_kill_reg\\R\[3461] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:ltch_kill_reg\\S\[3462] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:min_kill_reg\\R\[3463] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:min_kill_reg\\S\[3464] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:final_kill\[3467] = one[24]
Removing Lhs of wire \PWM_9:PWMUDB:add_vi_vv_MODGEN_15_1\[3471] = \PWM_9:PWMUDB:MODULE_15:g2:a0:s_1\[3758]
Removing Lhs of wire \PWM_9:PWMUDB:add_vi_vv_MODGEN_15_0\[3473] = \PWM_9:PWMUDB:MODULE_15:g2:a0:s_0\[3759]
Removing Lhs of wire \PWM_9:PWMUDB:dith_count_1\\R\[3474] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:dith_count_1\\S\[3475] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:dith_count_0\\R\[3476] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:dith_count_0\\S\[3477] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:status_6\[3480] = zero[8]
Removing Rhs of wire \PWM_9:PWMUDB:status_5\[3481] = \PWM_9:PWMUDB:final_kill_reg\[3495]
Removing Lhs of wire \PWM_9:PWMUDB:status_4\[3482] = zero[8]
Removing Rhs of wire \PWM_9:PWMUDB:status_3\[3483] = \PWM_9:PWMUDB:fifo_full\[3502]
Removing Rhs of wire \PWM_9:PWMUDB:status_1\[3485] = \PWM_9:PWMUDB:cmp2_status_reg\[3494]
Removing Rhs of wire \PWM_9:PWMUDB:status_0\[3486] = \PWM_9:PWMUDB:cmp1_status_reg\[3493]
Removing Lhs of wire \PWM_9:PWMUDB:cmp2_status\[3491] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:cmp2\[3492] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:cmp1_status_reg\\R\[3496] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:cmp1_status_reg\\S\[3497] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:cmp2_status_reg\\R\[3498] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:cmp2_status_reg\\S\[3499] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:final_kill_reg\\R\[3500] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:final_kill_reg\\S\[3501] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:cs_addr_2\[3503] = \PWM_9:PWMUDB:tc_i\[3459]
Removing Lhs of wire \PWM_9:PWMUDB:cs_addr_1\[3504] = \PWM_9:PWMUDB:runmode_enable\[3453]
Removing Lhs of wire \PWM_9:PWMUDB:cs_addr_0\[3505] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:compare1\[3586] = \PWM_9:PWMUDB:cmp1_less\[3557]
Removing Lhs of wire \PWM_9:PWMUDB:pwm1_i\[3591] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:pwm2_i\[3593] = zero[8]
Removing Rhs of wire \PWM_9:Net_96\[3596] = \PWM_9:PWMUDB:pwm_i_reg\[3588]
Removing Lhs of wire \PWM_9:PWMUDB:pwm_temp\[3599] = \PWM_9:PWMUDB:cmp1\[3489]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_23\[3640] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_22\[3641] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_21\[3642] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_20\[3643] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_19\[3644] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_18\[3645] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_17\[3646] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_16\[3647] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_15\[3648] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_14\[3649] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_13\[3650] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_12\[3651] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_11\[3652] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_10\[3653] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_9\[3654] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_8\[3655] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_7\[3656] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_6\[3657] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_5\[3658] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_4\[3659] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_3\[3660] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_2\[3661] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_1\[3662] = \PWM_9:PWMUDB:MODIN15_1\[3663]
Removing Lhs of wire \PWM_9:PWMUDB:MODIN15_1\[3663] = \PWM_9:PWMUDB:dith_count_1\[3470]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:a_0\[3664] = \PWM_9:PWMUDB:MODIN15_0\[3665]
Removing Lhs of wire \PWM_9:PWMUDB:MODIN15_0\[3665] = \PWM_9:PWMUDB:dith_count_0\[3472]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\[3797] = one[24]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\[3798] = one[24]
Removing Rhs of wire Net_6338[3799] = \PWM_9:Net_96\[3596]
Removing Lhs of wire tmpOE__F_9_net_0[3806] = one[24]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_enable\[3811] = one[24]
Removing Lhs of wire \ADC:cmp_vv_vv_MODGEN_1\[3813] = \ADC:MODULE_1:g1:a0:xeq\[4148]
Removing Rhs of wire \ADC:clock\[3814] = \ADC:Net_3874\[4048]
Removing Rhs of wire \ADC:ch_addr_5\[3816] = \ADC:bSAR_SEQ:count_5\[4015]
Removing Rhs of wire \ADC:ch_addr_4\[3818] = \ADC:bSAR_SEQ:count_4\[4016]
Removing Rhs of wire \ADC:ch_addr_3\[3820] = \ADC:bSAR_SEQ:count_3\[4017]
Removing Rhs of wire \ADC:ch_addr_2\[3822] = \ADC:bSAR_SEQ:count_2\[4018]
Removing Rhs of wire \ADC:ch_addr_1\[3824] = \ADC:bSAR_SEQ:count_1\[4019]
Removing Rhs of wire \ADC:ch_addr_0\[3826] = \ADC:bSAR_SEQ:count_0\[4020]
Removing Lhs of wire \ADC:SAR:vp_ctl_0\[3960] = zero[8]
Removing Lhs of wire \ADC:SAR:vp_ctl_2\[3961] = zero[8]
Removing Lhs of wire \ADC:SAR:vn_ctl_1\[3962] = zero[8]
Removing Lhs of wire \ADC:SAR:vn_ctl_3\[3963] = zero[8]
Removing Lhs of wire \ADC:SAR:vp_ctl_1\[3964] = zero[8]
Removing Lhs of wire \ADC:SAR:vp_ctl_3\[3965] = zero[8]
Removing Lhs of wire \ADC:SAR:vn_ctl_0\[3966] = zero[8]
Removing Lhs of wire \ADC:SAR:vn_ctl_2\[3967] = zero[8]
Removing Lhs of wire \ADC:SAR:Net_188\[3968] = \ADC:clock\[3814]
Removing Lhs of wire \ADC:SAR:soc\[3974] = zero[8]
Removing Rhs of wire \ADC:bSAR_SEQ:enable\[4005] = \ADC:bSAR_SEQ:control_0\[4006]
Removing Rhs of wire \ADC:bSAR_SEQ:load_period\[4007] = \ADC:bSAR_SEQ:control_1\[4008]
Removing Lhs of wire \ADC:bSAR_SEQ:status_7\[4021] = zero[8]
Removing Lhs of wire \ADC:bSAR_SEQ:status_6\[4022] = zero[8]
Removing Lhs of wire \ADC:bSAR_SEQ:status_5\[4023] = zero[8]
Removing Lhs of wire \ADC:bSAR_SEQ:status_4\[4024] = zero[8]
Removing Lhs of wire \ADC:bSAR_SEQ:status_3\[4025] = zero[8]
Removing Lhs of wire \ADC:bSAR_SEQ:status_2\[4026] = zero[8]
Removing Lhs of wire \ADC:bSAR_SEQ:status_1\[4027] = zero[8]
Removing Rhs of wire \ADC:bSAR_SEQ:status_0\[4028] = \ADC:bSAR_SEQ:nrq_edge_detect_reg\[4029]
Removing Rhs of wire Net_5050[4036] = \ADC:bSAR_SEQ:status_0\[4028]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_5\[4059] = \ADC:MODIN1_5\[4060]
Removing Lhs of wire \ADC:MODIN1_5\[4060] = \ADC:ch_addr_5\[3816]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_4\[4061] = \ADC:MODIN1_4\[4062]
Removing Lhs of wire \ADC:MODIN1_4\[4062] = \ADC:ch_addr_4\[3818]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_3\[4063] = \ADC:MODIN1_3\[4064]
Removing Lhs of wire \ADC:MODIN1_3\[4064] = \ADC:ch_addr_3\[3820]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_2\[4065] = \ADC:MODIN1_2\[4066]
Removing Lhs of wire \ADC:MODIN1_2\[4066] = \ADC:ch_addr_2\[3822]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_1\[4067] = \ADC:MODIN1_1\[4068]
Removing Lhs of wire \ADC:MODIN1_1\[4068] = \ADC:ch_addr_1\[3824]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_0\[4069] = \ADC:MODIN1_0\[4070]
Removing Lhs of wire \ADC:MODIN1_0\[4070] = \ADC:ch_addr_0\[3826]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_5\[4071] = \ADC:MODIN2_5\[4072]
Removing Lhs of wire \ADC:MODIN2_5\[4072] = \ADC:AMuxHw_2_Decoder_old_id_5\[3815]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_4\[4073] = \ADC:MODIN2_4\[4074]
Removing Lhs of wire \ADC:MODIN2_4\[4074] = \ADC:AMuxHw_2_Decoder_old_id_4\[3817]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_3\[4075] = \ADC:MODIN2_3\[4076]
Removing Lhs of wire \ADC:MODIN2_3\[4076] = \ADC:AMuxHw_2_Decoder_old_id_3\[3819]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_2\[4077] = \ADC:MODIN2_2\[4078]
Removing Lhs of wire \ADC:MODIN2_2\[4078] = \ADC:AMuxHw_2_Decoder_old_id_2\[3821]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_1\[4079] = \ADC:MODIN2_1\[4080]
Removing Lhs of wire \ADC:MODIN2_1\[4080] = \ADC:AMuxHw_2_Decoder_old_id_1\[3823]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_0\[4081] = \ADC:MODIN2_0\[4082]
Removing Lhs of wire \ADC:MODIN2_0\[4082] = \ADC:AMuxHw_2_Decoder_old_id_0\[3825]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_5\[4083] = \ADC:ch_addr_5\[3816]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_4\[4084] = \ADC:ch_addr_4\[3818]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_3\[4085] = \ADC:ch_addr_3\[3820]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_2\[4086] = \ADC:ch_addr_2\[3822]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_1\[4087] = \ADC:ch_addr_1\[3824]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_0\[4088] = \ADC:ch_addr_0\[3826]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_5\[4089] = \ADC:AMuxHw_2_Decoder_old_id_5\[3815]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_4\[4090] = \ADC:AMuxHw_2_Decoder_old_id_4\[3817]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_3\[4091] = \ADC:AMuxHw_2_Decoder_old_id_3\[3819]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_2\[4092] = \ADC:AMuxHw_2_Decoder_old_id_2\[3821]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_1\[4093] = \ADC:AMuxHw_2_Decoder_old_id_1\[3823]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_0\[4094] = \ADC:AMuxHw_2_Decoder_old_id_0\[3825]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_5\[4095] = \ADC:ch_addr_5\[3816]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_4\[4096] = \ADC:ch_addr_4\[3818]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_3\[4097] = \ADC:ch_addr_3\[3820]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_2\[4098] = \ADC:ch_addr_2\[3822]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_1\[4099] = \ADC:ch_addr_1\[3824]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_0\[4100] = \ADC:ch_addr_0\[3826]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_5\[4101] = \ADC:AMuxHw_2_Decoder_old_id_5\[3815]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_4\[4102] = \ADC:AMuxHw_2_Decoder_old_id_4\[3817]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_3\[4103] = \ADC:AMuxHw_2_Decoder_old_id_3\[3819]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_2\[4104] = \ADC:AMuxHw_2_Decoder_old_id_2\[3821]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_1\[4105] = \ADC:AMuxHw_2_Decoder_old_id_1\[3823]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_0\[4106] = \ADC:AMuxHw_2_Decoder_old_id_0\[3825]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\[4113] = one[24]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:eq_0\[4114] = \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\[4112]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:eqi_0\[4120] = \ADC:MODULE_1:g1:a0:gx:u0:eq_5\[4119]
Removing Rhs of wire \ADC:MODULE_1:g1:a0:xeq\[4148] = \ADC:MODULE_1:g1:a0:gx:u0:aeqb_1\[4121]
Removing Lhs of wire tmpOE__POT1_net_0[4160] = one[24]
Removing Lhs of wire tmpOE__POT2_net_0[4166] = one[24]
Removing Lhs of wire tmpOE__POT3_net_0[4172] = one[24]
Removing Lhs of wire tmpOE__POT4_net_0[4178] = one[24]
Removing Lhs of wire tmpOE__POT5_net_0[4184] = one[24]
Removing Lhs of wire tmpOE__MODE_net_0[4190] = one[24]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[4195] = zero[8]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[4210] = \UART:BUART:rx_bitclk_pre\[154]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[4219] = \UART:BUART:rx_parity_error_pre\[231]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[4220] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[4224] = one[24]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[4225] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[4226] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[4229] = one[24]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[4232] = \PWM_1:PWMUDB:cmp1\[392]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[4233] = \PWM_1:PWMUDB:cmp1_status\[393]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[4234] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[4236] = \PWM_1:PWMUDB:pwm_i\[492]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[4237] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[4238] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[4239] = \PWM_1:PWMUDB:status_2\[387]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[4240] = one[24]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[4241] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[4242] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[4245] = one[24]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare1\\D\[4248] = \PWM_2:PWMUDB:cmp1\[773]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\D\[4249] = \PWM_2:PWMUDB:cmp1_status\[774]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\D\[4250] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[4252] = \PWM_2:PWMUDB:pwm_i\[873]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[4253] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[4254] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:tc_i_reg\\D\[4255] = \PWM_2:PWMUDB:status_2\[768]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\D\[4256] = one[24]
Removing Lhs of wire \PWM_3:PWMUDB:prevCapture\\D\[4257] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:trig_last\\D\[4258] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\D\[4261] = one[24]
Removing Lhs of wire \PWM_3:PWMUDB:prevCompare1\\D\[4264] = \PWM_3:PWMUDB:cmp1\[1154]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\D\[4265] = \PWM_3:PWMUDB:cmp1_status\[1155]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\D\[4266] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_i_reg\\D\[4268] = \PWM_3:PWMUDB:pwm_i\[1254]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i_reg\\D\[4269] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i_reg\\D\[4270] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:tc_i_reg\\D\[4271] = \PWM_3:PWMUDB:status_2\[1149]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\D\[4272] = one[24]
Removing Lhs of wire \PWM_4:PWMUDB:prevCapture\\D\[4273] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:trig_last\\D\[4274] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\D\[4277] = one[24]
Removing Lhs of wire \PWM_4:PWMUDB:prevCompare1\\D\[4280] = \PWM_4:PWMUDB:cmp1\[1535]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\D\[4281] = \PWM_4:PWMUDB:cmp1_status\[1536]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\D\[4282] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_i_reg\\D\[4284] = \PWM_4:PWMUDB:pwm_i\[1635]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_i_reg\\D\[4285] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_i_reg\\D\[4286] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:tc_i_reg\\D\[4287] = \PWM_4:PWMUDB:status_2\[1530]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\D\[4288] = one[24]
Removing Lhs of wire \PWM_5:PWMUDB:prevCapture\\D\[4289] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:trig_last\\D\[4290] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\D\[4293] = one[24]
Removing Lhs of wire \PWM_5:PWMUDB:prevCompare1\\D\[4296] = \PWM_5:PWMUDB:cmp1\[1916]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\D\[4297] = \PWM_5:PWMUDB:cmp1_status\[1917]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\D\[4298] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:pwm_i_reg\\D\[4300] = \PWM_5:PWMUDB:pwm_i\[2016]
Removing Lhs of wire \PWM_5:PWMUDB:pwm1_i_reg\\D\[4301] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:pwm2_i_reg\\D\[4302] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:tc_i_reg\\D\[4303] = \PWM_5:PWMUDB:status_2\[1911]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\D\[4304] = one[24]
Removing Lhs of wire \PWM_6:PWMUDB:prevCapture\\D\[4305] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:trig_last\\D\[4306] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\D\[4309] = one[24]
Removing Lhs of wire \PWM_6:PWMUDB:prevCompare1\\D\[4312] = \PWM_6:PWMUDB:cmp1\[2328]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\D\[4313] = \PWM_6:PWMUDB:cmp1_status\[2329]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\D\[4314] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:pwm_i_reg\\D\[4316] = \PWM_6:PWMUDB:pwm_i\[2428]
Removing Lhs of wire \PWM_6:PWMUDB:pwm1_i_reg\\D\[4317] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:pwm2_i_reg\\D\[4318] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:tc_i_reg\\D\[4319] = \PWM_6:PWMUDB:status_2\[2323]
Removing Lhs of wire \PWM_7:PWMUDB:min_kill_reg\\D\[4320] = one[24]
Removing Lhs of wire \PWM_7:PWMUDB:prevCapture\\D\[4321] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:trig_last\\D\[4322] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:ltch_kill_reg\\D\[4325] = one[24]
Removing Lhs of wire \PWM_7:PWMUDB:prevCompare1\\D\[4328] = \PWM_7:PWMUDB:cmp1\[2715]
Removing Lhs of wire \PWM_7:PWMUDB:cmp1_status_reg\\D\[4329] = \PWM_7:PWMUDB:cmp1_status\[2716]
Removing Lhs of wire \PWM_7:PWMUDB:cmp2_status_reg\\D\[4330] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:pwm_i_reg\\D\[4332] = \PWM_7:PWMUDB:pwm_i\[2815]
Removing Lhs of wire \PWM_7:PWMUDB:pwm1_i_reg\\D\[4333] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:pwm2_i_reg\\D\[4334] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:tc_i_reg\\D\[4335] = \PWM_7:PWMUDB:status_2\[2710]
Removing Lhs of wire \PWM_8:PWMUDB:min_kill_reg\\D\[4336] = one[24]
Removing Lhs of wire \PWM_8:PWMUDB:prevCapture\\D\[4337] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:trig_last\\D\[4338] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:ltch_kill_reg\\D\[4341] = one[24]
Removing Lhs of wire \PWM_8:PWMUDB:prevCompare1\\D\[4344] = \PWM_8:PWMUDB:cmp1\[3102]
Removing Lhs of wire \PWM_8:PWMUDB:cmp1_status_reg\\D\[4345] = \PWM_8:PWMUDB:cmp1_status\[3103]
Removing Lhs of wire \PWM_8:PWMUDB:cmp2_status_reg\\D\[4346] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:pwm_i_reg\\D\[4348] = \PWM_8:PWMUDB:pwm_i\[3202]
Removing Lhs of wire \PWM_8:PWMUDB:pwm1_i_reg\\D\[4349] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:pwm2_i_reg\\D\[4350] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:tc_i_reg\\D\[4351] = \PWM_8:PWMUDB:status_2\[3097]
Removing Lhs of wire \PWM_9:PWMUDB:min_kill_reg\\D\[4352] = one[24]
Removing Lhs of wire \PWM_9:PWMUDB:prevCapture\\D\[4353] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:trig_last\\D\[4354] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:ltch_kill_reg\\D\[4357] = one[24]
Removing Lhs of wire \PWM_9:PWMUDB:prevCompare1\\D\[4360] = \PWM_9:PWMUDB:cmp1\[3489]
Removing Lhs of wire \PWM_9:PWMUDB:cmp1_status_reg\\D\[4361] = \PWM_9:PWMUDB:cmp1_status\[3490]
Removing Lhs of wire \PWM_9:PWMUDB:cmp2_status_reg\\D\[4362] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:pwm_i_reg\\D\[4364] = \PWM_9:PWMUDB:pwm_i\[3589]
Removing Lhs of wire \PWM_9:PWMUDB:pwm1_i_reg\\D\[4365] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:pwm2_i_reg\\D\[4366] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:tc_i_reg\\D\[4367] = \PWM_9:PWMUDB:status_2\[3484]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_5\\D\[4368] = \ADC:ch_addr_5\[3816]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_4\\D\[4369] = \ADC:ch_addr_4\[3818]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_3\\D\[4370] = \ADC:ch_addr_3\[3820]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_2\\D\[4371] = \ADC:ch_addr_2\[3822]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_1\\D\[4372] = \ADC:ch_addr_1\[3824]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_0\\D\[4373] = \ADC:ch_addr_0\[3826]
Removing Lhs of wire \ADC:bSAR_SEQ:nrq_edge_detect_reg\\D\[4438] = \ADC:bSAR_SEQ:nrq_edge_detect\[4035]
Removing Lhs of wire \ADC:bSAR_SEQ:nrq_reg\\D\[4440] = \ADC:bSAR_SEQ:bus_clk_nrq_reg\[4032]

------------------------------------------------------
Aliased 0 equations, 942 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:cmp1\' (cost = 0):
\PWM_3:PWMUDB:cmp1\ <= (\PWM_3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:cmp1\' (cost = 0):
\PWM_4:PWMUDB:cmp1\ <= (\PWM_4:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:cmp1\' (cost = 0):
\PWM_5:PWMUDB:cmp1\ <= (\PWM_5:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \PWM_5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_5:PWMUDB:dith_count_1\ and \PWM_5:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:cmp1\' (cost = 0):
\PWM_6:PWMUDB:cmp1\ <= (\PWM_6:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_6:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:s_0\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:s_0\ <= (not \PWM_6:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_6:PWMUDB:dith_count_1\ and \PWM_6:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:cmp1\' (cost = 0):
\PWM_7:PWMUDB:cmp1\ <= (\PWM_7:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_7:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:s_0\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:s_0\ <= (not \PWM_7:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_7:PWMUDB:dith_count_1\ and \PWM_7:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:cmp1\' (cost = 0):
\PWM_8:PWMUDB:cmp1\ <= (\PWM_8:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_8:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:s_0\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:s_0\ <= (not \PWM_8:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_8:PWMUDB:dith_count_1\ and \PWM_8:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:cmp1\' (cost = 0):
\PWM_9:PWMUDB:cmp1\ <= (\PWM_9:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_9:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:s_0\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:s_0\ <= (not \PWM_9:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_9:PWMUDB:dith_count_1\ and \PWM_9:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\ADC:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\ADC:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\ADC:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\ADC:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\ADC:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \ADC:ch_addr_4\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_4\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \ADC:ch_addr_1\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_1\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_3:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_4:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_4:PWMUDB:dith_count_0\ and \PWM_4:PWMUDB:dith_count_1\)
	OR (not \PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\PWM_5:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \PWM_5:PWMUDB:dith_count_0\ and \PWM_5:PWMUDB:dith_count_1\)
	OR (not \PWM_5:PWMUDB:dith_count_1\ and \PWM_5:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:s_1\' (cost = 2):
\PWM_6:PWMUDB:MODULE_12:g2:a0:s_1\ <= ((not \PWM_6:PWMUDB:dith_count_0\ and \PWM_6:PWMUDB:dith_count_1\)
	OR (not \PWM_6:PWMUDB:dith_count_1\ and \PWM_6:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:s_1\' (cost = 2):
\PWM_7:PWMUDB:MODULE_13:g2:a0:s_1\ <= ((not \PWM_7:PWMUDB:dith_count_0\ and \PWM_7:PWMUDB:dith_count_1\)
	OR (not \PWM_7:PWMUDB:dith_count_1\ and \PWM_7:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:s_1\' (cost = 2):
\PWM_8:PWMUDB:MODULE_14:g2:a0:s_1\ <= ((not \PWM_8:PWMUDB:dith_count_0\ and \PWM_8:PWMUDB:dith_count_1\)
	OR (not \PWM_8:PWMUDB:dith_count_1\ and \PWM_8:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:s_1\' (cost = 2):
\PWM_9:PWMUDB:MODULE_15:g2:a0:s_1\ <= ((not \PWM_9:PWMUDB:dith_count_0\ and \PWM_9:PWMUDB:dith_count_1\)
	OR (not \PWM_9:PWMUDB:dith_count_1\ and \PWM_9:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:xeq\' (cost = 64):
\ADC:MODULE_1:g1:a0:xeq\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_7 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_7 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_7 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_7 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_7 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal \ADC:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\ADC:AMuxHw_2_Decoder_is_active\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 269 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_3:PWMUDB:final_capture\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_4:PWMUDB:final_capture\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_5:PWMUDB:final_capture\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_6:PWMUDB:final_capture\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_7:PWMUDB:final_capture\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_8:PWMUDB:final_capture\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_9:PWMUDB:final_capture\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_5:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_6:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_7:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_8:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_9:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[118] = \UART:BUART:rx_bitclk\[166]
Removing Lhs of wire \UART:BUART:rx_status_0\[217] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_6\[226] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[410] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[671] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[681] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[691] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[791] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1052] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1062] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1072] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:final_capture\[1172] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1433] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1443] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1453] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:final_capture\[1553] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[1814] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[1824] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[1834] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:final_capture\[1934] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[2195] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[2205] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[2215] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:final_capture\[2346] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\[2607] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\[2617] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\[2627] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:final_capture\[2733] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\[2994] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\[3004] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\[3014] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:final_capture\[3120] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_24\[3381] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_16\[3391] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_8\[3401] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:final_capture\[3507] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\[3768] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\[3778] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\[3788] = zero[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[4202] = \UART:BUART:tx_ctrl_mark_last\[109]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[4214] = zero[8]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[4215] = zero[8]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[4217] = zero[8]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[4218] = \UART:BUART:rx_markspace_pre\[230]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[4223] = \UART:BUART:rx_parity_bit\[236]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[4227] = \PWM_1:PWMUDB:control_7\[332]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[4235] = zero[8]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[4243] = \PWM_2:PWMUDB:control_7\[713]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\D\[4251] = zero[8]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\D\[4259] = \PWM_3:PWMUDB:control_7\[1094]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\D\[4267] = zero[8]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\D\[4275] = \PWM_4:PWMUDB:control_7\[1475]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\D\[4283] = zero[8]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\D\[4291] = \PWM_5:PWMUDB:control_7\[1856]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\D\[4299] = zero[8]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\D\[4307] = \PWM_6:PWMUDB:control_7\[2268]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\D\[4315] = zero[8]
Removing Lhs of wire \PWM_7:PWMUDB:runmode_enable\\D\[4323] = \PWM_7:PWMUDB:control_7\[2655]
Removing Lhs of wire \PWM_7:PWMUDB:final_kill_reg\\D\[4331] = zero[8]
Removing Lhs of wire \PWM_8:PWMUDB:runmode_enable\\D\[4339] = \PWM_8:PWMUDB:control_7\[3042]
Removing Lhs of wire \PWM_8:PWMUDB:final_kill_reg\\D\[4347] = zero[8]
Removing Lhs of wire \PWM_9:PWMUDB:runmode_enable\\D\[4355] = \PWM_9:PWMUDB:control_7\[3429]
Removing Lhs of wire \PWM_9:PWMUDB:final_kill_reg\\D\[4363] = zero[8]

------------------------------------------------------
Aliased 0 equations, 63 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_7 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_7 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\isaac\Documents\PSoC Creator\Reciever\Reciever.cydsn\Reciever.cyprj" -dcpsoc3 Reciever.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.026ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 02 December 2019 01:07:29
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\isaac\Documents\PSoC Creator\Reciever\Reciever.cydsn\Reciever.cyprj -d CY8C5888LTI-LP097 Reciever.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_7:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_8:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_9:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:lti_1\ kept \ADC:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:gti_1\ kept \ADC:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:lti_0\ kept \ADC:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:gti_0\ kept \ADC:MODULE_1:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_7:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_8:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_9:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_9:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_9:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_9:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_9:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_9:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock ADC_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_IntClock'. Fanout=73, Signal=\ADC:clock\
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=9, Signal=Net_1153
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_4:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_5:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_6:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_7:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_8:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_9:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ADC:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: ADC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \ADC:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: ADC_IntClock, EnableOut: \ADC:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \ADC:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: ADC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADC_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX(0)__PA ,
            fb => Net_7 ,
            pad => RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX(0)__PA ,
            pin_input => Net_2 ,
            pad => TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = F_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => F_1(0)__PA ,
            pin_input => Net_3428 ,
            pad => F_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = F_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => F_2(0)__PA ,
            pin_input => Net_3495 ,
            pad => F_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = F_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => F_3(0)__PA ,
            pin_input => Net_3562 ,
            pad => F_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = F_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => F_4(0)__PA ,
            pin_input => Net_3629 ,
            pad => F_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = F_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => F_5(0)__PA ,
            pin_input => Net_2779 ,
            pad => F_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = F_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => F_6(0)__PA ,
            pin_input => Net_6170 ,
            pad => F_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = F_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => F_7(0)__PA ,
            pin_input => Net_6226 ,
            pad => F_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = F_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => F_8(0)__PA ,
            pin_input => Net_6282 ,
            pad => F_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = F_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => F_9(0)__PA ,
            pin_input => Net_6338 ,
            pad => F_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT1(0)__PA ,
            analog_term => Net_5051 ,
            pad => POT1(0)_PAD ,
            pin_input => \ADC:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = POT2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT2(0)__PA ,
            analog_term => Net_5052 ,
            pad => POT2(0)_PAD ,
            pin_input => \ADC:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = POT3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT3(0)__PA ,
            analog_term => Net_5054 ,
            pad => POT3(0)_PAD ,
            pin_input => \ADC:AMuxHw_2_Decoder_one_hot_2\ );
        Properties:
        {
        }

    Pin : Name = POT4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT4(0)__PA ,
            analog_term => Net_5055 ,
            pad => POT4(0)_PAD ,
            pin_input => \ADC:AMuxHw_2_Decoder_one_hot_3\ );
        Properties:
        {
        }

    Pin : Name = POT5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT5(0)__PA ,
            analog_term => Net_5057 ,
            pad => POT5(0)_PAD ,
            pin_input => \ADC:AMuxHw_2_Decoder_one_hot_4\ );
        Properties:
        {
        }

    Pin : Name = MODE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODE(0)__PA ,
            pad => MODE(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC:AMuxHw_2_Decoder_old_id_5\ * !\ADC:ch_addr_5\
            + \ADC:AMuxHw_2_Decoder_old_id_4\ * !\ADC:ch_addr_4\
            + \ADC:AMuxHw_2_Decoder_old_id_3\ * !\ADC:ch_addr_3\
            + \ADC:AMuxHw_2_Decoder_old_id_2\ * !\ADC:ch_addr_2\
            + !\ADC:AMuxHw_2_Decoder_old_id_1\ * \ADC:ch_addr_1\
            + \ADC:AMuxHw_2_Decoder_old_id_1\ * !\ADC:ch_addr_1\
            + !\ADC:AMuxHw_2_Decoder_old_id_0\ * \ADC:ch_addr_0\
            + \ADC:AMuxHw_2_Decoder_old_id_0\ * !\ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_7 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:tc_i\
        );
        Output = \PWM_4:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:runmode_enable\ * \PWM_5:PWMUDB:tc_i\
        );
        Output = \PWM_5:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_6:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:runmode_enable\ * \PWM_6:PWMUDB:tc_i\
        );
        Output = \PWM_6:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_7:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:runmode_enable\ * \PWM_7:PWMUDB:tc_i\
        );
        Output = \PWM_7:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_8:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:runmode_enable\ * \PWM_8:PWMUDB:tc_i\
        );
        Output = \PWM_8:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_9:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_9:PWMUDB:runmode_enable\ * \PWM_9:PWMUDB:tc_i\
        );
        Output = \PWM_9:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * \ADC:ch_addr_5\
            + !\ADC:AMuxHw_2_Decoder_old_id_4\ * \ADC:ch_addr_4\
            + !\ADC:AMuxHw_2_Decoder_old_id_3\ * \ADC:ch_addr_3\
            + !\ADC:AMuxHw_2_Decoder_old_id_2\ * \ADC:ch_addr_2\
            + \ADC:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ADC:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5049 * !\ADC:bSAR_SEQ:load_period\
        );
        Output = \ADC:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_7 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_7 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3428, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_3428 (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3495, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_3495 (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3562, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_3562 (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3629, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_3629 (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\
        );
        Output = \PWM_5:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_5:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:prevCompare1\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2779, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:runmode_enable\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = Net_2779 (fanout=1)

    MacroCell: Name=\PWM_6:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\
        );
        Output = \PWM_6:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_6:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_6:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_6:PWMUDB:prevCompare1\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6170, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:runmode_enable\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = Net_6170 (fanout=1)

    MacroCell: Name=\PWM_7:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\
        );
        Output = \PWM_7:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_7:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_7:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:prevCompare1\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6226, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:runmode_enable\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = Net_6226 (fanout=1)

    MacroCell: Name=\PWM_8:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\
        );
        Output = \PWM_8:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_8:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_8:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_8:PWMUDB:prevCompare1\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6282, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:runmode_enable\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = Net_6282 (fanout=1)

    MacroCell: Name=\PWM_9:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_9:PWMUDB:control_7\
        );
        Output = \PWM_9:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_9:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_9:PWMUDB:cmp1_less\
        );
        Output = \PWM_9:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_9:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_9:PWMUDB:prevCompare1\ * \PWM_9:PWMUDB:cmp1_less\
        );
        Output = \PWM_9:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6338, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_9:PWMUDB:runmode_enable\ * \PWM_9:PWMUDB:cmp1_less\
        );
        Output = Net_6338 (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_5\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_4\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_3\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_2\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_1\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_5050, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC:bSAR_SEQ:nrq_reg\
        );
        Output = Net_5050 (fanout=3)

    MacroCell: Name=\ADC:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_5050
            + \ADC:Net_3935\
        );
        Output = \ADC:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\ADC:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC:bSAR_SEQ:nrq_reg\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
            chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
            chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_4:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_4:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ ,
            chain_in => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_4:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_5:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_5:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_5:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_5:PWMUDB:status_3\ ,
            chain_in => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_5:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_6:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_6:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_6:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_6:PWMUDB:status_3\ ,
            chain_in => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_6:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_7:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_7:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_7:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_7:PWMUDB:status_3\ ,
            chain_in => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_7:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_8:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_8:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_8:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_8:PWMUDB:status_3\ ,
            chain_in => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_8:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_9:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_9:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_9:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_9:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_9:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_9:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1153 ,
            cs_addr_2 => \PWM_9:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_9:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_9:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_9:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_9:PWMUDB:status_3\ ,
            chain_in => \PWM_9:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_9:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ADC:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \ADC:clock\ ,
            status_0 => Net_5050 ,
            clk_en => \ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_4523 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1153 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1153 ,
            status_3 => \PWM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2:PWMUDB:status_2\ ,
            status_0 => \PWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1153 ,
            status_3 => \PWM_3:PWMUDB:status_3\ ,
            status_2 => \PWM_3:PWMUDB:status_2\ ,
            status_0 => \PWM_3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1153 ,
            status_3 => \PWM_4:PWMUDB:status_3\ ,
            status_2 => \PWM_4:PWMUDB:status_2\ ,
            status_0 => \PWM_4:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_5:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1153 ,
            status_3 => \PWM_5:PWMUDB:status_3\ ,
            status_2 => \PWM_5:PWMUDB:status_2\ ,
            status_0 => \PWM_5:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_6:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1153 ,
            status_3 => \PWM_6:PWMUDB:status_3\ ,
            status_2 => \PWM_6:PWMUDB:status_2\ ,
            status_0 => \PWM_6:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_7:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1153 ,
            status_3 => \PWM_7:PWMUDB:status_3\ ,
            status_2 => \PWM_7:PWMUDB:status_2\ ,
            status_0 => \PWM_7:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_8:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1153 ,
            status_3 => \PWM_8:PWMUDB:status_3\ ,
            status_2 => \PWM_8:PWMUDB:status_2\ ,
            status_0 => \PWM_8:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_9:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1153 ,
            status_3 => \PWM_9:PWMUDB:status_3\ ,
            status_2 => \PWM_9:PWMUDB:status_2\ ,
            status_0 => \PWM_9:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\ADC:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \ADC:nrq\ ,
            out => \ADC:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1153 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1153 ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1153 ,
            control_7 => \PWM_3:PWMUDB:control_7\ ,
            control_6 => \PWM_3:PWMUDB:control_6\ ,
            control_5 => \PWM_3:PWMUDB:control_5\ ,
            control_4 => \PWM_3:PWMUDB:control_4\ ,
            control_3 => \PWM_3:PWMUDB:control_3\ ,
            control_2 => \PWM_3:PWMUDB:control_2\ ,
            control_1 => \PWM_3:PWMUDB:control_1\ ,
            control_0 => \PWM_3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1153 ,
            control_7 => \PWM_4:PWMUDB:control_7\ ,
            control_6 => \PWM_4:PWMUDB:control_6\ ,
            control_5 => \PWM_4:PWMUDB:control_5\ ,
            control_4 => \PWM_4:PWMUDB:control_4\ ,
            control_3 => \PWM_4:PWMUDB:control_3\ ,
            control_2 => \PWM_4:PWMUDB:control_2\ ,
            control_1 => \PWM_4:PWMUDB:control_1\ ,
            control_0 => \PWM_4:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_5:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1153 ,
            control_7 => \PWM_5:PWMUDB:control_7\ ,
            control_6 => \PWM_5:PWMUDB:control_6\ ,
            control_5 => \PWM_5:PWMUDB:control_5\ ,
            control_4 => \PWM_5:PWMUDB:control_4\ ,
            control_3 => \PWM_5:PWMUDB:control_3\ ,
            control_2 => \PWM_5:PWMUDB:control_2\ ,
            control_1 => \PWM_5:PWMUDB:control_1\ ,
            control_0 => \PWM_5:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_6:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1153 ,
            control_7 => \PWM_6:PWMUDB:control_7\ ,
            control_6 => \PWM_6:PWMUDB:control_6\ ,
            control_5 => \PWM_6:PWMUDB:control_5\ ,
            control_4 => \PWM_6:PWMUDB:control_4\ ,
            control_3 => \PWM_6:PWMUDB:control_3\ ,
            control_2 => \PWM_6:PWMUDB:control_2\ ,
            control_1 => \PWM_6:PWMUDB:control_1\ ,
            control_0 => \PWM_6:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_7:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1153 ,
            control_7 => \PWM_7:PWMUDB:control_7\ ,
            control_6 => \PWM_7:PWMUDB:control_6\ ,
            control_5 => \PWM_7:PWMUDB:control_5\ ,
            control_4 => \PWM_7:PWMUDB:control_4\ ,
            control_3 => \PWM_7:PWMUDB:control_3\ ,
            control_2 => \PWM_7:PWMUDB:control_2\ ,
            control_1 => \PWM_7:PWMUDB:control_1\ ,
            control_0 => \PWM_7:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_8:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1153 ,
            control_7 => \PWM_8:PWMUDB:control_7\ ,
            control_6 => \PWM_8:PWMUDB:control_6\ ,
            control_5 => \PWM_8:PWMUDB:control_5\ ,
            control_4 => \PWM_8:PWMUDB:control_4\ ,
            control_3 => \PWM_8:PWMUDB:control_3\ ,
            control_2 => \PWM_8:PWMUDB:control_2\ ,
            control_1 => \PWM_8:PWMUDB:control_1\ ,
            control_0 => \PWM_8:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_9:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1153 ,
            control_7 => \PWM_9:PWMUDB:control_7\ ,
            control_6 => \PWM_9:PWMUDB:control_6\ ,
            control_5 => \PWM_9:PWMUDB:control_5\ ,
            control_4 => \PWM_9:PWMUDB:control_4\ ,
            control_3 => \PWM_9:PWMUDB:control_3\ ,
            control_2 => \PWM_9:PWMUDB:control_2\ ,
            control_1 => \PWM_9:PWMUDB:control_1\ ,
            control_0 => \PWM_9:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ADC:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \ADC:clock\ ,
            control_7 => \ADC:bSAR_SEQ:control_7\ ,
            control_6 => \ADC:bSAR_SEQ:control_6\ ,
            control_5 => \ADC:bSAR_SEQ:control_5\ ,
            control_4 => \ADC:bSAR_SEQ:control_4\ ,
            control_3 => \ADC:bSAR_SEQ:control_3\ ,
            control_2 => \ADC:bSAR_SEQ:control_2\ ,
            control_1 => \ADC:bSAR_SEQ:load_period\ ,
            control_0 => \ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\ADC:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \ADC:clock\ ,
            load => \ADC:bSAR_SEQ:load_period\ ,
            enable => \ADC:bSAR_SEQ:cnt_enable\ ,
            count_6 => \ADC:bSAR_SEQ:count_6\ ,
            count_5 => \ADC:ch_addr_5\ ,
            count_4 => \ADC:ch_addr_4\ ,
            count_3 => \ADC:ch_addr_3\ ,
            count_2 => \ADC:ch_addr_2\ ,
            count_1 => \ADC:ch_addr_1\ ,
            count_0 => \ADC:ch_addr_0\ ,
            tc => \ADC:bSAR_SEQ:cnt_tc\ ,
            clk_en => \ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000100"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\ADC:TempBuf\
        PORT MAP (
            dmareq => \ADC:Net_3830\ ,
            termin => zero ,
            termout => \ADC:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\ADC:FinalBuf\
        PORT MAP (
            dmareq => \ADC:Net_3698\ ,
            termin => zero ,
            termout => \ADC:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =com
        PORT MAP (
            interrupt => Net_4523 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5050 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   27 :   21 :   48 : 56.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  145 :   47 :  192 : 75.52 %
  Unique P-terms              :  177 :  207 :  384 : 46.09 %
  Total P-terms               :  186 :      :      :        
  Datapath Cells              :   21 :    3 :   24 : 87.50 %
  Status Cells                :   15 :    9 :   24 : 62.50 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :   11 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :   10 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.404ms
Tech Mapping phase: Elapsed time ==> 0s.467ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_5059" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5060" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5062" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5064" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5065" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5067" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5069" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5070" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5072" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5074" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5075" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5077" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5079" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5080" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5082" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5084" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5085" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5087" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5089" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5090" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5092" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5094" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5095" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5097" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5099" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5100" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5102" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5104" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5105" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5107" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5109" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5110" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5112" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5114" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5115" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5117" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5119" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5120" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5122" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5124" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5125" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5127" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5129" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5130" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5131" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5132" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5133" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5134" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5135" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5136" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5137" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5138" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5139" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5140" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5141" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5142" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5143" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5144" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_5145" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : F_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : F_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : F_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : F_4(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : F_5(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : F_6(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : F_7(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : F_8(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : F_9(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : MODE(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : POT1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : POT2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : POT3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : POT4(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : POT5(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : TX(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:SAR:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 44% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : F_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : F_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : F_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : F_4(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : F_5(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : F_6(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : F_7(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : F_8(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : F_9(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : MODE(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : POT1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : POT2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : POT3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : POT4(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : POT5(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : TX(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:SAR:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 3s.569ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC:Net_2803\ {
    sar_0_vplus
  }
  Net: Net_5051 {
    p0_0
  }
  Net: Net_5052 {
    p0_1
  }
  Net: Net_5054 {
    p0_2
  }
  Net: Net_5055 {
    p0_3
  }
  Net: Net_5057 {
    p0_4
  }
  Net: Net_5059 {
  }
  Net: Net_5060 {
  }
  Net: Net_5062 {
  }
  Net: Net_5064 {
  }
  Net: Net_5065 {
  }
  Net: Net_5067 {
  }
  Net: Net_5069 {
  }
  Net: Net_5070 {
  }
  Net: Net_5072 {
  }
  Net: Net_5074 {
  }
  Net: Net_5075 {
  }
  Net: Net_5077 {
  }
  Net: Net_5079 {
  }
  Net: Net_5080 {
  }
  Net: Net_5082 {
  }
  Net: Net_5084 {
  }
  Net: Net_5085 {
  }
  Net: Net_5087 {
  }
  Net: Net_5089 {
  }
  Net: Net_5090 {
  }
  Net: Net_5092 {
  }
  Net: Net_5094 {
  }
  Net: Net_5095 {
  }
  Net: Net_5097 {
  }
  Net: Net_5099 {
  }
  Net: Net_5100 {
  }
  Net: Net_5102 {
  }
  Net: Net_5104 {
  }
  Net: Net_5105 {
  }
  Net: Net_5107 {
  }
  Net: Net_5109 {
  }
  Net: Net_5110 {
  }
  Net: Net_5112 {
  }
  Net: Net_5114 {
  }
  Net: Net_5115 {
  }
  Net: Net_5117 {
  }
  Net: Net_5119 {
  }
  Net: Net_5120 {
  }
  Net: Net_5122 {
  }
  Net: Net_5124 {
  }
  Net: Net_5125 {
  }
  Net: Net_5127 {
  }
  Net: Net_5129 {
  }
  Net: Net_5130 {
  }
  Net: Net_5131 {
  }
  Net: Net_5132 {
  }
  Net: Net_5133 {
  }
  Net: Net_5134 {
  }
  Net: Net_5135 {
  }
  Net: Net_5136 {
  }
  Net: Net_5137 {
  }
  Net: Net_5138 {
  }
  Net: Net_5139 {
  }
  Net: Net_5140 {
  }
  Net: Net_5141 {
  }
  Net: Net_5142 {
  }
  Net: Net_5143 {
  }
  Net: Net_5144 {
  }
  Net: Net_5145 {
  }
  Net: \ADC:SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC:SAR:Net_209\ {
  }
  Net: \ADC:SAR:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: AmuxNet::\ADC:AMuxHw_2\ {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_p0_1
    agl7_x_sar_0_vplus
    agl7
    agl7_x_p0_3
    agl6_x_sar_0_vplus
    agl6
    agl6_x_p0_2
    agl4_x_sar_0_vplus
    agl4
    agl4_x_p0_4
    agl4_x_p0_0
    p0_1
    p0_3
    p0_2
    p0_4
    p0_0
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \ADC:SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC:SAR:Net_126\
  sar_0_vminus                                     -> \ADC:SAR:Net_126\
  common_sar_vref_vdda/2                           -> \ADC:SAR:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC:SAR:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC:SAR:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC:SAR:Net_235\
  sar_0_vref                                       -> \ADC:SAR:Net_235\
  sar_0_vplus                                      -> \ADC:Net_2803\
  p0_0                                             -> Net_5051
  p0_1                                             -> Net_5052
  p0_2                                             -> Net_5054
  p0_3                                             -> Net_5055
  p0_4                                             -> Net_5057
  agl5_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl5                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl5_x_p0_1                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl7_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl7                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl7_x_p0_3                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl6_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl6                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl6_x_p0_2                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl4_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl4                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl4_x_p0_4                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl4_x_p0_0                                      -> AmuxNet::\ADC:AMuxHw_2\
}
Mux Info {
  Mux: \ADC:AMuxHw_2\ {
     Mouth: \ADC:Net_2803\
     Guts:  AmuxNet::\ADC:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_5051
      Outer: agl4_x_p0_0
      Inner: __open__
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_5052
      Outer: agl5_x_p0_1
      Inner: agl5_x_sar_0_vplus
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_5054
      Outer: agl6_x_p0_2
      Inner: agl6_x_sar_0_vplus
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_5055
      Outer: agl7_x_p0_3
      Inner: agl7_x_sar_0_vplus
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_5057
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_5059
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   Net_5060
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_5062
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_5064
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_5065
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_5067
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_5069
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_5070
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_5072
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_5074
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_5075
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_5077
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_5079
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_5080
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_5082
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_5084
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_5085
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_5087
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_5089
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_5090
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_5092
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_5094
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_5095
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_5097
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_5099
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_5100
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_5102
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_5104
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_5105
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_5107
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_5109
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_5110
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_5112
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_5114
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_5115
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_5117
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_5119
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_5120
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_5122
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_5124
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_5125
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_5127
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_5129
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_5130
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_5131
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_5132
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_5133
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_5134
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_5135
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_5136
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_5137
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_5138
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_5139
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_5140
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_5141
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_5142
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_5143
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_5144
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_5145
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.259ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.94
                   Pterms :            3.79
               Macrocells :            3.02
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.236ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.42 :       6.04
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_7 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_9:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_9:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_9:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_9:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_9:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_7 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
        chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_7 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1153 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1153 ,
        status_3 => \PWM_3:PWMUDB:status_3\ ,
        status_2 => \PWM_3:PWMUDB:status_2\ ,
        status_0 => \PWM_3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_5050
            + \ADC:Net_3935\
        );
        Output = \ADC:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_5050, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC:bSAR_SEQ:nrq_reg\
        );
        Output = Net_5050 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
        chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\

statuscell: Name =\ADC:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \ADC:clock\ ,
        status_0 => Net_5050 ,
        clk_en => \ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =\ADC:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \ADC:nrq\ ,
        out => \ADC:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_9:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_9:PWMUDB:cmp1_less\
        );
        Output = \PWM_9:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3495, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_3495 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_9:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_9:PWMUDB:prevCompare1\ * \PWM_9:PWMUDB:cmp1_less\
        );
        Output = \PWM_9:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_9:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_9:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_9:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_9:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_9:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_9:PWMUDB:status_3\ ,
        chain_in => \PWM_9:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_9:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_9:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1153 ,
        status_3 => \PWM_9:PWMUDB:status_3\ ,
        status_2 => \PWM_9:PWMUDB:status_2\ ,
        status_0 => \PWM_9:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_9:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1153 ,
        control_7 => \PWM_9:PWMUDB:control_7\ ,
        control_6 => \PWM_9:PWMUDB:control_6\ ,
        control_5 => \PWM_9:PWMUDB:control_5\ ,
        control_4 => \PWM_9:PWMUDB:control_4\ ,
        control_3 => \PWM_9:PWMUDB:control_3\ ,
        control_2 => \PWM_9:PWMUDB:control_2\ ,
        control_1 => \PWM_9:PWMUDB:control_1\ ,
        control_0 => \PWM_9:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_4523 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3428, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_3428 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1153 ,
        status_3 => \PWM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2:PWMUDB:status_2\ ,
        status_0 => \PWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1153 ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1153 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1153 ,
        control_7 => \PWM_3:PWMUDB:control_7\ ,
        control_6 => \PWM_3:PWMUDB:control_6\ ,
        control_5 => \PWM_3:PWMUDB:control_5\ ,
        control_4 => \PWM_3:PWMUDB:control_4\ ,
        control_3 => \PWM_3:PWMUDB:control_3\ ,
        control_2 => \PWM_3:PWMUDB:control_2\ ,
        control_1 => \PWM_3:PWMUDB:control_1\ ,
        control_0 => \PWM_3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_5\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5049 * !\ADC:bSAR_SEQ:load_period\
        );
        Output = \ADC:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_1\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_2\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\ADC:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \ADC:clock\ ,
        control_7 => \ADC:bSAR_SEQ:control_7\ ,
        control_6 => \ADC:bSAR_SEQ:control_6\ ,
        control_5 => \ADC:bSAR_SEQ:control_5\ ,
        control_4 => \ADC:bSAR_SEQ:control_4\ ,
        control_3 => \ADC:bSAR_SEQ:control_3\ ,
        control_2 => \ADC:bSAR_SEQ:control_2\ ,
        control_1 => \ADC:bSAR_SEQ:load_period\ ,
        control_0 => \ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC:AMuxHw_2_Decoder_old_id_5\ * !\ADC:ch_addr_5\
            + \ADC:AMuxHw_2_Decoder_old_id_4\ * !\ADC:ch_addr_4\
            + \ADC:AMuxHw_2_Decoder_old_id_3\ * !\ADC:ch_addr_3\
            + \ADC:AMuxHw_2_Decoder_old_id_2\ * !\ADC:ch_addr_2\
            + !\ADC:AMuxHw_2_Decoder_old_id_1\ * \ADC:ch_addr_1\
            + \ADC:AMuxHw_2_Decoder_old_id_1\ * !\ADC:ch_addr_1\
            + !\ADC:AMuxHw_2_Decoder_old_id_0\ * \ADC:ch_addr_0\
            + \ADC:AMuxHw_2_Decoder_old_id_0\ * !\ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\ADC:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \ADC:clock\ ,
        load => \ADC:bSAR_SEQ:load_period\ ,
        enable => \ADC:bSAR_SEQ:cnt_enable\ ,
        count_6 => \ADC:bSAR_SEQ:count_6\ ,
        count_5 => \ADC:ch_addr_5\ ,
        count_4 => \ADC:ch_addr_4\ ,
        count_3 => \ADC:ch_addr_3\ ,
        count_2 => \ADC:ch_addr_2\ ,
        count_1 => \ADC:ch_addr_1\ ,
        count_0 => \ADC:ch_addr_0\ ,
        tc => \ADC:bSAR_SEQ:cnt_tc\ ,
        clk_en => \ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000100"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_6338, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_9:PWMUDB:runmode_enable\ * \PWM_9:PWMUDB:cmp1_less\
        );
        Output = Net_6338 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_6:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_6:PWMUDB:prevCompare1\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_6:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\
        );
        Output = \PWM_6:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_9:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_9:PWMUDB:control_7\
        );
        Output = \PWM_9:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_9:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_9:PWMUDB:runmode_enable\ * \PWM_9:PWMUDB:tc_i\
        );
        Output = \PWM_9:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_7:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_6:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1153 ,
        control_7 => \PWM_6:PWMUDB:control_7\ ,
        control_6 => \PWM_6:PWMUDB:control_6\ ,
        control_5 => \PWM_6:PWMUDB:control_5\ ,
        control_4 => \PWM_6:PWMUDB:control_4\ ,
        control_3 => \PWM_6:PWMUDB:control_3\ ,
        control_2 => \PWM_6:PWMUDB:control_2\ ,
        control_1 => \PWM_6:PWMUDB:control_1\ ,
        control_0 => \PWM_6:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_6:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:runmode_enable\ * \PWM_6:PWMUDB:tc_i\
        );
        Output = \PWM_6:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_6:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_6:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_6:PWMUDB:status_3\ ,
        chain_in => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_6:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_6:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1153 ,
        status_3 => \PWM_6:PWMUDB:status_3\ ,
        status_2 => \PWM_6:PWMUDB:status_2\ ,
        status_0 => \PWM_6:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_6:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_5:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\
        );
        Output = \PWM_5:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_5:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1153 ,
        control_7 => \PWM_5:PWMUDB:control_7\ ,
        control_6 => \PWM_5:PWMUDB:control_6\ ,
        control_5 => \PWM_5:PWMUDB:control_5\ ,
        control_4 => \PWM_5:PWMUDB:control_4\ ,
        control_3 => \PWM_5:PWMUDB:control_3\ ,
        control_2 => \PWM_5:PWMUDB:control_2\ ,
        control_1 => \PWM_5:PWMUDB:control_1\ ,
        control_0 => \PWM_5:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_8:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_5:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:runmode_enable\ * \PWM_5:PWMUDB:tc_i\
        );
        Output = \PWM_5:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_5:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_5:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_5:PWMUDB:status_3\ ,
        chain_in => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_5:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_5:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1153 ,
        status_3 => \PWM_5:PWMUDB:status_3\ ,
        status_2 => \PWM_5:PWMUDB:status_2\ ,
        status_0 => \PWM_5:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_3\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_4\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * \ADC:ch_addr_5\
            + !\ADC:AMuxHw_2_Decoder_old_id_4\ * \ADC:ch_addr_4\
            + !\ADC:AMuxHw_2_Decoder_old_id_3\ * \ADC:ch_addr_3\
            + !\ADC:AMuxHw_2_Decoder_old_id_2\ * \ADC:ch_addr_2\
            + \ADC:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_4:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_7:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_7:PWMUDB:prevCompare1\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_7:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:runmode_enable\ * \PWM_7:PWMUDB:tc_i\
        );
        Output = \PWM_7:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6170, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:runmode_enable\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = Net_6170 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_7:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:control_7\
        );
        Output = \PWM_7:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_7:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:cmp1_less\
        );
        Output = \PWM_7:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_6226, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_7:PWMUDB:runmode_enable\ * \PWM_7:PWMUDB:cmp1_less\
        );
        Output = Net_6226 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_7:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_7:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_7:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_7:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_7:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_7:PWMUDB:status_3\ ,
        chain_in => \PWM_7:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_7:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_7:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1153 ,
        status_3 => \PWM_7:PWMUDB:status_3\ ,
        status_2 => \PWM_7:PWMUDB:status_2\ ,
        status_0 => \PWM_7:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_7:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1153 ,
        control_7 => \PWM_7:PWMUDB:control_7\ ,
        control_6 => \PWM_7:PWMUDB:control_6\ ,
        control_5 => \PWM_7:PWMUDB:control_5\ ,
        control_4 => \PWM_7:PWMUDB:control_4\ ,
        control_3 => \PWM_7:PWMUDB:control_3\ ,
        control_2 => \PWM_7:PWMUDB:control_2\ ,
        control_1 => \PWM_7:PWMUDB:control_1\ ,
        control_0 => \PWM_7:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_6:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_2779, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:runmode_enable\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = Net_2779 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_6282, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:runmode_enable\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = Net_6282 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1153 ,
        control_7 => \PWM_4:PWMUDB:control_7\ ,
        control_6 => \PWM_4:PWMUDB:control_6\ ,
        control_5 => \PWM_4:PWMUDB:control_5\ ,
        control_4 => \PWM_4:PWMUDB:control_4\ ,
        control_3 => \PWM_4:PWMUDB:control_3\ ,
        control_2 => \PWM_4:PWMUDB:control_2\ ,
        control_1 => \PWM_4:PWMUDB:control_1\ ,
        control_0 => \PWM_4:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_8:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:runmode_enable\ * \PWM_8:PWMUDB:tc_i\
        );
        Output = \PWM_8:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_8:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:control_7\
        );
        Output = \PWM_8:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_8:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_8:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_8:PWMUDB:prevCompare1\ * \PWM_8:PWMUDB:cmp1_less\
        );
        Output = \PWM_8:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3562, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_3562 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_5:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3629, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_3629 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_8:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_8:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_8:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_8:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_8:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_8:PWMUDB:status_3\ ,
        chain_in => \PWM_8:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_8:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_8:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1153 ,
        status_3 => \PWM_8:PWMUDB:status_3\ ,
        status_2 => \PWM_8:PWMUDB:status_2\ ,
        status_0 => \PWM_8:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_5:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:prevCompare1\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_5:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_8:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1153 ,
        control_7 => \PWM_8:PWMUDB:control_7\ ,
        control_6 => \PWM_8:PWMUDB:control_6\ ,
        control_5 => \PWM_8:PWMUDB:control_5\ ,
        control_4 => \PWM_8:PWMUDB:control_4\ ,
        control_3 => \PWM_8:PWMUDB:control_3\ ,
        control_2 => \PWM_8:PWMUDB:control_2\ ,
        control_1 => \PWM_8:PWMUDB:control_1\ ,
        control_0 => \PWM_8:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1153) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_4:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:tc_i\
        );
        Output = \PWM_4:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1153 ,
        cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_4:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ ,
        chain_in => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_4:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1153 ,
        status_3 => \PWM_4:PWMUDB:status_3\ ,
        status_2 => \PWM_4:PWMUDB:status_2\ ,
        status_0 => \PWM_4:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5050 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =com
        PORT MAP (
            interrupt => Net_4523 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\ADC:FinalBuf\
        PORT MAP (
            dmareq => \ADC:Net_3698\ ,
            termin => zero ,
            termout => \ADC:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\ADC:TempBuf\
        PORT MAP (
            dmareq => \ADC:Net_3830\ ,
            termin => zero ,
            termout => \ADC:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = POT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT1(0)__PA ,
        analog_term => Net_5051 ,
        pad => POT1(0)_PAD ,
        pin_input => \ADC:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = POT2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT2(0)__PA ,
        analog_term => Net_5052 ,
        pad => POT2(0)_PAD ,
        pin_input => \ADC:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = POT3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT3(0)__PA ,
        analog_term => Net_5054 ,
        pad => POT3(0)_PAD ,
        pin_input => \ADC:AMuxHw_2_Decoder_one_hot_2\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = POT4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT4(0)__PA ,
        analog_term => Net_5055 ,
        pad => POT4(0)_PAD ,
        pin_input => \ADC:AMuxHw_2_Decoder_one_hot_3\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = POT5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT5(0)__PA ,
        analog_term => Net_5057 ,
        pad => POT5(0)_PAD ,
        pin_input => \ADC:AMuxHw_2_Decoder_one_hot_4\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = F_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => F_1(0)__PA ,
        pin_input => Net_3428 ,
        pad => F_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = F_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => F_2(0)__PA ,
        pin_input => Net_3495 ,
        pad => F_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = F_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => F_3(0)__PA ,
        pin_input => Net_3562 ,
        pad => F_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = F_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => F_4(0)__PA ,
        pin_input => Net_3629 ,
        pad => F_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = F_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => F_5(0)__PA ,
        pin_input => Net_2779 ,
        pad => F_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = F_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => F_6(0)__PA ,
        pin_input => Net_6170 ,
        pad => F_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = F_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => F_7(0)__PA ,
        pin_input => Net_6226 ,
        pad => F_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = F_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => F_8(0)__PA ,
        pin_input => Net_6282 ,
        pad => F_8(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX(0)__PA ,
        fb => Net_7 ,
        pad => RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX(0)__PA ,
        pin_input => Net_2 ,
        pad => TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = F_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => F_9(0)__PA ,
        pin_input => Net_6338 ,
        pad => F_9(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MODE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODE(0)__PA ,
        pad => MODE(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:clock\ ,
            dclk_0 => \ADC:clock_local\ ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_1153 ,
            dclk_2 => Net_1153_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:SAR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC:SAR:ADC_SAR\
        PORT MAP (
            vplus => \ADC:Net_2803\ ,
            vminus => \ADC:SAR:Net_126\ ,
            ext_pin => \ADC:SAR:Net_209\ ,
            vrefhi_out => \ADC:SAR:Net_126\ ,
            vref => \ADC:SAR:Net_235\ ,
            clk_udb => \ADC:clock_local\ ,
            irq => \ADC:SAR:Net_252\ ,
            next => Net_5049 ,
            data_out_udb_11 => \ADC:SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC:SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC:SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC:SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC:SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC:SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC:SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC:SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC:SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC:SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC:SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC:SAR:Net_207_0\ ,
            eof_udb => \ADC:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_5145 ,
            muxin_62 => Net_5144 ,
            muxin_61 => Net_5143 ,
            muxin_60 => Net_5142 ,
            muxin_59 => Net_5141 ,
            muxin_58 => Net_5140 ,
            muxin_57 => Net_5139 ,
            muxin_56 => Net_5138 ,
            muxin_55 => Net_5137 ,
            muxin_54 => Net_5136 ,
            muxin_53 => Net_5135 ,
            muxin_52 => Net_5134 ,
            muxin_51 => Net_5133 ,
            muxin_50 => Net_5132 ,
            muxin_49 => Net_5131 ,
            muxin_48 => Net_5130 ,
            muxin_47 => Net_5129 ,
            muxin_46 => Net_5127 ,
            muxin_45 => Net_5125 ,
            muxin_44 => Net_5124 ,
            muxin_43 => Net_5122 ,
            muxin_42 => Net_5120 ,
            muxin_41 => Net_5119 ,
            muxin_40 => Net_5117 ,
            muxin_39 => Net_5115 ,
            muxin_38 => Net_5114 ,
            muxin_37 => Net_5112 ,
            muxin_36 => Net_5110 ,
            muxin_35 => Net_5109 ,
            muxin_34 => Net_5107 ,
            muxin_33 => Net_5105 ,
            muxin_32 => Net_5104 ,
            muxin_31 => Net_5102 ,
            muxin_30 => Net_5100 ,
            muxin_29 => Net_5099 ,
            muxin_28 => Net_5097 ,
            muxin_27 => Net_5095 ,
            muxin_26 => Net_5094 ,
            muxin_25 => Net_5092 ,
            muxin_24 => Net_5090 ,
            muxin_23 => Net_5089 ,
            muxin_22 => Net_5087 ,
            muxin_21 => Net_5085 ,
            muxin_20 => Net_5084 ,
            muxin_19 => Net_5082 ,
            muxin_18 => Net_5080 ,
            muxin_17 => Net_5079 ,
            muxin_16 => Net_5077 ,
            muxin_15 => Net_5075 ,
            muxin_14 => Net_5074 ,
            muxin_13 => Net_5072 ,
            muxin_12 => Net_5070 ,
            muxin_11 => Net_5069 ,
            muxin_10 => Net_5067 ,
            muxin_9 => Net_5065 ,
            muxin_8 => Net_5064 ,
            muxin_7 => Net_5062 ,
            muxin_6 => Net_5060 ,
            muxin_5 => Net_5059 ,
            muxin_4 => Net_5057 ,
            muxin_3 => Net_5055 ,
            muxin_2 => Net_5054 ,
            muxin_1 => Net_5052 ,
            muxin_0 => Net_5051 ,
            hw_ctrl_en_63 => \ADC:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \ADC:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \ADC:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \ADC:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \ADC:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \ADC:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \ADC:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \ADC:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \ADC:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \ADC:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \ADC:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \ADC:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \ADC:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \ADC:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \ADC:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \ADC:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \ADC:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \ADC:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \ADC:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \ADC:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \ADC:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \ADC:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \ADC:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \ADC:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \ADC:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \ADC:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \ADC:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \ADC:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \ADC:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \ADC:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \ADC:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \ADC:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \ADC:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \ADC:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \ADC:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \ADC:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \ADC:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \ADC:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \ADC:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \ADC:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \ADC:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \ADC:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \ADC:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \ADC:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \ADC:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \ADC:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \ADC:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \ADC:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \ADC:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \ADC:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \ADC:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \ADC:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \ADC:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \ADC:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \ADC:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \ADC:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \ADC:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \ADC:AMuxHw_2_Decoder_one_hot_6\ ,
            hw_ctrl_en_5 => \ADC:AMuxHw_2_Decoder_one_hot_5\ ,
            vout => \ADC:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |          POT1(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_5051)
     |   1 |     * |      NONE |      HI_Z_ANALOG |          POT2(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_5052)
     |   2 |     * |      NONE |      HI_Z_ANALOG |          POT3(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_2\), Analog(Net_5054)
     |   3 |     * |      NONE |      HI_Z_ANALOG |          POT4(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_3\), Analog(Net_5055)
     |   4 |     * |      NONE |      HI_Z_ANALOG |          POT5(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_4\), Analog(Net_5057)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |           F_1(0) | In(Net_3428)
     |   1 |     * |      NONE |         CMOS_OUT |           F_2(0) | In(Net_3495)
     |   2 |     * |      NONE |         CMOS_OUT |           F_3(0) | In(Net_3562)
     |   3 |     * |      NONE |         CMOS_OUT |           F_4(0) | In(Net_3629)
     |   4 |     * |      NONE |         CMOS_OUT |           F_5(0) | In(Net_2779)
     |   5 |     * |      NONE |         CMOS_OUT |           F_6(0) | In(Net_6170)
     |   6 |     * |      NONE |         CMOS_OUT |           F_7(0) | In(Net_6226)
     |   7 |     * |      NONE |         CMOS_OUT |           F_8(0) | In(Net_6282)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |            RX(0) | FB(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |            TX(0) | In(Net_2)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |           F_9(0) | In(Net_6338)
     |   5 |     * |      NONE |    RES_PULL_DOWN |          MODE(0) | 
-----------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.167ms
Digital Placement phase: Elapsed time ==> 5s.320ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Reciever_r.vh2" --pcf-path "Reciever.pco" --des-name "Reciever" --dsf-path "Reciever.dsf" --sdc-path "Reciever.sdc" --lib-path "Reciever_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.903ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.248ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Reciever_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.723ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.331ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 15s.985ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.988ms
API generation phase: Elapsed time ==> 2s.664ms
Dependency generation phase: Elapsed time ==> 0s.029ms
Cleanup phase: Elapsed time ==> 0s.000ms
