
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mklab/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_dot_matrix_0_1/design_1_dot_matrix_0_1.dcp' for cell 'design_1_i/dot_matrix_0'
INFO: [Project 1-454] Reading design checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 4074 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/mklab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2038.125 ; gain = 0.000 ; free physical = 4360 ; free virtual = 142373
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 91 instances

15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2038.125 ; gain = 602.551 ; free physical = 4360 ; free virtual = 142374
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2038.125 ; gain = 0.000 ; free physical = 4353 ; free virtual = 142366

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b90453da

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.578 ; gain = 481.453 ; free physical = 3893 ; free virtual = 141907

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 60 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21a494119

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2637.453 ; gain = 0.000 ; free physical = 3855 ; free virtual = 141869
INFO: [Opt 31-389] Phase Retarget created 50 cells and removed 244 cells
INFO: [Opt 31-1021] In phase Retarget, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2689f4140

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2637.453 ; gain = 0.000 ; free physical = 3855 ; free virtual = 141869
INFO: [Opt 31-389] Phase Constant propagation created 248 cells and removed 1153 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e5b21b4e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.453 ; gain = 0.000 ; free physical = 3852 ; free virtual = 141866
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 768 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e5b21b4e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.453 ; gain = 0.000 ; free physical = 3853 ; free virtual = 141867
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e5b21b4e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.453 ; gain = 0.000 ; free physical = 3853 ; free virtual = 141867
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e5b21b4e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.453 ; gain = 0.000 ; free physical = 3853 ; free virtual = 141867
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              50  |             244  |                                             15  |
|  Constant propagation         |             248  |            1153  |                                             20  |
|  Sweep                        |               0  |             768  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2637.453 ; gain = 0.000 ; free physical = 3853 ; free virtual = 141867
Ending Logic Optimization Task | Checksum: 1956de45d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2637.453 ; gain = 0.000 ; free physical = 3853 ; free virtual = 141867

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.147 | TNS=0.000 |
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 98 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 196
Number of Flops added for Enable Generation: 7

Ending PowerOpt Patch Enables Task | Checksum: 13ff76e83

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3122.219 ; gain = 0.000 ; free physical = 3764 ; free virtual = 141778
Ending Power Optimization Task | Checksum: 13ff76e83

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3122.219 ; gain = 484.766 ; free physical = 3808 ; free virtual = 141822

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: c59c0e04

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3122.219 ; gain = 0.000 ; free physical = 3814 ; free virtual = 141828
Ending Final Cleanup Task | Checksum: c59c0e04

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3122.219 ; gain = 0.000 ; free physical = 3815 ; free virtual = 141829

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.219 ; gain = 0.000 ; free physical = 3815 ; free virtual = 141829
Ending Netlist Obfuscation Task | Checksum: c59c0e04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.219 ; gain = 0.000 ; free physical = 3815 ; free virtual = 141829
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 3122.219 ; gain = 1084.094 ; free physical = 3815 ; free virtual = 141829
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.219 ; gain = 0.000 ; free physical = 3815 ; free virtual = 141829
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3122.219 ; gain = 0.000 ; free physical = 3809 ; free virtual = 141826
INFO: [Common 17-1381] The checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3122.219 ; gain = 0.000 ; free physical = 3806 ; free virtual = 141827
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3797 ; free virtual = 141819
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ab446667

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3797 ; free virtual = 141819
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3797 ; free virtual = 141819

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e27c76a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3727 ; free virtual = 141748

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 878ea2a1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3674 ; free virtual = 141695

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 878ea2a1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3674 ; free virtual = 141695
Phase 1 Placer Initialization | Checksum: 878ea2a1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3674 ; free virtual = 141695

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 153dc4fba

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3646 ; free virtual = 141668

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_34 could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_22_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_38 could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_8_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_39 could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_11_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_33 could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_27_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_37 could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_7_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_12_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_10_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_10_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25[0] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_0__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_35 could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_17_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_16[0] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_22_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25[1] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_2__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_15_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_5_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_10_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_13_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_0[1] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_7__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_4_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_36 could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_12_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_8 could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_20__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_3[1] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_22__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_6_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_6 could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_0__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_13_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_9_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_3_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_5_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_10_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_4[1] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_27__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_7_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_1[1] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_12__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_12[1] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_28_i_17 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_17_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_17 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_0[0] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_5__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_9_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_2[0] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_15__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_4[0] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_25__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_11_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_5_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_9_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_6_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_13_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_15[0] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_24_i_18 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_9_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_16_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_16 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_7_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_2_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_10_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_5[0] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_30__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_7_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_14_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_11_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_15_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_3_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_11_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_5_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_4_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_7_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_6_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/WEA[0] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_20 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_6_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_8_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_11_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_7_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_9_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_15_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_12_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_8_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_31[0] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_1_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_7_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_14_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_14_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_4_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_9_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_12_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_4_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_20[0] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_17_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_8_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_5_i_1_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_5_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_4_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_7_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_2_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_6_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_4_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_8_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_12_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_6_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_28[0] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_6_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_15_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_1[0] could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_10__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_14_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_10_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_2_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_6_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_25_7 could not be optimized because driver design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_1_10__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_4_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_5_n_1 could not be optimized because driver design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_5 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_23_reg_16069_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_7_reg_14517_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_51_reg_18785_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_24_reg_16166_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_21_reg_15875_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_22_reg_15972_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_50_reg_18688_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_40_reg_17718_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_46_fu_11742_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_37_reg_17427_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_52_fu_12576_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_20_reg_15778_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_51_fu_12437_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_38_reg_17524_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_25_reg_16263_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_53_reg_18979_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_46_reg_18300_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_44_reg_18106_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_26_reg_16360_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_2_reg_14037_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_39_reg_17621_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_52_reg_18882_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_56_reg_19270_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_58_reg_19464_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_48_fu_12020_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_32_reg_16942_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_44_fu_11464_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_47_reg_18397_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_42_reg_17912_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_45_reg_18203_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_33_reg_17039_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_28_reg_16554_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_55_fu_12993_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_57_reg_19367_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_13_reg_15099_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_1_reg_13945_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2. 15 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_43_reg_18009_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_55_reg_19173_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_53_fu_12715_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_45_fu_11603_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_50_fu_12298_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_11_reg_14905_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_48_reg_18494_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_29_reg_16651_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_47_fu_11881_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_reg_13847_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_36_reg_17330_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_34_reg_17136_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_49_fu_12159_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_10_reg_14808_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_4_reg_14226_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_12_reg_15002_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_9_reg_14711_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_35_reg_17233_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_4_fu_5904_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_49_reg_18591_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_27_reg_16457_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_19_reg_15681_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_3_reg_14129_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_5_reg_14323_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_54_fu_12854_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_54_reg_19076_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_31_reg_16845_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_41_reg_17815_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_17_reg_15487_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_18_reg_15584_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_43_fu_11325_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_14_reg_15196_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2. 15 registers were pushed out.
INFO: [Common 17-14] Message 'Physopt 32-665' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-775] End 2 Pass. Optimized 100 nets or cells. Created 1500 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3624 ; free virtual = 141645
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3624 ; free virtual = 141646

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |         1500  |              0  |                   100  |           0  |           1  |  00:00:10  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |         1500  |              0  |                   100  |           0  |           7  |  00:00:10  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 15d4249df

Time (s): cpu = 00:01:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3601 ; free virtual = 141623
Phase 2.2 Global Placement Core | Checksum: 1db647e5b

Time (s): cpu = 00:01:43 ; elapsed = 00:00:40 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3598 ; free virtual = 141620
Phase 2 Global Placement | Checksum: 1db647e5b

Time (s): cpu = 00:01:43 ; elapsed = 00:00:40 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3609 ; free virtual = 141631

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1133deaf6

Time (s): cpu = 00:01:48 ; elapsed = 00:00:41 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3601 ; free virtual = 141623

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1772ab150

Time (s): cpu = 00:01:58 ; elapsed = 00:00:46 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3590 ; free virtual = 141612

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d5fbca86

Time (s): cpu = 00:01:59 ; elapsed = 00:00:46 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3590 ; free virtual = 141612

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10b8df8ae

Time (s): cpu = 00:01:59 ; elapsed = 00:00:47 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3590 ; free virtual = 141612

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 142ccea4f

Time (s): cpu = 00:02:09 ; elapsed = 00:00:49 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3594 ; free virtual = 141616

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e0dd3f32

Time (s): cpu = 00:02:17 ; elapsed = 00:00:56 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3570 ; free virtual = 141592

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1aa365040

Time (s): cpu = 00:02:19 ; elapsed = 00:00:58 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3572 ; free virtual = 141593

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b5247e67

Time (s): cpu = 00:02:19 ; elapsed = 00:00:58 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3572 ; free virtual = 141593

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16ced120d

Time (s): cpu = 00:02:32 ; elapsed = 00:01:03 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3572 ; free virtual = 141593
Phase 3 Detail Placement | Checksum: 16ced120d

Time (s): cpu = 00:02:32 ; elapsed = 00:01:03 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3572 ; free virtual = 141593

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dd5ad7dd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: dd5ad7dd

Time (s): cpu = 00:02:46 ; elapsed = 00:01:07 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3572 ; free virtual = 141594
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.037. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14d96a219

Time (s): cpu = 00:03:18 ; elapsed = 00:01:38 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3570 ; free virtual = 141592
Phase 4.1 Post Commit Optimization | Checksum: 14d96a219

Time (s): cpu = 00:03:18 ; elapsed = 00:01:38 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3570 ; free virtual = 141592

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14d96a219

Time (s): cpu = 00:03:19 ; elapsed = 00:01:38 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3570 ; free virtual = 141592

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14d96a219

Time (s): cpu = 00:03:19 ; elapsed = 00:01:39 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3572 ; free virtual = 141594

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3572 ; free virtual = 141594
Phase 4.4 Final Placement Cleanup | Checksum: 1d0a73622

Time (s): cpu = 00:03:19 ; elapsed = 00:01:39 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3572 ; free virtual = 141594
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d0a73622

Time (s): cpu = 00:03:20 ; elapsed = 00:01:39 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3572 ; free virtual = 141594
Ending Placer Task | Checksum: 1a5267de8

Time (s): cpu = 00:03:20 ; elapsed = 00:01:39 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3572 ; free virtual = 141594
INFO: [Common 17-83] Releasing license: Implementation
283 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:23 ; elapsed = 00:01:41 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3610 ; free virtual = 141632
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3610 ; free virtual = 141632
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3520 ; free virtual = 141602
INFO: [Common 17-1381] The checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3597 ; free virtual = 141633
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3586 ; free virtual = 141622
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3593 ; free virtual = 141629
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d68bd4e5 ConstDB: 0 ShapeSum: ce9aa903 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bfa14bbf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3458 ; free virtual = 141494
Post Restoration Checksum: NetGraph: 156b57f NumContArr: be4a9640 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bfa14bbf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3426 ; free virtual = 141463

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bfa14bbf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3388 ; free virtual = 141424

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bfa14bbf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3388 ; free virtual = 141424
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1db6021d7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3349 ; free virtual = 141386
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.015 | TNS=-27.010| WHS=-0.188 | THS=-247.647|

Phase 2 Router Initialization | Checksum: 206467930

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 3188.250 ; gain = 0.000 ; free physical = 3343 ; free virtual = 141380

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 44071
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 44071
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b987000f

Time (s): cpu = 00:01:39 ; elapsed = 00:00:30 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3330 ; free virtual = 141367
INFO: [Route 35-580] Design has 20 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                   design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[16]/D|
|               clk_fpga_0 |               clk_fpga_0 |                    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                         design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[396]/D|
|               clk_fpga_0 |               clk_fpga_0 |                    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[9]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9619
 Number of Nodes with overlaps = 3387
 Number of Nodes with overlaps = 1586
 Number of Nodes with overlaps = 857
 Number of Nodes with overlaps = 404
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.977 | TNS=-218.217| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e0140709

Time (s): cpu = 00:04:49 ; elapsed = 00:01:41 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3322 ; free virtual = 141359

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.786 | TNS=-137.056| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1afcd74a7

Time (s): cpu = 00:05:10 ; elapsed = 00:01:58 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3318 ; free virtual = 141355

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 269
 Number of Nodes with overlaps = 995
 Number of Nodes with overlaps = 496
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.640 | TNS=-48.770| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1c931c3b0

Time (s): cpu = 00:06:44 ; elapsed = 00:02:40 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3321 ; free virtual = 141357
Phase 4 Rip-up And Reroute | Checksum: 1c931c3b0

Time (s): cpu = 00:06:44 ; elapsed = 00:02:40 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3321 ; free virtual = 141358

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 173aab081

Time (s): cpu = 00:06:46 ; elapsed = 00:02:41 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3321 ; free virtual = 141358
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.626 | TNS=-42.627| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1fd42f60f

Time (s): cpu = 00:06:48 ; elapsed = 00:02:41 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3299 ; free virtual = 141337

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fd42f60f

Time (s): cpu = 00:06:48 ; elapsed = 00:02:41 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3299 ; free virtual = 141337
Phase 5 Delay and Skew Optimization | Checksum: 1fd42f60f

Time (s): cpu = 00:06:48 ; elapsed = 00:02:41 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3299 ; free virtual = 141337

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a67708cf

Time (s): cpu = 00:06:51 ; elapsed = 00:02:42 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3299 ; free virtual = 141336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.626 | TNS=-35.900| WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2911d5b96

Time (s): cpu = 00:06:51 ; elapsed = 00:02:42 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3299 ; free virtual = 141336
Phase 6 Post Hold Fix | Checksum: 2911d5b96

Time (s): cpu = 00:06:51 ; elapsed = 00:02:42 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3299 ; free virtual = 141336

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.9025 %
  Global Horizontal Routing Utilization  = 20.0242 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X70Y123 -> INT_L_X70Y123
   INT_L_X62Y121 -> INT_L_X62Y121
   INT_R_X61Y118 -> INT_R_X61Y118
   INT_L_X60Y117 -> INT_L_X60Y117
   INT_L_X60Y116 -> INT_L_X60Y116
South Dir 2x2 Area, Max Cong = 85.1351%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y86 -> INT_R_X39Y87
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X51Y76 -> INT_R_X51Y76
   INT_R_X39Y71 -> INT_R_X39Y71
   INT_R_X53Y68 -> INT_R_X53Y68
   INT_R_X17Y49 -> INT_R_X17Y49
West Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X58Y106 -> INT_L_X58Y106
   INT_L_X58Y104 -> INT_L_X58Y104
   INT_R_X57Y100 -> INT_R_X57Y100
   INT_L_X58Y100 -> INT_L_X58Y100
   INT_L_X58Y99 -> INT_L_X58Y99

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 2bc641792

Time (s): cpu = 00:06:52 ; elapsed = 00:02:43 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3298 ; free virtual = 141336

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2bc641792

Time (s): cpu = 00:06:52 ; elapsed = 00:02:43 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3298 ; free virtual = 141335

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e1b0d8e5

Time (s): cpu = 00:06:54 ; elapsed = 00:02:45 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3295 ; free virtual = 141332

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.626 | TNS=-35.900| WHS=0.023  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e1b0d8e5

Time (s): cpu = 00:06:54 ; elapsed = 00:02:45 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3299 ; free virtual = 141336
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:54 ; elapsed = 00:02:45 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3381 ; free virtual = 141418

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
303 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:58 ; elapsed = 00:02:47 . Memory (MB): peak = 3245.215 ; gain = 56.965 ; free physical = 3381 ; free virtual = 141418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3245.215 ; gain = 0.000 ; free physical = 3381 ; free virtual = 141418
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3245.215 ; gain = 0.000 ; free physical = 3275 ; free virtual = 141389
INFO: [Common 17-1381] The checkpoint '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3245.215 ; gain = 0.000 ; free physical = 3357 ; free virtual = 141413
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3325.254 ; gain = 0.000 ; free physical = 3321 ; free virtual = 141378
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
315 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.254 ; gain = 0.000 ; free physical = 3266 ; free virtual = 141331
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 00:40:43 2019...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1389.922 ; gain = 0.000 ; free physical = 4829 ; free virtual = 142894
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 3965 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2473.930 ; gain = 41.875 ; free physical = 3743 ; free virtual = 141808
Restored from archive | CPU: 2.270000 secs | Memory: 52.664276 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2473.930 ; gain = 41.875 ; free physical = 3743 ; free virtual = 141808
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.930 ; gain = 0.000 ; free physical = 3756 ; free virtual = 141822
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 51 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2473.930 ; gain = 1084.008 ; free physical = 3756 ; free virtual = 141822
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mklab/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_10_reg_14808_reg output design_1_i/dot_matrix_0/inst/mul_ln46_10_reg_14808_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_11_reg_14905_reg output design_1_i/dot_matrix_0/inst/mul_ln46_11_reg_14905_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_12_reg_15002_reg output design_1_i/dot_matrix_0/inst/mul_ln46_12_reg_15002_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_13_reg_15099_reg output design_1_i/dot_matrix_0/inst/mul_ln46_13_reg_15099_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_14_reg_15196_reg output design_1_i/dot_matrix_0/inst/mul_ln46_14_reg_15196_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_15_fu_7433_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_15_fu_7433_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_16_fu_7572_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_16_fu_7572_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_17_reg_15487_reg output design_1_i/dot_matrix_0/inst/mul_ln46_17_reg_15487_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_18_reg_15584_reg output design_1_i/dot_matrix_0/inst/mul_ln46_18_reg_15584_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_19_fu_7989_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_19_fu_7989_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_19_reg_15681_reg output design_1_i/dot_matrix_0/inst/mul_ln46_19_reg_15681_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_1_reg_13945_reg output design_1_i/dot_matrix_0/inst/mul_ln46_1_reg_13945_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_20_reg_15778_reg output design_1_i/dot_matrix_0/inst/mul_ln46_20_reg_15778_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_21_reg_15875_reg output design_1_i/dot_matrix_0/inst/mul_ln46_21_reg_15875_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_22_reg_15972_reg output design_1_i/dot_matrix_0/inst/mul_ln46_22_reg_15972_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_23_reg_16069_reg output design_1_i/dot_matrix_0/inst/mul_ln46_23_reg_16069_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_24_reg_16166_reg output design_1_i/dot_matrix_0/inst/mul_ln46_24_reg_16166_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_25_reg_16263_reg output design_1_i/dot_matrix_0/inst/mul_ln46_25_reg_16263_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_26_reg_16360_reg output design_1_i/dot_matrix_0/inst/mul_ln46_26_reg_16360_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_27_reg_16457_reg output design_1_i/dot_matrix_0/inst/mul_ln46_27_reg_16457_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_28_reg_16554_reg output design_1_i/dot_matrix_0/inst/mul_ln46_28_reg_16554_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_29_reg_16651_reg output design_1_i/dot_matrix_0/inst/mul_ln46_29_reg_16651_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_2_reg_14037_reg output design_1_i/dot_matrix_0/inst/mul_ln46_2_reg_14037_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_31_reg_16845_reg output design_1_i/dot_matrix_0/inst/mul_ln46_31_reg_16845_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_32_reg_16942_reg output design_1_i/dot_matrix_0/inst/mul_ln46_32_reg_16942_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_33_reg_17039_reg output design_1_i/dot_matrix_0/inst/mul_ln46_33_reg_17039_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_34_reg_17136_reg output design_1_i/dot_matrix_0/inst/mul_ln46_34_reg_17136_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_35_reg_17233_reg output design_1_i/dot_matrix_0/inst/mul_ln46_35_reg_17233_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_36_reg_17330_reg output design_1_i/dot_matrix_0/inst/mul_ln46_36_reg_17330_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_37_reg_17427_reg output design_1_i/dot_matrix_0/inst/mul_ln46_37_reg_17427_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_38_reg_17524_reg output design_1_i/dot_matrix_0/inst/mul_ln46_38_reg_17524_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_39_reg_17621_reg output design_1_i/dot_matrix_0/inst/mul_ln46_39_reg_17621_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_3_reg_14129_reg output design_1_i/dot_matrix_0/inst/mul_ln46_3_reg_14129_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_40_reg_17718_reg output design_1_i/dot_matrix_0/inst/mul_ln46_40_reg_17718_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_41_fu_11047_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_41_fu_11047_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_41_reg_17815_reg output design_1_i/dot_matrix_0/inst/mul_ln46_41_reg_17815_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2 output design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2__0 output design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_10_reg_14808_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_10_reg_14808_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_11_reg_14905_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_11_reg_14905_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_12_reg_15002_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_12_reg_15002_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_13_reg_15099_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_13_reg_15099_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_14_reg_15196_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_14_reg_15196_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_15_fu_7433_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_15_fu_7433_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_15_fu_7433_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_15_fu_7433_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_15_reg_15293_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_15_reg_15293_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_16_fu_7572_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_16_fu_7572_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_16_fu_7572_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_16_fu_7572_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_16_reg_15390_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_16_reg_15390_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_17_reg_15487_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_17_reg_15487_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_18_reg_15584_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_18_reg_15584_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_19_fu_7989_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_19_fu_7989_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_19_fu_7989_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_19_fu_7989_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_19_reg_15681_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_19_reg_15681_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_1_reg_13945_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_1_reg_13945_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_20_reg_15778_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_20_reg_15778_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_21_reg_15875_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_21_reg_15875_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_22_reg_15972_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_22_reg_15972_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_23_reg_16069_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_23_reg_16069_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_24_reg_16166_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_24_reg_16166_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_25_reg_16263_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_25_reg_16263_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_26_reg_16360_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_26_reg_16360_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_27_reg_16457_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_27_reg_16457_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_28_reg_16554_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_28_reg_16554_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_29_reg_16651_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_29_reg_16651_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_2_reg_14037_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_2_reg_14037_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_30_reg_16748_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_30_reg_16748_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_31_reg_16845_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_31_reg_16845_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_32_reg_16942_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_32_reg_16942_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_33_reg_17039_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_33_reg_17039_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_34_reg_17136_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_34_reg_17136_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_35_reg_17233_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_35_reg_17233_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_36_reg_17330_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_36_reg_17330_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_37_reg_17427_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_37_reg_17427_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_38_reg_17524_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_38_reg_17524_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_39_reg_17621_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_39_reg_17621_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2__0 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_3_reg_14129_reg multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_3_reg_14129_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2 multiplier stage design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_10_fu_6738_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_10_reg_14808_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_11_fu_6877_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_11_reg_14905_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_12_fu_7016_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_12_reg_15002_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_13_fu_7155_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_13_reg_15099_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_14_fu_7294_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_14_reg_15196_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_17_fu_7711_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_17_reg_15487_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_18_fu_7850_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_18_reg_15584_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_19_reg_15681_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_1_fu_5487_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_1_reg_13945_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_20_fu_8128_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_20_reg_15778_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_21_fu_8267_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_21_reg_15875_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_22_fu_8406_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_22_reg_15972_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_23_fu_8545_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_23_reg_16069_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_24_fu_8684_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_24_reg_16166_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_25_fu_8823_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_25_reg_16263_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_26_fu_8962_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_26_reg_16360_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_27_fu_9101_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_27_reg_16457_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_28_fu_9240_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_28_reg_16554_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_29_fu_9379_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_29_reg_16651_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_2_fu_5626_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_2_reg_14037_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_30_fu_9518_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_31_fu_9657_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_31_reg_16845_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_32_fu_9796_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_32_reg_16942_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_33_fu_9935_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_33_reg_17039_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_34_fu_10074_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_34_reg_17136_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_35_fu_10213_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_35_reg_17233_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_36_fu_10352_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_36_reg_17330_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_37_fu_10491_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_37_reg_17427_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_38_fu_10630_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_38_reg_17524_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_39_fu_10769_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_39_reg_17621_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_3_fu_5765_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_3_reg_14129_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_40_fu_10908_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_40_reg_17718_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_41_reg_17815_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_42_fu_11186_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_42_reg_17912_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_43_fu_11325_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_43_reg_18009_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_44_fu_11464_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_44_reg_18106_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_45_fu_11603_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_45_reg_18203_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_46_fu_11742_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_46_reg_18300_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_47_fu_11881_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_47_reg_18397_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_48_fu_12020_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_48_reg_18494_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_49_fu_12159_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_49_reg_18591_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_4_fu_5904_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_4_reg_14226_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_50_fu_12298_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_50_reg_18688_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_51_fu_12437_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_51_reg_18785_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_52_fu_12576_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_52_reg_18882_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_53_fu_12715_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_53_reg_18979_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_54_fu_12854_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_54_reg_19076_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_55_fu_12993_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_55_reg_19173_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_56_reg_19270_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_57_reg_19367_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_58_reg_19464_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_5_reg_14323_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_7_reg_14517_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_9_reg_14711_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/dot_matrix_0/inst/mul_ln46_reg_13847_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [Common 17-14] Message 'DRC REQP-31' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 330 Warnings, 100 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/media/mklab/TerabyteHD/HOME_MKL/WORK/internal/dot_matrix_pynqZ2_vivado/dot_matrix_pynqZ2_vivado.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Dec 13 00:41:42 2019. For additional details about this file, please refer to the WebTalk help file at /home/mklab/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 3014.098 ; gain = 524.324 ; free physical = 3669 ; free virtual = 141740
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 00:41:42 2019...
