<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="DAC0_DAT[15]"/>
        <net name="DAC0_DAT[14]"/>
        <net name="DAC0_DAT[13]"/>
        <net name="DAC0_DAT[12]"/>
        <net name="DAC0_DAT[11]"/>
        <net name="DAC0_DAT[10]"/>
        <net name="DAC0_DAT[9]"/>
        <net name="DAC0_DAT[8]"/>
        <net name="DAC0_DAT[7]"/>
        <net name="DAC0_DAT[6]"/>
        <net name="DAC0_DAT[5]"/>
        <net name="DAC0_DAT[4]"/>
        <net name="DAC0_DAT[3]"/>
        <net name="DAC0_DAT[2]"/>
        <net name="DAC0_DAT[1]"/>
        <net name="DAC0_DAT[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_pulse_active_dac0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_fcid_pulse_active_dac0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_active_dac0"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="DAC1_DAT[15]"/>
        <net name="DAC1_DAT[14]"/>
        <net name="DAC1_DAT[13]"/>
        <net name="DAC1_DAT[12]"/>
        <net name="DAC1_DAT[11]"/>
        <net name="DAC1_DAT[10]"/>
        <net name="DAC1_DAT[9]"/>
        <net name="DAC1_DAT[8]"/>
        <net name="DAC1_DAT[7]"/>
        <net name="DAC1_DAT[6]"/>
        <net name="DAC1_DAT[5]"/>
        <net name="DAC1_DAT[4]"/>
        <net name="DAC1_DAT[3]"/>
        <net name="DAC1_DAT[2]"/>
        <net name="DAC1_DAT[1]"/>
        <net name="DAC1_DAT[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_pulse_active_dac1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_fcid_pulse_active_dac1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_active_dac1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="B13C981AC2D554BFB4FBE0EECEA5CFD7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="w_TIMESTAMP_WO[31]"/>
        <net name="w_TIMESTAMP_WO[30]"/>
        <net name="w_TIMESTAMP_WO[29]"/>
        <net name="w_TIMESTAMP_WO[28]"/>
        <net name="w_TIMESTAMP_WO[27]"/>
        <net name="w_TIMESTAMP_WO[26]"/>
        <net name="w_TIMESTAMP_WO[25]"/>
        <net name="w_TIMESTAMP_WO[24]"/>
        <net name="w_TIMESTAMP_WO[23]"/>
        <net name="w_TIMESTAMP_WO[22]"/>
        <net name="w_TIMESTAMP_WO[21]"/>
        <net name="w_TIMESTAMP_WO[20]"/>
        <net name="w_TIMESTAMP_WO[19]"/>
        <net name="w_TIMESTAMP_WO[18]"/>
        <net name="w_TIMESTAMP_WO[17]"/>
        <net name="w_TIMESTAMP_WO[16]"/>
        <net name="w_TIMESTAMP_WO[15]"/>
        <net name="w_TIMESTAMP_WO[14]"/>
        <net name="w_TIMESTAMP_WO[13]"/>
        <net name="w_TIMESTAMP_WO[12]"/>
        <net name="w_TIMESTAMP_WO[11]"/>
        <net name="w_TIMESTAMP_WO[10]"/>
        <net name="w_TIMESTAMP_WO[9]"/>
        <net name="w_TIMESTAMP_WO[8]"/>
        <net name="w_TIMESTAMP_WO[7]"/>
        <net name="w_TIMESTAMP_WO[6]"/>
        <net name="w_TIMESTAMP_WO[5]"/>
        <net name="w_TIMESTAMP_WO[4]"/>
        <net name="w_TIMESTAMP_WO[3]"/>
        <net name="w_TIMESTAMP_WO[2]"/>
        <net name="w_TIMESTAMP_WO[1]"/>
        <net name="w_TIMESTAMP_WO[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="B13C981AC2D554BFB4FBE0EECEA5CFD7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_fdcs_run"/>
      </nets>
    </probe>
  </probeset>
</probeData>
