/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.37
Hash     : 42a1cfe
Date     : Feb 14 2024
Type     : Engineering
Log Time   : Wed Feb 14 11:37:08 2024 GMT
#Timing report of worst 36 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 8

#Path 1
Startpoint: addr[0].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[3] (RS_TDP36K at (52,41) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[0].inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0)0))                                0.000     0.779
| (CHANY:1333361 L4 length:4 (51,44,0)-> (51,41,0))                       0.119     0.898
| (CHANX:1169284 L1 length:1 (52,41,0)-> (52,41,0))                       0.061     0.959
| (IPIN:788943 side: (TOP,) (52,41,0)0))                                  0.101     1.060
| (intra 'bram' routing)                                                  0.000     1.060
DATA_OUT_B2[10]_1.ADDR_A1[3] (RS_TDP36K at (52,41))                       0.000     1.060
data arrival time                                                                   1.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.212     0.991
data required time                                                                  0.991
-----------------------------------------------------------------------------------------
data required time                                                                 -0.991
data arrival time                                                                   1.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.069


#Path 2
Startpoint: addr[6].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K at (52,41) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[6].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                                0.000     0.779
| (CHANY:1324755 L4 length:2 (48,44,0)-> (48,43,0))                       0.119     0.898
| (CHANX:1177226 L4 length:4 (49,43,0)-> (52,43,0))                       0.119     1.017
| (IPIN:789136 side: (TOP,) (52,43,0)0))                                  0.101     1.118
| (intra 'bram' routing)                                                  0.000     1.118
DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K at (52,41))                       0.000     1.118
data arrival time                                                                   1.118

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.212     0.991
data required time                                                                  0.991
-----------------------------------------------------------------------------------------
data required time                                                                 -0.991
data arrival time                                                                   1.118
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.127


#Path 3
Startpoint: addr[7].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K at (52,41) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addr[7].inpad[0] (.input at (48,44))                                       0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:957577 side: (RIGHT,) (48,44,0)0))                                 0.000     0.779
| (CHANY:1324691 L4 length:3 (48,44,0)-> (48,42,0))                        0.119     0.898
| (CHANX:1177224 L4 length:4 (49,43,0)-> (52,43,0))                        0.119     1.017
| (IPIN:789124 side: (TOP,) (52,43,0)0))                                   0.101     1.118
| (intra 'bram' routing)                                                   0.000     1.118
DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K at (52,41))                       0.000     1.118
data arrival time                                                                    1.118

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.212     0.991
data required time                                                                   0.991
------------------------------------------------------------------------------------------
data required time                                                                  -0.991
data arrival time                                                                    1.118
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.127


#Path 4
Startpoint: addr[3].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K at (52,41) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[3].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                                0.000     0.779
| (CHANY:1324693 L4 length:3 (48,44,0)-> (48,42,0))                       0.119     0.898
| (CHANX:1173168 L4 length:4 (49,42,0)-> (52,42,0))                       0.119     1.017
| (IPIN:789058 side: (TOP,) (52,42,0)0))                                  0.101     1.118
| (intra 'bram' routing)                                                  0.000     1.118
DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K at (52,41))                       0.000     1.118
data arrival time                                                                   1.118

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.212     0.991
data required time                                                                  0.991
-----------------------------------------------------------------------------------------
data required time                                                                 -0.991
data arrival time                                                                   1.118
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.127


#Path 5
Startpoint: addr[4].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K at (52,41) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[4].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                                0.000     0.779
| (CHANY:1324633 L4 length:4 (48,44,0)-> (48,41,0))                       0.119     0.898
| (CHANX:1177240 L4 length:4 (49,43,0)-> (52,43,0))                       0.119     1.017
| (CHANY:1336215 L4 length:4 (52,43,0)-> (52,40,0))                       0.119     1.136
| (IPIN:789087 side: (RIGHT,) (52,42,0)0))                                0.101     1.237
| (intra 'bram' routing)                                                  0.000     1.237
DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K at (52,41))                       0.000     1.237
data arrival time                                                                   1.237

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.212     0.991
data required time                                                                  0.991
-----------------------------------------------------------------------------------------
data required time                                                                 -0.991
data arrival time                                                                   1.237
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.246


#Path 6
Startpoint: addr[5].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K at (52,41) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[5].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                                0.000     0.779
| (CHANY:1324790 L1 length:1 (48,44,0)-> (48,44,0))                       0.061     0.840
| (CHANX:1181302 L4 length:4 (49,44,0)-> (52,44,0))                       0.119     0.959
| (CHANY:1336395 L4 length:2 (52,44,0)-> (52,43,0))                       0.119     1.078
| (CHANX:1177395 L1 length:1 (52,43,0)-> (52,43,0))                       0.061     1.139
| (IPIN:789126 side: (TOP,) (52,43,0)0))                                  0.101     1.240
| (intra 'bram' routing)                                                  0.000     1.240
DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K at (52,41))                       0.000     1.240
data arrival time                                                                   1.240

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.212     0.991
data required time                                                                  0.991
-----------------------------------------------------------------------------------------
data required time                                                                 -0.991
data arrival time                                                                   1.240
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.249


#Path 7
Startpoint: addr[1].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[4] (RS_TDP36K at (52,41) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[1].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:957583 side: (RIGHT,) (48,44,0)0))                                0.000     0.779
| (CHANY:1324817 L4 length:1 (48,44,0)-> (48,44,0))                       0.119     0.898
| (CHANX:1177234 L4 length:4 (49,43,0)-> (52,43,0))                       0.119     1.017
| (CHANY:1333291 L4 length:4 (51,43,0)-> (51,40,0))                       0.119     1.136
| (CHANX:1173326 L1 length:1 (52,42,0)-> (52,42,0))                       0.061     1.197
| (IPIN:789050 side: (TOP,) (52,42,0)0))                                  0.101     1.298
| (intra 'bram' routing)                                                  0.000     1.298
DATA_OUT_B2[10]_1.ADDR_A1[4] (RS_TDP36K at (52,41))                       0.000     1.298
data arrival time                                                                   1.298

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.212     0.991
data required time                                                                  0.991
-----------------------------------------------------------------------------------------
data required time                                                                 -0.991
data arrival time                                                                   1.298
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.306


#Path 8
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.REN_A1[0] (RS_TDP36K at (52,41) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                               0.000     0.779
| (CHANY:1333421 L4 length:3 (51,44,0)-> (51,42,0))                      0.119     0.898
| (CHANX:1169294 L4 length:4 (52,41,0)-> (55,41,0))                      0.119     1.017
| (CHANY:1336251 L1 length:1 (52,41,0)-> (52,41,0))                      0.061     1.078
| (IPIN:788981 side: (RIGHT,) (52,41,0)0))                               0.101     1.179
| (intra 'bram' routing)                                                 0.000     1.179
DATA_OUT_B2[10]_1.REN_A1[0] (RS_TDP36K at (52,41))                       0.000     1.179
data arrival time                                                                  1.179

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'bram' routing)                                                 0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                       0.000     0.779
clock uncertainty                                                        0.000     0.779
cell hold time                                                           0.081     0.861
data required time                                                                 0.861
----------------------------------------------------------------------------------------
data required time                                                                -0.861
data arrival time                                                                  1.179
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.318


#Path 9
Startpoint: $auto$memory_libmap.cc:2271:execute$26.Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[1].D[0] (dffre at (49,42) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2271:execute$26.C[0] (dffre at (49,42))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2271:execute$26.Q[0] (dffre at (49,42)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
dout[1].in[0] (.names at (49,42))                                                       0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
dout[1].out[0] (.names at (49,42))                                                      0.000     0.939
| (intra 'clb' routing)                                                                 0.165     1.105
$auto$memory_libmap.cc:2270:execute$25[1].D[0] (dffre at (49,42))                       0.000     1.105
data arrival time                                                                                 1.105

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[1].C[0] (dffre at (49,42))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.105
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.354


#Path 10
Startpoint: $auto$memory_libmap.cc:2270:execute$25[0].Q[0] (dffre at (48,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[0].D[0] (dffre at (48,41) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[0].C[0] (dffre at (48,41))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2270:execute$25[0].Q[0] (dffre at (48,41)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
dout[0].in[1] (.names at (48,41))                                                       0.000     0.874
| (primitive '.names' combinational delay)                                              0.101     0.976
dout[0].out[0] (.names at (48,41))                                                      0.000     0.976
| (intra 'clb' routing)                                                                 0.131     1.107
$auto$memory_libmap.cc:2270:execute$25[0].D[0] (dffre at (48,41))                       0.000     1.107
data arrival time                                                                                 1.107

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[0].C[0] (dffre at (48,41))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.107
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.356


#Path 11
Startpoint: $auto$memory_libmap.cc:2270:execute$25[2].Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[2].D[0] (dffre at (49,42) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[2].C[0] (dffre at (49,42))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2270:execute$25[2].Q[0] (dffre at (49,42)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
dout[2].in[1] (.names at (49,42))                                                       0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
dout[2].out[0] (.names at (49,42))                                                      0.000     0.939
| (intra 'clb' routing)                                                                 0.167     1.107
$auto$memory_libmap.cc:2270:execute$25[2].D[0] (dffre at (49,42))                       0.000     1.107
data arrival time                                                                                 1.107

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[2].C[0] (dffre at (49,42))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.107
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.356


#Path 12
Startpoint: $auto$memory_libmap.cc:2270:execute$25[7].Q[0] (dffre at (48,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[7].D[0] (dffre at (48,41) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[7].C[0] (dffre at (48,41))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2270:execute$25[7].Q[0] (dffre at (48,41)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
dout[7].in[1] (.names at (48,41))                                                       0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
dout[7].out[0] (.names at (48,41))                                                      0.000     0.939
| (intra 'clb' routing)                                                                 0.210     1.149
$auto$memory_libmap.cc:2270:execute$25[7].D[0] (dffre at (48,41))                       0.000     1.149
data arrival time                                                                                 1.149

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[7].C[0] (dffre at (48,41))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.149
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.398


#Path 13
Startpoint: $auto$memory_libmap.cc:2271:execute$26.Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[3].D[0] (dffre at (49,42) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2271:execute$26.C[0] (dffre at (49,42))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2271:execute$26.Q[0] (dffre at (49,42)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
dout[3].in[0] (.names at (49,42))                                                       0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
dout[3].out[0] (.names at (49,42))                                                      0.000     0.939
| (intra 'clb' routing)                                                                 0.210     1.149
$auto$memory_libmap.cc:2270:execute$25[3].D[0] (dffre at (49,42))                       0.000     1.149
data arrival time                                                                                 1.149

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[3].C[0] (dffre at (49,42))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.149
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.398


#Path 14
Startpoint: $auto$memory_libmap.cc:2270:execute$25[6].Q[0] (dffre at (48,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[6].D[0] (dffre at (48,41) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[6].C[0] (dffre at (48,41))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2270:execute$25[6].Q[0] (dffre at (48,41)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
dout[6].in[1] (.names at (48,41))                                                       0.000     0.874
| (primitive '.names' combinational delay)                                              0.144     1.018
dout[6].out[0] (.names at (48,41))                                                      0.000     1.018
| (intra 'clb' routing)                                                                 0.165     1.183
$auto$memory_libmap.cc:2270:execute$25[6].D[0] (dffre at (48,41))                       0.000     1.183
data arrival time                                                                                 1.183

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[6].C[0] (dffre at (48,41))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.183
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.432


#Path 15
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : emulate_reset_emu_arst_sel_30.R[0] (dffre at (48,41) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
reset.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                  0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                         0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                         0.119     0.959
| (CHANY:1324561 L4 length:4 (48,43,0)-> (48,40,0))                         0.119     1.078
| (IPIN:787896 side: (RIGHT,) (48,41,0)0))                                  0.101     1.179
| (intra 'clb' routing)                                                     0.066     1.245
emulate_reset_emu_arst_sel_30.R[0] (dffre at (48,41))                       0.000     1.245
data arrival time                                                                     1.245

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                            0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'clb' routing)                                                     0.000     0.779
emulate_reset_emu_arst_sel_30.C[0] (dffre at (48,41))                       0.000     0.779
clock uncertainty                                                           0.000     0.779
cell hold time                                                             -0.028     0.751
data required time                                                                    0.751
-------------------------------------------------------------------------------------------
data required time                                                                   -0.751
data arrival time                                                                     1.245
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.494


#Path 16
Startpoint: addr[2].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K at (52,41) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[2].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:957582 side: (RIGHT,) (48,44,0)0))                                0.000     0.779
| (CHANY:1324797 L1 length:1 (48,44,0)-> (48,44,0))                       0.061     0.840
| (CHANX:1177214 L1 length:1 (49,43,0)-> (49,43,0))                       0.061     0.901
| (CHANY:1327645 L1 length:1 (49,43,0)-> (49,43,0))                       0.061     0.962
| (CHANX:1173214 L1 length:1 (50,42,0)-> (50,42,0))                       0.061     1.023
| (CHANY:1330493 L1 length:1 (50,42,0)-> (50,42,0))                       0.061     1.084
| (CHANX:1169214 L1 length:1 (51,41,0)-> (51,41,0))                       0.061     1.145
| (CHANY:1333341 L1 length:1 (51,41,0)-> (51,41,0))                       0.061     1.206
| (CHANX:1165214 L1 length:1 (52,40,0)-> (52,40,0))                       0.061     1.267
| (CHANY:1336274 L4 length:4 (52,41,0)-> (52,44,0))                       0.119     1.386
| (IPIN:789079 side: (RIGHT,) (52,42,0)0))                                0.101     1.486
| (intra 'bram' routing)                                                  0.000     1.486
DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K at (52,41))                       0.000     1.486
data arrival time                                                                   1.486

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.212     0.991
data required time                                                                  0.991
-----------------------------------------------------------------------------------------
data required time                                                                 -0.991
data arrival time                                                                   1.486
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.495


#Path 17
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : emulate_reset_emu_arst_sel_30.E[0] (dffre at (48,41) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                       0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                  0.000     0.779
| (CHANY:1333425 L4 length:3 (51,44,0)-> (51,42,0))                         0.119     0.898
| (CHANY:1333413 L1 length:1 (51,42,0)-> (51,42,0))                         0.061     0.959
| (CHANX:1169037 L4 length:4 (51,41,0)-> (48,41,0))                         0.119     1.078
| (CHANX:1169017 L1 length:1 (48,41,0)-> (48,41,0))                         0.061     1.139
| (IPIN:787866 side: (TOP,) (48,41,0)0))                                    0.101     1.240
| (intra 'clb' routing)                                                     0.066     1.306
emulate_reset_emu_arst_sel_30.E[0] (dffre at (48,41))                       0.000     1.306
data arrival time                                                                     1.306

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                            0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'clb' routing)                                                     0.000     0.779
emulate_reset_emu_arst_sel_30.C[0] (dffre at (48,41))                       0.000     0.779
clock uncertainty                                                           0.000     0.779
cell hold time                                                             -0.028     0.751
data required time                                                                    0.751
-------------------------------------------------------------------------------------------
data required time                                                                   -0.751
data arrival time                                                                     1.306
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.555


#Path 18
Startpoint: $auto$memory_libmap.cc:2270:execute$25[5].Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[5].D[0] (dffre at (49,42) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[5].C[0] (dffre at (49,42))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2270:execute$25[5].Q[0] (dffre at (49,42)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
dout[5].in[1] (.names at (49,42))                                                       0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
dout[5].out[0] (.names at (49,42))                                                      0.000     0.939
| (intra 'clb' routing)                                                                 0.000     0.939
| (OPIN:802481 side: (RIGHT,) (49,42,0)0))                                              0.000     0.939
| (CHANY:1327580 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.000
| (CHANX:1173151 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.061
| (IPIN:802497 side: (TOP,) (49,42,0)0))                                                0.101     1.162
| (intra 'clb' routing)                                                                 0.167     1.329
$auto$memory_libmap.cc:2270:execute$25[5].D[0] (dffre at (49,42))                       0.000     1.329
data arrival time                                                                                 1.329

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[5].C[0] (dffre at (49,42))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.329
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.578


#Path 19
Startpoint: $auto$memory_libmap.cc:2270:execute$25[4].Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[4].D[0] (dffre at (49,42) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[4].C[0] (dffre at (49,42))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2270:execute$25[4].Q[0] (dffre at (49,42)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:802462 side: (TOP,) (49,42,0)0))                                                0.000     0.808
| (CHANX:1173134 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     0.869
| (CHANY:1327565 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     0.930
| (IPIN:802532 side: (RIGHT,) (49,42,0)0))                                              0.101     1.031
| (intra 'clb' routing)                                                                 0.066     1.097
dout[4].in[1] (.names at (49,42))                                                       0.000     1.097
| (primitive '.names' combinational delay)                                              0.065     1.162
dout[4].out[0] (.names at (49,42))                                                      0.000     1.162
| (intra 'clb' routing)                                                                 0.221     1.383
$auto$memory_libmap.cc:2270:execute$25[4].D[0] (dffre at (49,42))                       0.000     1.383
data arrival time                                                                                 1.383

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[4].C[0] (dffre at (49,42))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.383
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.632


#Path 20
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2271:execute$26.D[0] (dffre at (49,42) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                           0.000     0.779
| (CHANY:1333425 L4 length:3 (51,44,0)-> (51,42,0))                                  0.119     0.898
| (CHANY:1333413 L1 length:1 (51,42,0)-> (51,42,0))                                  0.061     0.959
| (CHANX:1169037 L4 length:4 (51,41,0)-> (48,41,0))                                  0.119     1.078
| (CHANY:1327574 L1 length:1 (49,42,0)-> (49,42,0))                                  0.061     1.139
| (CHANX:1173145 L1 length:1 (49,42,0)-> (49,42,0))                                  0.061     1.200
| (IPIN:802494 side: (TOP,) (49,42,0)0))                                             0.101     1.301
| (intra 'clb' routing)                                                              0.131     1.432
$auto$memory_libmap.cc:2271:execute$26.D[0] (dffre at (49,42))                       0.000     1.432
data arrival time                                                                              1.432

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                     0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
$auto$memory_libmap.cc:2271:execute$26.C[0] (dffre at (49,42))                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.432
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.681


#Path 21
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[7].E[0] (dffre at (48,41) clocked by clk)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.779
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     0.898
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.017
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.118
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.184
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.184
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.154     1.338
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.338
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.338
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.338
| (CHANY:1324602 L1 length:1 (48,41,0)-> (48,41,0))                                                                                                                                                                                                          0.061     1.399
| (IPIN:787895 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.101     1.500
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.566
$auto$memory_libmap.cc:2270:execute$25[7].E[0] (dffre at (48,41))                                                                                                                                                                                            0.000     1.566
data arrival time                                                                                                                                                                                                                                                      1.566

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[7].C[0] (dffre at (48,41))                                                                                                                                                                                            0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      1.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            0.815


#Path 22
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[0].E[0] (dffre at (48,41) clocked by clk)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.779
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     0.898
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.017
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.118
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.184
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.184
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.154     1.338
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.338
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.338
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.338
| (CHANY:1324602 L1 length:1 (48,41,0)-> (48,41,0))                                                                                                                                                                                                          0.061     1.399
| (IPIN:787895 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.101     1.500
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.566
$auto$memory_libmap.cc:2270:execute$25[0].E[0] (dffre at (48,41))                                                                                                                                                                                            0.000     1.566
data arrival time                                                                                                                                                                                                                                                      1.566

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[0].C[0] (dffre at (48,41))                                                                                                                                                                                            0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      1.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            0.815


#Path 23
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[6].E[0] (dffre at (48,41) clocked by clk)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.779
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     0.898
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.017
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.118
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.184
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.184
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.154     1.338
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.338
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.338
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.338
| (CHANY:1324602 L1 length:1 (48,41,0)-> (48,41,0))                                                                                                                                                                                                          0.061     1.399
| (IPIN:787895 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.101     1.500
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.566
$auto$memory_libmap.cc:2270:execute$25[6].E[0] (dffre at (48,41))                                                                                                                                                                                            0.000     1.566
data arrival time                                                                                                                                                                                                                                                      1.566

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[6].C[0] (dffre at (48,41))                                                                                                                                                                                            0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      1.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            0.815


#Path 24
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[4].E[0] (dffre at (49,42) clocked by clk)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.779
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     0.898
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.017
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.118
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.184
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.184
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.154     1.338
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.338
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.338
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.338
| (CHANY:1324634 L4 length:4 (48,41,0)-> (48,44,0))                                                                                                                                                                                                          0.119     1.457
| (CHANX:1173184 L4 length:4 (49,42,0)-> (52,42,0))                                                                                                                                                                                                          0.119     1.576
| (IPIN:802510 side: (TOP,) (49,42,0)0))                                                                                                                                                                                                                     0.101     1.677
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.743
$auto$memory_libmap.cc:2270:execute$25[4].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     1.743
data arrival time                                                                                                                                                                                                                                                      1.743

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[4].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      1.743
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            0.992


#Path 25
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[3].E[0] (dffre at (49,42) clocked by clk)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.779
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     0.898
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.017
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.118
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.184
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.184
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.154     1.338
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.338
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.338
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.338
| (CHANY:1324634 L4 length:4 (48,41,0)-> (48,44,0))                                                                                                                                                                                                          0.119     1.457
| (CHANX:1173184 L4 length:4 (49,42,0)-> (52,42,0))                                                                                                                                                                                                          0.119     1.576
| (IPIN:802510 side: (TOP,) (49,42,0)0))                                                                                                                                                                                                                     0.101     1.677
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.743
$auto$memory_libmap.cc:2270:execute$25[3].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     1.743
data arrival time                                                                                                                                                                                                                                                      1.743

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[3].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      1.743
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            0.992


#Path 26
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[2].E[0] (dffre at (49,42) clocked by clk)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.779
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     0.898
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.017
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.118
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.184
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.184
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.154     1.338
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.338
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.338
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.338
| (CHANY:1324634 L4 length:4 (48,41,0)-> (48,44,0))                                                                                                                                                                                                          0.119     1.457
| (CHANX:1173184 L4 length:4 (49,42,0)-> (52,42,0))                                                                                                                                                                                                          0.119     1.576
| (IPIN:802510 side: (TOP,) (49,42,0)0))                                                                                                                                                                                                                     0.101     1.677
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.743
$auto$memory_libmap.cc:2270:execute$25[2].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     1.743
data arrival time                                                                                                                                                                                                                                                      1.743

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[2].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      1.743
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            0.992


#Path 27
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[1].E[0] (dffre at (49,42) clocked by clk)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.779
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     0.898
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.017
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.118
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.184
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.184
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.154     1.338
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.338
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.338
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.338
| (CHANY:1324634 L4 length:4 (48,41,0)-> (48,44,0))                                                                                                                                                                                                          0.119     1.457
| (CHANX:1173184 L4 length:4 (49,42,0)-> (52,42,0))                                                                                                                                                                                                          0.119     1.576
| (IPIN:802510 side: (TOP,) (49,42,0)0))                                                                                                                                                                                                                     0.101     1.677
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.743
$auto$memory_libmap.cc:2270:execute$25[1].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     1.743
data arrival time                                                                                                                                                                                                                                                      1.743

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[1].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      1.743
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            0.992


#Path 28
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[5].E[0] (dffre at (49,42) clocked by clk)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.779
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     0.898
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.017
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.118
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.184
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.184
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.154     1.338
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.338
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.338
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.338
| (CHANY:1324634 L4 length:4 (48,41,0)-> (48,44,0))                                                                                                                                                                                                          0.119     1.457
| (CHANX:1173184 L4 length:4 (49,42,0)-> (52,42,0))                                                                                                                                                                                                          0.119     1.576
| (IPIN:802510 side: (TOP,) (49,42,0)0))                                                                                                                                                                                                                     0.101     1.677
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.743
$auto$memory_libmap.cc:2270:execute$25[5].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     1.743
data arrival time                                                                                                                                                                                                                                                      1.743

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[5].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      1.743
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            0.992


#Path 29
Startpoint: $auto$memory_libmap.cc:2271:execute$26.Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                     0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
$auto$memory_libmap.cc:2271:execute$26.C[0] (dffre at (49,42))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
$auto$memory_libmap.cc:2271:execute$26.Q[0] (dffre at (49,42)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
dout[1].in[0] (.names at (49,42))                                                    0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
dout[1].out[0] (.names at (49,42))                                                   0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
| (OPIN:802474 side: (RIGHT,) (49,42,0)0))                                           0.000     0.939
| (CHANY:1327598 L4 length:3 (49,42,0)-> (49,44,0))                                  0.119     1.058
| (IPIN:960606 side: (RIGHT,) (49,44,0)0))                                           0.101     1.159
| (intra 'io' routing)                                                               0.516     1.675
out:dout[1].outpad[0] (.output at (49,44))                                           0.000     1.675
data arrival time                                                                              1.675

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.675
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.675


#Path 30
Startpoint: $auto$memory_libmap.cc:2270:execute$25[5].Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[5].C[0] (dffre at (49,42))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2270:execute$25[5].Q[0] (dffre at (49,42)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
dout[5].in[1] (.names at (49,42))                                                       0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
dout[5].out[0] (.names at (49,42))                                                      0.000     0.939
| (intra 'clb' routing)                                                                 0.000     0.939
| (OPIN:802481 side: (RIGHT,) (49,42,0)0))                                              0.000     0.939
| (CHANY:1327596 L4 length:3 (49,42,0)-> (49,44,0))                                     0.119     1.058
| (IPIN:960602 side: (RIGHT,) (49,44,0)0))                                              0.101     1.159
| (intra 'io' routing)                                                                  0.516     1.675
out:dout[5].outpad[0] (.output at (49,44))                                              0.000     1.675
data arrival time                                                                                 1.675

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.000
data arrival time                                                                                 1.675
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.675


#Path 31
Startpoint: $auto$memory_libmap.cc:2270:execute$25[2].Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[2].C[0] (dffre at (49,42))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2270:execute$25[2].Q[0] (dffre at (49,42)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
dout[2].in[1] (.names at (49,42))                                                       0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
dout[2].out[0] (.names at (49,42))                                                      0.000     0.939
| (intra 'clb' routing)                                                                 0.000     0.939
| (OPIN:802468 side: (TOP,) (49,42,0)0))                                                0.000     0.939
| (CHANX:1173146 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.000
| (CHANY:1327670 L4 length:2 (49,43,0)-> (49,44,0))                                     0.119     1.119
| (IPIN:960605 side: (RIGHT,) (49,44,0)0))                                              0.101     1.220
| (intra 'io' routing)                                                                  0.516     1.736
out:dout[2].outpad[0] (.output at (49,44))                                              0.000     1.736
data arrival time                                                                                 1.736

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.000
data arrival time                                                                                 1.736
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.736


#Path 32
Startpoint: $auto$memory_libmap.cc:2271:execute$26.Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : out:dout[3].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                     0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
$auto$memory_libmap.cc:2271:execute$26.C[0] (dffre at (49,42))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
$auto$memory_libmap.cc:2271:execute$26.Q[0] (dffre at (49,42)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
dout[3].in[0] (.names at (49,42))                                                    0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
dout[3].out[0] (.names at (49,42))                                                   0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
| (OPIN:802463 side: (TOP,) (49,42,0)0))                                             0.000     0.939
| (CHANX:1173136 L1 length:1 (49,42,0)-> (49,42,0))                                  0.061     1.000
| (CHANY:1327680 L4 length:2 (49,43,0)-> (49,44,0))                                  0.119     1.119
| (CHANY:1327696 L1 length:1 (49,44,0)-> (49,44,0))                                  0.061     1.180
| (IPIN:960604 side: (RIGHT,) (49,44,0)0))                                           0.101     1.281
| (intra 'io' routing)                                                               0.516     1.797
out:dout[3].outpad[0] (.output at (49,44))                                           0.000     1.797
data arrival time                                                                              1.797

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.797
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.797


#Path 33
Startpoint: $auto$memory_libmap.cc:2270:execute$25[0].Q[0] (dffre at (48,41) clocked by clk)
Endpoint  : out:dout[0].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[0].C[0] (dffre at (48,41))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2270:execute$25[0].Q[0] (dffre at (48,41)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
dout[0].in[1] (.names at (48,41))                                                       0.000     0.874
| (primitive '.names' combinational delay)                                              0.101     0.976
dout[0].out[0] (.names at (48,41))                                                      0.000     0.976
| (intra 'clb' routing)                                                                 0.000     0.976
| (OPIN:787833 side: (RIGHT,) (48,41,0)0))                                              0.000     0.976
| (CHANY:1324597 L1 length:1 (48,41,0)-> (48,41,0))                                     0.061     1.036
| (CHANX:1165014 L1 length:1 (49,40,0)-> (49,40,0))                                     0.061     1.097
| (CHANY:1327546 L4 length:4 (49,41,0)-> (49,44,0))                                     0.119     1.216
| (IPIN:960607 side: (RIGHT,) (49,44,0)0))                                              0.101     1.317
| (intra 'io' routing)                                                                  0.516     1.833
out:dout[0].outpad[0] (.output at (49,44))                                              0.000     1.833
data arrival time                                                                                 1.833

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.000
data arrival time                                                                                 1.833
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.833


#Path 34
Startpoint: $auto$memory_libmap.cc:2270:execute$25[6].Q[0] (dffre at (48,41) clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[6].C[0] (dffre at (48,41))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2270:execute$25[6].Q[0] (dffre at (48,41)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
dout[6].in[1] (.names at (48,41))                                                       0.000     0.874
| (primitive '.names' combinational delay)                                              0.144     1.018
dout[6].out[0] (.names at (48,41))                                                      0.000     1.018
| (intra 'clb' routing)                                                                 0.000     1.018
| (OPIN:787830 side: (RIGHT,) (48,41,0)0))                                              0.000     1.018
| (CHANY:1324622 L4 length:4 (48,41,0)-> (48,44,0))                                     0.119     1.137
| (CHANX:1173148 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.198
| (CHANY:1327668 L4 length:2 (49,43,0)-> (49,44,0))                                     0.119     1.317
| (IPIN:960601 side: (RIGHT,) (49,44,0)0))                                              0.101     1.417
| (intra 'io' routing)                                                                  0.516     1.933
out:dout[6].outpad[0] (.output at (49,44))                                              0.000     1.933
data arrival time                                                                                 1.933

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.000
data arrival time                                                                                 1.933
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.933


#Path 35
Startpoint: $auto$memory_libmap.cc:2270:execute$25[7].Q[0] (dffre at (48,41) clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[7].C[0] (dffre at (48,41))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2270:execute$25[7].Q[0] (dffre at (48,41)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
dout[7].in[1] (.names at (48,41))                                                       0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
dout[7].out[0] (.names at (48,41))                                                      0.000     0.939
| (intra 'clb' routing)                                                                 0.000     0.939
| (OPIN:787819 side: (TOP,) (48,41,0)0))                                                0.000     0.939
| (CHANX:1169008 L1 length:1 (48,41,0)-> (48,41,0))                                     0.061     1.000
| (CHANY:1324704 L4 length:3 (48,42,0)-> (48,44,0))                                     0.119     1.119
| (CHANY:1324720 L1 length:1 (48,43,0)-> (48,43,0))                                     0.061     1.180
| (CHANX:1177244 L4 length:4 (49,43,0)-> (52,43,0))                                     0.119     1.299
| (CHANY:1327748 L4 length:1 (49,44,0)-> (49,44,0))                                     0.119     1.418
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                                              0.101     1.519
| (intra 'io' routing)                                                                  0.516     2.034
out:dout[7].outpad[0] (.output at (49,44))                                              0.000     2.034
data arrival time                                                                                 2.034

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.000
data arrival time                                                                                 2.034
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       2.034


#Path 36
Startpoint: $auto$memory_libmap.cc:2270:execute$25[4].Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2270:execute$25[4].C[0] (dffre at (49,42))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2270:execute$25[4].Q[0] (dffre at (49,42)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:802462 side: (TOP,) (49,42,0)0))                                                0.000     0.808
| (CHANX:1173134 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     0.869
| (CHANY:1327565 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     0.930
| (IPIN:802532 side: (RIGHT,) (49,42,0)0))                                              0.101     1.031
| (intra 'clb' routing)                                                                 0.066     1.097
dout[4].in[1] (.names at (49,42))                                                       0.000     1.097
| (primitive '.names' combinational delay)                                              0.065     1.162
dout[4].out[0] (.names at (49,42))                                                      0.000     1.162
| (intra 'clb' routing)                                                                 0.000     1.162
| (OPIN:802459 side: (TOP,) (49,42,0)0))                                                0.000     1.162
| (CHANX:1173129 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.223
| (CHANY:1324774 L4 length:2 (48,43,0)-> (48,44,0))                                     0.119     1.342
| (CHANX:1181290 L4 length:4 (49,44,0)-> (52,44,0))                                     0.119     1.461
| (CHANY:1327695 L1 length:1 (49,44,0)-> (49,44,0))                                     0.061     1.522
| (IPIN:960603 side: (RIGHT,) (49,44,0)0))                                              0.101     1.622
| (intra 'io' routing)                                                                  0.516     2.138
out:dout[4].outpad[0] (.output at (49,44))                                              0.000     2.138
data arrival time                                                                                 2.138

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.000
data arrival time                                                                                 2.138
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       2.138


#End of timing report
