Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Failed to start process command.sh
Writing filter settings....
Done writing filter settings to:
	/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.filters
Done writing Tab View settings to:
	/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Failed to start process command.sh
Writing filter settings....
Done writing filter settings to:
	/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.filters
Done writing Tab View settings to:
	/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Failed to start process ~/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/command.sh
Writing filter settings....
Done writing filter settings to:
	/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.filters
Done writing Tab View settings to:
	/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************

********************************************************************************
At Local date and time: Sun Jul  8 17:16:39 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sun Jul  8 17:25:20 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sun Jul  8 17:28:12 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sun Jul  8 17:29:46 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sun Jul  8 17:33:20 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompiler:0 - "Unknown" Line 0: cannot open file "/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/ieee_proposed/ieee_proposed.vdbl" for writing
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/system_sobelcop_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.
ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ddr2_sdram_wrapper.ngc
../system_ddr2_sdram_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/ddr2_sdram_wrapper/system_ddr2_sdram_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/clock_generator_0_wrapper/system_clock_generator_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_to_microblaze_0_wrapper
INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_readcop_0_to_microblaze_0_wrapper.ngc
../system_readcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/readcop_0_to_microblaze_0_wrapper/system_readcop_
0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_readcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_readcop_0_wrapper
INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_readcop_0_wrapper.ngc
../system_microblaze_0_to_readcop_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/microblaze_0_to_readcop_0_wrapper/system_microbla
ze_0_to_readcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_to_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_to_microblaze_0_wrapper
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_sobelcop_0_to_microblaze_0_wrapper.ngc
../system_sobelcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/sobelcop_0_to_microblaze_0_wrapper/system_sobelco
p_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_sobelcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_sobelcop_0_wrapper
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_sobelcop_0_wrapper.ngc
../system_microblaze_0_to_sobelcop_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/microblaze_0_to_sobelcop_0_wrapper/system_microbl
aze_0_to_sobelcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_to_sobelcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_to_microblaze_0_wrapper INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_vgain_0_to_microblaze_0_wrapper.ngc
../system_vgain_0_to_microblaze_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/vgain_0_to_microblaze_0_wrapper/system_vgain_0_to
_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_vgain_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_wrapper INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_vgain_0_wrapper.ngc
../system_vgain_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/vgain_0_wrapper/system_vgain_0_wrapper.ngc" ...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/vgain_0_wrapper/fifo_generator_v9_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_vgain_0_wrapper INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_vgain_0_wrapper.ngc
../system_microblaze_0_to_vgain_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/microblaze_0_to_vgain_0_wrapper/system_microblaze
_0_to_vgain_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_to_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_wrapper INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_readcop_0_wrapper.ngc
../system_readcop_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/readcop_0_wrapper/system_readcop_0_wrapper.ngc"
...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/readcop_0_wrapper/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_readcop_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
system.make:123: recipe for target 'implementation/system.bmm' failed
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.filters
Done writing Tab View settings to:
	/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************

********************************************************************************
At Local date and time: Sun Jul  8 17:46:06 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2038. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2057. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2072. Attribute instance_name cannot be used here.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2279. Wrong index type for to_stdlogicvector.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2286. Wrong index type for to_stdlogicvector.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2300. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2325. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2551. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2592. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2694. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3194. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3209. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3224. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3239. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3254. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3269. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3291. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3306. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3321. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3336. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3351. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3366. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3685. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3706. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3727. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3748. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3769. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3790. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3811. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3832. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3853. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3874. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3895. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3916. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3936. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3949. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3967. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3973. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3995. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4001. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4023. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4029. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4051. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4057. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4079. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4085. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4107. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4113. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4135. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4141. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4163. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4169. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4191. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4197. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4219. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4225. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4247. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4253. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4275. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4281. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4382. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4435. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4480. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4487. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4535. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4836. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4858. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4999. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 5030. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 5057. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 5087. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 5111. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 5127. Attribute instance_name cannot be used here.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8300. Wrong index type for to_stdulogicvector.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8299. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8299. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8299. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8299. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8299. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8311. Wrong index type for to_stdulogicvector.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8310. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8310. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8310. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8310. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8310. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8322. Wrong index type for to_stdulogicvector.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8321. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8321. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8321. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8321. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8321. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8333. Wrong index type for to_stdulogicvector.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8332. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8332. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8332. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8332. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8332. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8345. Wrong index type for to_stdulogicvector.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8344. Formal arg of to_UFix with no default value must be associated with an actual value.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8344. Formal arg of to_UFix with no default value must be associated with an actual value.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8358. Wrong index type for to_stdulogicvector.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8357. Formal arg of to_SFix with no default value must be associated with an actual value.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8357. Formal arg of to_SFix with no default value must be associated with an actual value.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/system_sobelcop_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/clock_generator_0_wrapper/system_clock_generator_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun Jul  8 17:47:07 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sun Jul  8 17:47:15 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2038. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2057. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2072. Attribute instance_name cannot be used here.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2279. Wrong index type for to_stdlogicvector.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2286. Wrong index type for to_stdlogicvector.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2300. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2325. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2551. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2592. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 2694. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3194. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3209. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3224. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3239. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3254. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3269. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3291. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3306. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3321. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3336. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3351. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3366. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3685. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3706. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3727. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3748. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3769. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3790. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3811. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3832. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3853. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3874. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3895. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3916. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3936. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3949. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3967. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3973. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 3995. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4001. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4023. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4029. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4051. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4057. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4079. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4085. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4107. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4113. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4135. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4141. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4163. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4169. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4191. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4197. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4219. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4225. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4247. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4253. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4275. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4281. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4382. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4435. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4480. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4487. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4535. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4836. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4858. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 4999. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 5030. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 5057. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 5087. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 5111. Attribute instance_name cannot be used here.
ERROR:HDLParsers:1303 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 5127. Attribute instance_name cannot be used here.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8300. Wrong index type for to_stdulogicvector.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8299. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8299. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8299. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8299. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8301. Formal port left_index does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8299. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8311. Wrong index type for to_stdulogicvector.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8310. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8310. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8310. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8310. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8310. Formal arg of to_ufixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8312. Formal port size_res does not exist in to_ufixed.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8322. Wrong index type for to_stdulogicvector.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8321. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8321. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8321. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8321. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8323. Formal port left_index does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8321. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8333. Wrong index type for to_stdulogicvector.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8332. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8332. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8332. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8332. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8332. Formal arg of to_sfixed with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8334. Formal port size_res does not exist in to_sfixed.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8345. Wrong index type for to_stdulogicvector.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8344. Formal arg of to_UFix with no default value must be associated with an actual value.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8344. Formal arg of to_UFix with no default value must be associated with an actual value.
ERROR:HDLParsers:821 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8358. Wrong index type for to_stdulogicvector.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8357. Formal arg of to_SFix with no default value must be associated with an actual value.
ERROR:HDLParsers:851 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/ieee_proposed/hdl/vhdl/fixed_pkg_c.vhd" Line 8357. Formal arg of to_SFix with no default value must be associated with an actual value.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/system_sobelcop_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.
ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ddr2_sdram_wrapper.ngc
../system_ddr2_sdram_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/ddr2_sdram_wrapper/system_ddr2_sdram_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/clock_generator_0_wrapper/system_clock_generator_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_to_microblaze_0_wrapper
INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Running NGCBUILD
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system.bmm' failed
make: *** Deleting file 'implementation/system.bmm'
make: *** [implementation/system.bmm] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 17:58:05 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:02:32 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system.bmm' failed
make: *** Deleting file 'implementation/system.bmm'
make: *** [implementation/system.bmm] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:03:05 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:05:20 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLParsers:3312 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/top.vhd" Line 111. Undefined symbol 'float32'.
ERROR:HDLParsers:1209 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/top.vhd" Line 111. float32: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ddr2_sdram_wrapper.ngc
../system_ddr2_sdram_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/ddr2_sdram_wrapper/system_ddr2_sdram_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/clock_generator_0_wrapper/system_clock_generator_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_to_microblaze_0_wrapper
INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_readcop_0_to_microblaze_0_wrapper.ngc
../system_readcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/readcop_0_to_microblaze_0_wrapper/system_readcop_
0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_readcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_readcop_0_wrapper
INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_readcop_0_wrapper.ngc
../system_microblaze_0_to_readcop_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/microblaze_0_to_readcop_0_wrapper/system_microbla
ze_0_to_readcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_to_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_to_microblaze_0_wrapper
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_sobelcop_0_to_microblaze_0_wrapper.ngc
../system_sobelcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/sobelcop_0_to_microblaze_0_wrapper/system_sobelco
p_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_sobelcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_sobelcop_0_wrapper
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_sobelcop_0_wrapper.ngc
../system_microblaze_0_to_sobelcop_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/microblaze_0_to_sobelcop_0_wrapper/system_microbl
aze_0_to_sobelcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_to_sobelcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_to_microblaze_0_wrapper INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_vgain_0_to_microblaze_0_wrapper.ngc
../system_vgain_0_to_microblaze_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/vgain_0_to_microblaze_0_wrapper/system_vgain_0_to
_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_vgain_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_wrapper INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_vgain_0_wrapper.ngc
../system_vgain_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/vgain_0_wrapper/system_vgain_0_wrapper.ngc" ...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/vgain_0_wrapper/fifo_generator_v9_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_vgain_0_wrapper INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_vgain_0_wrapper.ngc
../system_microblaze_0_to_vgain_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/microblaze_0_to_vgain_0_wrapper/system_microblaze
_0_to_vgain_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_to_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_wrapper INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_readcop_0_wrapper.ngc
../system_readcop_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/readcop_0_wrapper/system_readcop_0_wrapper.ngc"
...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/readcop_0_wrapper/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_readcop_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
system.make:123: recipe for target 'implementation/system.bmm' failed
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:13:10 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/dram_write_frame.v" line 170 Could not find module/primitive 'fifo_generator_v9_4'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:14:37 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/Debouncer.v" line 119 Could not find module/primitive 'Register'
ERROR:HDLCompilers:87 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/Debouncer.v" line 138 Could not find module/primitive 'Register'
ERROR:HDLCompilers:87 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/EdgeDetect.v" line 98 Could not find module/primitive 'Register'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:16:41 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:2585 - Port <data_rdy> of instance <topr> does not exist in definition <top>. Please compare the definition of block <top> to its component declaration to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:19:00 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:792 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/sobelcop.v" line 378: Index 64 is not in range of signal <XIL_NPI_RdFIFO_Data>.
ERROR:Xst:903 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/sobelcop.v" line 466: Event in sensitivity list must be a signal or an index.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/clock_generator_0_wrapper/system_clock_generator_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:38:37 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:246 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/sobelcop.v" line 465 Reference to vector reg 'pixel_ind_wr' is not a legal net lvalue
ERROR:HDLCompilers:53 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/sobelcop.v" line 465 Illegal left hand side of continuous assign
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:41:11 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:26 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/sobelcop.v" line 465 unexpected token: 'pixel_ind_wr'
ERROR:HDLCompilers:26 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/sobelcop.v" line 465 expecting '=', found '*'
ERROR:HDLCompilers:26 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/sobelcop.v" line 465 expecting '=', found '}'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:42:02 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:26 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/sobelcop.v" line 465 unexpected token: '<='
ERROR:HDLCompilers:26 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/sobelcop.v" line 465 unexpected token: '*'
ERROR:HDLCompilers:26 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/sobelcop.v" line 465 expecting 'endmodule', found '1024'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:45:12 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:903 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/sobelcop.v" line 468: Event in sensitivity list must be a signal or an index.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:48:06 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:903 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/verilog/sobelcop.v" line 468: Event in sensitivity list must be a signal or an index.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:49:32 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:827 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" line 64: Signal done cannot be synthesized, bad synchronous description. The description style you are using to describe a synchronous element (register, memory, etc.) is not supported in the current software release.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:53:40 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:827 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" line 64: Signal done cannot be synthesized, bad synchronous description. The description style you are using to describe a synchronous element (register, memory, etc.) is not supported in the current software release.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:56:24 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:827 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" line 64: Signal done cannot be synthesized, bad synchronous description. The description style you are using to describe a synchronous element (register, memory, etc.) is not supported in the current software release.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 18:57:14 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLParsers:164 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 64. parse error, unexpected MULT, expecting IDENTIFIER or STRING_LITERAL
ERROR:HDLParsers:3312 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 91. Undefined symbol 'kp_2'.
ERROR:HDLParsers:1209 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 91. kp_2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 92. Undefined symbol 'kp_3'.
ERROR:HDLParsers:1209 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 92. kp_3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 93. Undefined symbol 'kp_4'.
ERROR:HDLParsers:1209 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 93. kp_4: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 94. Undefined symbol 'kp_5'.
ERROR:HDLParsers:1209 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 94. kp_5: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 95. Undefined symbol 'kp_6'.
ERROR:HDLParsers:1209 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 95. kp_6: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 96. Undefined symbol 'kp_7'.
ERROR:HDLParsers:1209 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 96. kp_7: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 97. Undefined symbol 'kp_8'.
ERROR:HDLParsers:1209 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 97. kp_8: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 98. Undefined symbol 'kp_9'.
ERROR:HDLParsers:1209 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 98. kp_9: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 99. Undefined symbol 'sum'.
ERROR:HDLParsers:1209 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" Line 99. sum: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 19:01:27 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:827 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" line 64: Signal done cannot be synthesized, bad synchronous description. The description style you are using to describe a synchronous element (register, memory, etc.) is not supported in the current software release.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/clock_generator_0_wrapper/system_clock_generator_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun Jul  8 19:08:19 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:827 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" line 64: Signal don cannot be synthesized, bad synchronous description. The description style you are using to describe a synchronous element (register, memory, etc.) is not supported in the current software release.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details
Trying to terminate Process...
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Sun Jul  8 19:24:09 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:827 - "/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/pcores/sobelcop_v1_00_a/hdl/vhdl/convolution.vhd" line 64: Signal done cannot be synthesized, bad synchronous description. The description style you are using to describe a synchronous element (register, memory, etc.) is not supported in the current software release.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/synthesis/parallel_run/xst_system_sobelcop_0_wrapper/system
   _sobelcop_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/clock_generator_0_wrapper/system_clock_generator_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
system.make:123: recipe for target 'implementation/system_sobelcop_0_wrapper.ngc' failed
make: *** [implementation/system_sobelcop_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun Jul  8 19:30:07 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-
   no-filter/dviproj/system.mhs line 214 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 78 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 85 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 99 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 108 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 124 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 138 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 217 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 229 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 242 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 254 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 266 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 278 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 290 - Copying cache implementation netlist
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 302 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 323 - Copying cache implementation netlist
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 335 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 117 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.
ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/system.mhs line 184 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/clock_generator_0_wrapper/system_clock_generator_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 327.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/implementation 

Using Flow File:
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/implementation/fpga.flw 
Using Option File(s): 
 /home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-
filter/dviproj/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system.ngc" ...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_ddr2_sdram_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_readcop_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_microblaze_0_to_readcop_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_vgain_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_vgain_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_microblaze_0_to_vgain_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_readcop_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_sobelcop_0_wrapper.ngc"...
Applying constraints in
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_ddr2_sdram_wrapper.ncf" to module
"DDR2_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_readcop_0_to_microblaze_0_wrapper.ncf" to
module "readcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_microblaze_0_to_readcop_0_wrapper.ncf" to
module "microblaze_0_to_readcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_sobelcop_0_to_microblaze_0_wrapper.ncf" to
module "sobelcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_microblaze_0_to_sobelcop_0_wrapper.ncf" to
module "microblaze_0_to_sobelcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_vgain_0_to_microblaze_0_wrapper.ncf" to
module "vgain_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no
-filter/dviproj/implementation/system_microblaze_0_to_vgain_0_wrapper.ncf" to
module "microblaze_0_to_vgain_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
ERROR:NgdBuild:604 - logical block
   'sobelcop_0/sobelcop_0/write_conv_signal/fifo' with type
   'fifo_generator_v9_4' could not be resolved. A pin name misspelling can cause
   this, a missing edif or ngc file, case mismatch between the block name and
   the edif or ngc file name, or the misspelling of a type name. Symbol
   'fifo_generator_v9_4' is not supported in target 'virtex5'.
ERROR:NgdBuild:604 - logical block 'sobelcop_0/sobelcop_0/fifo' with type
   'fifo_generator_v9_1' could not be resolved. A pin name misspelling can cause
   this, a missing edif or ngc file, case mismatch between the block name and
   the edif or ngc file name, or the misspelling of a type name. Symbol
   'fifo_generator_v9_1' is not supported in target 'virtex5'.
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N103' has no driver
WARNING:NgdBuild:452 - logical net 'N104' has no driver
WARNING:NgdBuild:452 - logical net 'N105' has no driver
WARNING:NgdBuild:452 - logical net 'N106' has no driver
WARNING:NgdBuild:452 - logical net 'N107' has no driver
WARNING:NgdBuild:452 - logical net 'N108' has no driver
WARNING:NgdBuild:452 - logical net 'N109' has no driver
WARNING:NgdBuild:452 - logical net 'N110' has no driver
WARNING:NgdBuild:452 - logical net 'N111' has no driver
WARNING:NgdBuild:452 - logical net 'N112' has no driver
WARNING:NgdBuild:452 - logical net 'N113' has no driver
WARNING:NgdBuild:452 - logical net 'N114' has no driver
WARNING:NgdBuild:452 - logical net 'N115' has no driver
WARNING:NgdBuild:452 - logical net 'N116' has no driver
WARNING:NgdBuild:452 - logical net 'N117' has no driver
WARNING:NgdBuild:452 - logical net 'N118' has no driver
WARNING:NgdBuild:452 - logical net 'N119' has no driver
WARNING:NgdBuild:452 - logical net 'N120' has no driver
WARNING:NgdBuild:452 - logical net 'N121' has no driver
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings: 127

Total REAL time to NGDBUILD completion:  37 sec
Total CPU time to NGDBUILD completion:   37 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
system.make:133: recipe for target '__xps/system_routed' failed
make: *** [__xps/system_routed] Error 1
Done!
ERROR:EDK:1405 - File not found in any repository 'sobelcop_v1_00_a/fifo_gen/hdl/verilog/fifo_generator_v9_1.v'
ERROR:EDK:1405 - File not found in any repository 'sobelcop_v1_00_a/fifo_gen/hdl/verilog/fifo_generator_v9_1.v'
Writing filter settings....
Done writing filter settings to:
	/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.filters
Done writing Tab View settings to:
	/home/nitish/Desktop/apurva_projects/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.gui
