---
title: PACT 2025 Technical program
description: Preliminary program
id:           program
layout:       page_sidebar
show_sidebar: true
---

<!-- 

 <a href="https://dl.acm.org/doi/proceedings/10.1145/3656019" class="btn btn-info btn-lg px-4">Proceedings</a> <br/>

# Schedule

* [Sunday, October 13, 2024](#sunday-october-13-2024)
* [Monday, October 14, 2024](#monday-october-14-2024)
* [Tuesday, October 15, 2024](#tuesday-october-15-2024)
* [Wednesday, October 16, 2024](#wednesday-october-16-2024)

### Sunday, October 13, 2024 (Room: Catalina)

<table class="table table-striped">
	<thead>
		<th>Time</th>
		<th>What</th>
	</thead>
	<tr>
		<td>07:15</td>
		<td><i>Breakfast (provided)</i></td>
	</tr>	
	<tr>
		<td>08:00</td>
		<td><b>Tutorial:</b> <a href="https://guanslab.github.io/CybertrainingKSU/">QVT: The Quantum Visualization Toolkit</a></td>
	</tr>
	<tr>
		<td>09:30-10</td>
		<td>Break</td>
	</tr>
	<tr>
		<td>12:00</td>
		<td>Lunch (provided)</td>
	</tr>
	<tr>
		<td>13:30</td>
		<td><b>Workshop:</b> <a href="https://commit.csail.mit.edu/mlsh/">The 4th International Workshop on Machine Learning for Software Hardware Co-Design (MLS/H)</a></td>
	</tr>
	<tr>
		<td>15-15:30</td>
		<td>Break</td>
	</tr>
	<tr>
		<td>18:00</td>
		<td>Reception and Posters</td>
	</tr>
</table>

### Monday, October 14, 2024 (Room: Catalina)

<table class="table table-striped">
	<thead>
		<th>Time</th>
		<th>What</th>
	</thead>
	<tr>
		<td>07:15</td>
		<td><i>Breakfast (provided)</i></td>
	</tr>		
	<tr>
		<td>08:00</td>
		<td>Opening</td>
	</tr>
	<tr>
		<td>08:30</td>
		<td>Keynote: <a href="#keynote1">Creating DSLs Made Easy</a>, Saman Amarasinghe, Massachusetts Institute of Technology.</td>
	</tr>
	<tr>
		<td>09:30</td>
		<td>Break</td>
	</tr>
	<tr>
		<td>10:00</td>
		<td>
			<b>Session 1: Machine Learning (4 papers)</b>
			<br>
            		<b>Chair:</b> Hyoungwook Nam, University of Illinois at Urbana-Champaign
            		<br>
			<ul>
				<li>GraNNDis: Fast Distributed Graph Neural Network Training Framework for Multi-Server Clusters<br> 
Jaeyong Song, Hongsun Jang, Hunseong Lim, Jaewon Jung (Seoul National University); Youngsok Kim (Yonsei University); Jinho Lee (Seoul National University)
</li>
				<li>Activation Sequence Caching: High-Throughput and Memory-Efficient Generative Inference with a Single GPU<br>
Sowoong Kim, Eunyeong Sim (UNIST); Youngsam Shin, YeonGon Cho (Samsung Advanced Institute of Technology); Woongki Baek (UNIST)
</li>
				<li>Improving Throughput-oriented LLM Inference with CPU Computations<br> 
Daon Park, Bernhard Egger (Seoul National University)
</li>
				<li>BOOM: Use your Desktop to Accurately Predict the Performance of Large Deep Neural Networks<br> 
Qidong Su (University of Toronto / Vector Institute / CentML); Jiacheng Yang (University of Toronto / Vector Institute); Gennady Pekhimenko (University of Toronto / Vector Institute / CentML)
</li>
			</ul>
		</td>
	</tr>
	<tr>
		<td>12:00</td>
		<td>Lunch (provided)</td>
	</tr>
	<tr>
		<td>13:30</td>
		<td>
			<b>Session 2: Architecture and Application Co-design (3 papers)</b>
			<br>
            		<b>Chair:</b> Bernhard Egger, Seoul National University
            		<br>
			<ul>
				<li>PIM-Opt: Demystifying Distributed Optimization Algorithms on a Real-World Processing-In-Memory System<br>
Steve Rhyner, Haocong Luo (ETH Zurich); Juan Gómez-Luna (NVIDIA); Mohammad Sadrosadati (ETH Zurich); Jiawei Jiang (Wuhan University); Ataberk Olgun, Harshita Gupta (ETH Zurich); Ce Zhang (University of Chicago); Onur Mutlu (ETH Zurich)
</li>
				<li>ZeD: A Generalized Accelerator for Variably Sparse Matrix Computations in ML<br> 
Pranav Dangi, Zhenyu Bai, Rohan Juneja, Dhananjaya Wijerathne, Tulika Mitra (National University of Singapore)
</li>
				<li>A Parallel Hash Table for Streaming Applications<br>
Magnus Östgren, Ioannis Sourdis (Chalmers University of Technology)
</li>
			</ul>
		</td>
	</tr>
	<tr>
		<td>15:00</td>
		<td>Break</td>
	</tr>
	<tr>
		<td>15:30</td>
		<td>
			<b>Session 3: Parallelism (3 papers)</b>
			<br>
            		<b>Chair:</b> Ying Jing, University of Illinois at Urbana-Champaign
            		<br>			
			<ul>
				<li>Leveraging Difference Recurrence Relations for High-Performance GPU Genome Alignment<br> 
Alberto Zeni (Politecnico di Milano, Italy); Seth Onken (NVIDIA Corporation); Marco D. Santambrogio (Politecnico di Milano, Italy); Mehrzad Samadi (NVIDIA Corporation)
</li>
				<li>ACE: Efficient GPU Kernel Concurrency for Input-Dependent Irregular Computational Graphs<br> 
Sankeerth Durvasula, Junan Zhao, Raymond Kiguru, Yushi Guan, Zhonghan Chen, Nandita Vijaykumar (University of Toronto)
</li>
				<li>Optimizing Tensor Computation Graphs with Equality Saturation and Monte Carlo Tree Search<br> 
Jakob Hartmann, Guoliang He, Eiko Yoneki (University of Cambridge)
</li>
			</ul>
		</td>
	</tr>
	<tr>
		<td>17:30</td>
		<td>Business Meeting</td>
	</tr>
</table>

### Tuesday, October 15, 2024 (Room: Catalina)

<table class="table table-striped">
	<thead>
		<th>Time</th>
		<th>What</th>
	</thead>
	<tr>
		<td>07:15</td>
		<td><i>Breakfast (provided)</i></td>
	</tr>		
	<tr>
		<td>08:30</td>
		<td>Keynote: <a href="#keynote2">Every “Bit” Matters: Fostering Innovation in Deep Learning and Beyond</a>, Andreas Moshovos, University of Toronto</td>
	</tr>
	<tr>
		<td>09:30</td>
		<td>Break</td>
	</tr>
	<tr>
		<td>10:00</td>
		<td>
			<b>Session 4: Compilers (4 papers)</b>
			<br>
            		<b>Chair:</b> J. Nelson Amaral, University of Alberta 
            		<br>			
			<ul>
				<li>A Transducers-based Programming Framework for Efficient Data Transformation<br> 
Tri Nguyen, Michela Becchi (North Carolina State University)
</li>
				<li>MIREncoder: Multi-modal IR-based Pretrained Embeddings for Performance Optimizations<br>  
Akash Dutta, Ali Jannesari (Iowa State University)
</li>
				<li>Parallel Loop Locality Analysis for Symbolic Thread Counts<br>  
Fangzhou Liu, Yifan Zhu, Shaotong Sun, Chen Ding, Wesley Smith, Kaave Hosseini (University of Rochester
</li>
				<li>PipeGen: Automated Transformation of a Single-Core Pipeline into a Multicore Pipeline for a Given Memory Consistency Model<br>  
An Qi Zhang (University of Utah) , Andrés Goens (University of Amsterdam), Nicolai Oswald (Nvidia), Tobias Grosser (University of Cambridge), Daniel Sorin (Duke University), Vijay Nagarajan (University of Utah)
</li>
			</ul>
		</td>
	</tr>
	<tr>
		<td>12:00</td>
		<td>Lunch (provided)</td>
	</tr>
	<tr>
		<td>13:30</td>
		<td>
			<b>Session 5: Security (4 papers)</b>
			<br>
            		<b>Chair:</b>  Donald Yeung, University of Maryland
            		<br>			
			<ul>
				<li>FriendlyFoe:  Adversarial Machine Learning as a Practical Architectural Defense against Side Channel Attacks<br> 
Hyoungwook Nam (University of Illinois at Urbana-Champaign); Raghavendra Pradyumna Pothukuchi (Yale University); Bo Li, Nam Sung Kim (University of Illinois, Urbana-Champaign); Josep Torrellas (University of Illinois at Urbana Champaign)
</li>
				<li>Toast: A Heterogeneous Memory Management System<br> 
Maurice Bailleu (Huawei Research); Dimitrios Stavrakakis (TU Munich / The University of Edinburgh); Rodrigo Rocha (Huawei Research); Soham Chakraborty (TU Delft); Deepak Garg (Max Planck Institute for Software Systems (MPI-SWS)); Pramod Bhatotia (TU Munich / The University of Edinburgh)
</li>
				<li>BoostCom: Towards Efficient Universal Fully Homomorphic Encryption by Boosting the Word-wise Comparisons<br> 
Ardhi Wiratama Baskara Yudha, Jiaqi Xue, Qian Lou (University of Central Florida); Huiyang Zhou (North Carolina State University); Yan Solihin (University of Central Florida)
</li>
			<li>SZKP: A Scalable Accelerator Architecture for Zero-Knowledge Proofs<br> 
Alhad Daftardar, Brandon Reagen, Siddharth Garg (New York University)
</li>		
			</ul>
		</td>
	</tr>
	<tr>
		<td>15:30</td>
		<td>Break</td>
	</tr>
	<tr>
		<td>16:00</td>
		<td>
			<b>Session 6: Quantum & Neuromorphic (3 papers)</b>
			<br>
            		<b>Chair:</b> Qian Lou, University of Central Florida
            		<br>			
			<ul>
				<li>Recompiling QAOA Circuits on Various Rotational Directions<br> 
Enhyeok Jang, Dongho Ha, Seungwoo Choi, Youngmin Kim, Jaewon Kwon, Yongju Lee, Sungwoo Ahn, Hyungseok Kim, Won Woo Ro (Yonsei University)
</li>
				<li>Faster and More Reliable Quantum SWAPs via Native Gates<br> 
Pranav Gokhale, Teague Tomesh (Infleqtion); Martin Suchara (Microsoft); Fred Chong (University of Chicago)
</li>
				<li>NavCim: Comprehensive Design Space Exploration for Analog Computing-in-Memory Architectures<br> 
Juseong Park, Boseok Kim (Pohang University of Science and Technology); Hyojin Sung (Seoul National University)
</li>
			</ul>
		</td>
	</tr>
	<tr>
		<td>17:30</td>
		<td>Break</td>
	</tr>
	<tr>
		<td>18:00</td>
		<td>Conference Banquet (Room: Gallery)</td>
	</tr>
</table>

### Wednesday, October 16, 2024 (Room: Catalina)

<table class="table table-striped">
	<thead>
		<th>Time</th>
		<th>What</th>
		<th>Where</th>
	</thead>
	<tr>
		<td>07:15</td>
		<td><i>Breakfast (provided)</i></td>
	</tr>		
	<tr>
		<td>08:00</td>
		<td>
			<b>Session 7: Memory (3 papers)</b>
			<br>
            		<b>Chair:</b> Ioannis Sourdis, Chalmers University of Technology
            		<br>			
			<ul>
				<li>MORSE: Memory Overwrite Time Guided Soft Writes to Improve ReRAM Energy and Endurance<br> 
Devesh Singh (University of Maryland, College Park); Donald Yeung (University of Maryland)
</li>
				<li>Trimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems<br> 
Yiwei Li, Boyu Tian, Mingyu Gao (Tsinghua University)
</li>
				<li>Chimera: Leveraging Hybrid Offsets for Efficient Data Prefetching<br> 
Shuiyi He, Zicong Wang, Xuan Tang, Qiyao Sun, Dezun Dong (National University of Defense Technology)
</li>
			</ul>
		</td>
	</tr>
	<tr>
		<td>09:30</td>
		<td>Break</td>
	</tr>
	<tr>
		<td>10:00</td>
		<td>SRC poster winners presentations</td>
	</tr>
	<tr>
		<td>11:00</td>
		<td>
			<b>Session 8: Address Translation, Coherence, and Communication (3 papers)</b>
			<br>
            		<b>Chair:</b> Devesh Singh, Samsung
            		<br>			
			<ul>
				<li>Rethinking Page Table Structure for Fast Address Translation in GPUs: A Fixed-Size Hashed Page Table<br> 
Sungbin Jang, Junhyeok Park, Osang Kwon, Yongho Lee, Seokin Hong (Sungkyunkwan University)
</li>
				<li>Mozart: Taming Taxes and Composing Accelerators with Shared-Memory<br> 
Vignesh Suresh, Bakshree Mishra, Ying Jing, Zeran Zhu, Naiyin Jin, Charles Block (University of Illinois at Urbana-Champaign); Paolo Mantovani, Davide Giri, Joseph Zuckerman, Luca P. Carloni (Columbia University); Sarita Adve (University of Illinois at Urbana-Champaign)					
</li>
				<li>vSPACE: Supporting Parallel Network Packet Processing in Virtualized Environments through Dynamic Core Management<br>
				Gyeongseo Park, Minho Kim (DGIST); Ki-Dong Kang (DGIST/ETRI); Yunhyeong Jeon, Sungju Kim, Hyosang Kim (DGIST); Daehoon Kim (Yonsei University)
				</li>
			</ul>
		</td>
	</tr>
	<tr>
		<td>12:30</td>
		<td>Closing</td>
	</tr>
</table>

<br/>

{% include keynotes.html %}

--> 
