
---------- Begin Simulation Statistics ----------
final_tick                               198613177500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 423959                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730296                       # Number of bytes of host memory used
host_op_rate                                   719779                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   260.83                       # Real time elapsed on the host
host_tick_rate                              761477126                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   110579396                       # Number of instructions simulated
sim_ops                                     187737269                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.198613                       # Number of seconds simulated
sim_ticks                                198613177500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           7776591                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                   110579396                       # Number of instructions committed
system.cpu.committedOps                     187737269                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 20958.197700                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 20958.197700                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   3900844547                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   3900844547                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       186125                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       186125                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     27137505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27137505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16698.850049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16698.850049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15683.244948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15683.244948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     27109069                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27109069                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    474848500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    474848500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        28436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          528                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          528                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    437688000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    437688000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        27908                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27908                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      9597240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9597240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29789.328027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29789.328027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23642.598638                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23642.598638                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9575379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9575379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    651224500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    651224500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        21861                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21861                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7769                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7769                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    333171500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    333171500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14092                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     36734745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36734745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22388.472474                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22388.472474                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18353.797619                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18353.797619                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     36684448                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36684448                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   1126073000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1126073000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001369                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001369                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        50297                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50297                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         8297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    770859500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    770859500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001143                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001143                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        42000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        42000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     36734745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36734745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22388.472474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22388.472474                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18353.797619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 20958.197700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20478.702672                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     36684448                       # number of overall hits
system.cpu.dcache.overall_hits::total        36684448                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   1126073000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1126073000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001369                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        50297                       # number of overall misses
system.cpu.dcache.overall_misses::total         50297                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         8297                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8297                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    770859500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   3900844547                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4671704047                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001143                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006210                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        42000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       186125                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       228125                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued    139239104                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit      1269416                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified    140727080                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull         1515                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       6211900                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 227101                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          382                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            161.808539                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         73697615                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   190.521060                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   833.139015                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.186056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.813612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          830                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            228125                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          73697615                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.660075                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36912573                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches             71848                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       156139                       # number of writebacks
system.cpu.dcache.writebacks::total            156139                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    27137505                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1508                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     9597240                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           929                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst    159672073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    159672073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18740.675084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18740.675084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17740.675084                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17740.675084                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst    159602689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       159602689                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1300303000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1300303000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        69384                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         69384                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1230919000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1230919000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        69384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        69384                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst    159672073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    159672073                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18740.675084                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18740.675084                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17740.675084                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17740.675084                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst    159602689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        159602689                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   1300303000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1300303000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000435                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000435                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        69384                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          69384                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1230919000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1230919000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        69384                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        69384                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst    159672073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    159672073                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18740.675084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18740.675084                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17740.675084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17740.675084                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst    159602689                       # number of overall hits
system.cpu.icache.overall_hits::total       159602689                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   1300303000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1300303000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000435                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000435                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        69384                       # number of overall misses
system.cpu.icache.overall_misses::total         69384                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1230919000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1230919000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        69384                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        69384                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  68872                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           2301.280886                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        319413530                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.426170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998879                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998879                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             69384                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         319413530                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           511.426170                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           159672073                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        68872                       # number of writebacks
system.cpu.icache.writebacks::total             68872                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                   159672073                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1463                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        397226355                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               397226354.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             54232392                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            45345396                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      6805704                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               96307035                       # Number of float alu accesses
system.cpu.num_fp_insts                      96307035                       # number of float instructions
system.cpu.num_fp_register_reads            145839479                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            86555738                       # number of times the floating registers were written
system.cpu.num_func_calls                      485460                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses             114944786                       # Number of integer alu accesses
system.cpu.num_int_insts                    114944786                       # number of integer instructions
system.cpu.num_int_register_reads           235929553                       # number of times the integer registers were read
system.cpu.num_int_register_writes           83749126                       # number of times the integer registers were written
system.cpu.num_load_insts                    26947465                       # Number of load instructions
system.cpu.num_mem_refs                      36536526                       # number of memory refs
system.cpu.num_store_insts                    9589061                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                956446      0.51%      0.51% # Class of executed instruction
system.cpu.op_class::IntAlu                  84508922     45.01%     45.52% # Class of executed instruction
system.cpu.op_class::IntMult                  1071143      0.57%     46.09% # Class of executed instruction
system.cpu.op_class::IntDiv                      4095      0.00%     46.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                14896101      7.93%     54.03% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatCvt                     544      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::SimdAdd                    18362      0.01%     54.04% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     54.04% # Class of executed instruction
system.cpu.op_class::SimdAlu                 14216088      7.57%     61.61% # Class of executed instruction
system.cpu.op_class::SimdCmp                       14      0.00%     61.61% # Class of executed instruction
system.cpu.op_class::SimdCvt                  1105818      0.59%     62.20% # Class of executed instruction
system.cpu.op_class::SimdMisc                 3935337      2.10%     64.30% # Class of executed instruction
system.cpu.op_class::SimdMult                      36      0.00%     64.30% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     64.30% # Class of executed instruction
system.cpu.op_class::SimdShift                  23724      0.01%     64.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd            11540282      6.15%     70.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp              639425      0.34%     70.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt             8692884      4.63%     75.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              155668      0.08%     75.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            9306064      4.96%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt             129790      0.07%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::MemRead                 11391471      6.07%     86.61% # Class of executed instruction
system.cpu.op_class::MemWrite                 3995511      2.13%     88.73% # Class of executed instruction
system.cpu.op_class::FloatMemRead            15555994      8.29%     97.02% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            5593550      2.98%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  187737269                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    198613177500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    82                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst        69384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          69384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 101330.502639                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101330.502639                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91330.502639                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91330.502639                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          65027                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65027                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    441497000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    441497000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.062795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.062795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         4357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    397927000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    397927000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.062795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.062795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4357                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         14092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 126748.023005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126748.023005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 116748.023005                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116748.023005                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             12701                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12702                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    176306500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     176306500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.098708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.098701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            1391                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1391                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    162396500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    162396500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.098708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.098701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         1391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1391                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        27908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       186124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        214032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 127993.279570                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 85989.139648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87337.389361                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 117993.279570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 75989.139648                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77337.389361                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         27164                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher       163689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            190853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     95227000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   1929166348                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2024393348                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.026659                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.120538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.108297                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          744                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher        22435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           23179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     87787000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   1704816348                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1792603348                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.026659                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.120538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.108297                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher        22435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        23179                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        68867                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        68867                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        68867                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            68867                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       156139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       156139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       156139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           156139                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            69384                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            42000                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       186125                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297509                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 101330.502639                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 127181.967213                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 85989.139648                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91340.161372                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91330.502639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 117181.967213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 75989.139648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81340.161372                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                65027                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                39865                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher       163690                       # number of demand (read+write) hits
system.l2.demand_hits::total                   268582                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    441497000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    271533500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher   1929166348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2642196848                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.062795                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.050833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.120537                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.097231                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               4357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher        22435                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28927                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    397927000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    250183500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher   1704816348                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2352926848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.062795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.050833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.120537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.097231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          4357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher        22435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28927                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           69384                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           42000                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       186125                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297509                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 101330.502639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 127181.967213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 85989.139648                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91340.161372                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91330.502639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 117181.967213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 75989.139648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81340.161372                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               65027                       # number of overall hits
system.l2.overall_hits::.cpu.data               39865                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher       163690                       # number of overall hits
system.l2.overall_hits::total                  268582                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    441497000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    271533500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher   1929166348                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2642196848                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.062795                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.050833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.120537                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.097231                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              4357                       # number of overall misses
system.l2.overall_misses::.cpu.data              2135                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher        22435                       # number of overall misses
system.l2.overall_misses::total                 28927                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    397927000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    250183500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher   1704816348                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2352926848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.062795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.050833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.120537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.097231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         4357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher        22435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28927                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                            983                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        21481                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6103                       # Occupied blocks per task id
system.l2.tags.avg_refs                     20.515816                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  4776615                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst      3841.650409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1994.209582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 21282.114296                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.117238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.060858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.649479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.827575                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         21539                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6405                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.657318                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.195465                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     28927                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   4776615                       # Number of tag accesses
system.l2.tags.tagsinuse                 27117.974288                       # Cycle average of tags in use
system.l2.tags.total_refs                      593461                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                 712                       # number of writebacks
system.l2.writebacks::total                       712                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    6701075.02                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                39696.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples     22435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     20946.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         9.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      9.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.25                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1403975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1403975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1403975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            687970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      7229329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9321275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         229431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1403975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           687970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      7229329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              9550706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         229431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               229431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         3691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    512.658900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   324.368436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   404.551556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          621     16.82%     16.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          863     23.38%     40.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          369     10.00%     50.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          215      5.82%     56.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          147      3.98%     60.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           96      2.60%     62.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           81      2.19%     64.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           77      2.09%     66.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1222     33.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3691                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1851264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1851328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   43776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                45568                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       278848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        278848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         278848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         136640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher      1435840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1851328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        45568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           45568                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         4357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher        22435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     50490.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     75807.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     34161.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       278848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       136576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher      1435840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1403975.322835767176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 687648.230188553338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 7229328.980449950323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    219985121                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    161848382                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    766417365                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          712                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 6548949545.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        43776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 220408.336199142679                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 4662852076250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           41                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               60102                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                645                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           41                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            4357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher        22435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          712                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                712                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.349937626500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           41                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     704.926829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     95.857010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3644.565642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           40     97.56%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      2.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            41                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   19498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     28927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28927                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       28927                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 87.76                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    25385                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  144630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  198613162500                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1148250868                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    605888368                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           41                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.682927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.655357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.985876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               27     65.85%     65.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      2.44%     68.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12     29.27%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            41                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      712                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  712                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        712                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                73.60                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     524                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            311455410                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 16614780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2701536660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            254.566938                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     79115500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     318760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 188994473500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2895294182                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     401049788                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5924484530                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             41490240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  8811990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1111784640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               106400280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         753548640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      45501953940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            50560348470                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         197814208462                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                3163320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            185047650                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  9810360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       834734220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            245.649307                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     48844500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     112060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 195208506000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1102080323                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     311128463                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1830558214                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             22344480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  5195355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       423194880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               100131360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         264909840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      46939779360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            48789189435                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         198140897787                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 407160                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        58837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        58837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  58837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1896896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1896896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1896896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            34705644                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          150723336                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28927                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28927    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28927                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29910                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              27536                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          712                       # Transaction distribution
system.membus.trans_dist::CleanEvict              271                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1391                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         27536                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       207640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       683351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                890991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8848384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24592896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               33441280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 198613177500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          588282158                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         104251149                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         342187999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     45568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           298492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000070                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008387                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 298471     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     21      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             298492                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       295973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       593482                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                             983                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            283416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       156851                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        68872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           71233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14093                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14093                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         69384                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       214032                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
