Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_tx(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
