
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N7/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N7/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N7/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3793040
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.328 ; gain = 239.832 ; free physical = 126203 ; free virtual = 229420
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.475; parent = 2372.407; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.379; parent = 3040.301; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N7/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N7/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3131.266 ; gain = 333.770 ; free physical = 126114 ; free virtual = 229332
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.475; parent = 2372.407; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.348; parent = 3131.270; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3149.078 ; gain = 351.582 ; free physical = 126114 ; free virtual = 229332
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.475; parent = 2372.407; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4122.160; parent = 3149.082; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3149.078 ; gain = 351.582 ; free physical = 126114 ; free virtual = 229332
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.475; parent = 2372.407; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4122.160; parent = 3149.082; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3149.078 ; gain = 0.000 ; free physical = 126120 ; free virtual = 229338
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N7/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3315.797 ; gain = 0.000 ; free physical = 126166 ; free virtual = 229384
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3315.797 ; gain = 0.000 ; free physical = 126166 ; free virtual = 229384
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3315.797 ; gain = 518.301 ; free physical = 126305 ; free virtual = 229523
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.475; parent = 2372.407; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.863; parent = 3283.785; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3315.797 ; gain = 518.301 ; free physical = 126305 ; free virtual = 229523
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.475; parent = 2372.407; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.863; parent = 3283.785; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3315.797 ; gain = 518.301 ; free physical = 126307 ; free virtual = 229525
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.475; parent = 2372.407; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.863; parent = 3283.785; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3315.797 ; gain = 518.301 ; free physical = 126277 ; free virtual = 229496
Synthesis current peak Physical Memory [PSS] (MB): peak = 2640.201; parent = 2386.165; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.863; parent = 3283.785; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 224   
+---Registers : 
	               22 Bit    Registers := 224   
	               14 Bit    Registers := 230   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 3353.992 ; gain = 556.496 ; free physical = 126685 ; free virtual = 229921
Synthesis current peak Physical Memory [PSS] (MB): peak = 2926.244; parent = 2672.208; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4327.074; parent = 3353.996; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:51 . Memory (MB): peak = 3762.320 ; gain = 964.824 ; free physical = 126160 ; free virtual = 229396
Synthesis current peak Physical Memory [PSS] (MB): peak = 3300.037; parent = 3046.001; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4735.402; parent = 3762.324; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:54 . Memory (MB): peak = 3804.891 ; gain = 1007.395 ; free physical = 126081 ; free virtual = 229318
Synthesis current peak Physical Memory [PSS] (MB): peak = 3333.357; parent = 3079.321; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4777.973; parent = 3804.895; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:02:02 . Memory (MB): peak = 4296.281 ; gain = 1498.785 ; free physical = 125687 ; free virtual = 228923
Synthesis current peak Physical Memory [PSS] (MB): peak = 3357.904; parent = 3103.868; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5269.363; parent = 4296.285; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:06 . Memory (MB): peak = 4296.281 ; gain = 1498.785 ; free physical = 125698 ; free virtual = 228935
Synthesis current peak Physical Memory [PSS] (MB): peak = 3357.904; parent = 3103.868; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5269.363; parent = 4296.285; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:06 . Memory (MB): peak = 4296.281 ; gain = 1498.785 ; free physical = 125703 ; free virtual = 228939
Synthesis current peak Physical Memory [PSS] (MB): peak = 3357.904; parent = 3103.868; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5269.363; parent = 4296.285; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:02:07 . Memory (MB): peak = 4296.281 ; gain = 1498.785 ; free physical = 125721 ; free virtual = 228957
Synthesis current peak Physical Memory [PSS] (MB): peak = 3358.225; parent = 3104.188; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5269.363; parent = 4296.285; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:07 . Memory (MB): peak = 4296.281 ; gain = 1498.785 ; free physical = 125722 ; free virtual = 228958
Synthesis current peak Physical Memory [PSS] (MB): peak = 3358.264; parent = 3104.228; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5269.363; parent = 4296.285; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:02:08 . Memory (MB): peak = 4296.281 ; gain = 1498.785 ; free physical = 125731 ; free virtual = 228967
Synthesis current peak Physical Memory [PSS] (MB): peak = 3358.482; parent = 3104.446; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5269.363; parent = 4296.285; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 4296.281 ; gain = 1498.785 ; free physical = 125731 ; free virtual = 228967
Synthesis current peak Physical Memory [PSS] (MB): peak = 3358.482; parent = 3104.446; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5269.363; parent = 4296.285; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage6_reg[7][13] | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|dotprod     | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2754|
|3     |LUT2   | 11692|
|4     |LUT3   |   900|
|5     |LUT4   |  4500|
|6     |LUT5   |  4950|
|7     |LUT6   |  8550|
|8     |SRL16E |    15|
|9     |FDRE   |  6755|
|10    |IBUF   |  5853|
|11    |OBUF   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 4296.281 ; gain = 1498.785 ; free physical = 125731 ; free virtual = 228967
Synthesis current peak Physical Memory [PSS] (MB): peak = 3358.482; parent = 3104.446; children = 254.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5269.363; parent = 4296.285; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 4296.281 ; gain = 1332.066 ; free physical = 125768 ; free virtual = 229005
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 4296.289 ; gain = 1498.785 ; free physical = 125767 ; free virtual = 229004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4296.289 ; gain = 0.000 ; free physical = 125856 ; free virtual = 229093
INFO: [Netlist 29-17] Analyzing 8608 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N7/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4320.293 ; gain = 0.000 ; free physical = 125805 ; free virtual = 229041
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5854 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 5853 instances

Synth Design complete, checksum: 6d2a36e9
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:24 . Memory (MB): peak = 4320.293 ; gain = 2615.617 ; free physical = 126001 ; free virtual = 229237
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N7/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W6_N7/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 4833.078 ; gain = 512.785 ; free physical = 125453 ; free virtual = 228689
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 22:25:08 2025...
