#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jan  6 23:49:44 2022
# Process ID: 7128
# Current directory: C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34332 C:\Users\user\Desktop\Programing\Logic Design\Advance\Project\project\vivado_proj\Basys-3-XADC.xpr
# Log file: C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/vivado.log
# Journal file: C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj'
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/user/Desktop/Programing/Logic Design/Advance/repo'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/user/Desktop/Programing/Logic Design/Advance/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.3)' for IP 'xadc_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.594 ; gain = 0.000
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
create_ip -name xadc_wiz -vendor xilinx.com -library ip -version 3.3 -module_name xadc_wiz_1
set_property -dict [list CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.ENABLE_RESET {false} CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.CHANNEL_ENABLE_VP_VN {false} CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {true} CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {true} CONFIG.CHANNEL_ENABLE_VAUXP15_VAUXN15 {true} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE}] [get_ips xadc_wiz_1]
generate_target {instantiation_template} [get_files {{c:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.srcs/sources_1/ip/xadc_wiz_1/xadc_wiz_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_wiz_1'...
generate_target all [get_files  {{c:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.srcs/sources_1/ip/xadc_wiz_1/xadc_wiz_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xadc_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xadc_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xadc_wiz_1'...
catch { config_ip_cache -export [get_ips -all xadc_wiz_1] }
export_ip_user_files -of_objects [get_files {{c:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.srcs/sources_1/ip/xadc_wiz_1/xadc_wiz_1.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.srcs/sources_1/ip/xadc_wiz_1/xadc_wiz_1.xci}}]
launch_runs xadc_wiz_1_synth_1 -jobs 4
[Thu Jan  6 23:52:09 2022] Launched xadc_wiz_1_synth_1...
Run output will be captured here: C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.runs/xadc_wiz_1_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.srcs/sources_1/ip/xadc_wiz_1/xadc_wiz_1.xci}}] -directory {C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.ip_user_files} -ipstatic_source_dir {C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.cache/compile_simlib/modelsim} {questa=C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.cache/compile_simlib/questa} {riviera=C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.cache/compile_simlib/riviera} {activehdl=C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run xadc_wiz_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jan  6 23:53:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.runs/synth_1/runme.log
[Thu Jan  6 23:53:15 2022] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1237.227 ; gain = 3.195
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711740A
set_property PROGRAM.FILE {C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.runs/impl_1/XADCdemo.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/project/vivado_proj/Basys-3-XADC.runs/impl_1/XADCdemo.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  7 00:02:26 2022...
