m255
K4
z2
!s11e vcom 2020.1_3 2020.04, Apr 27 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/work/Documents/School/spring_2020/design_for_testability/labs
Eclkdiv
Z1 w1603138229
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
R0
Z5 8/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab5/clkdiv.vhd
Z6 F/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab5/clkdiv.vhd
l0
L5 1
V0]MV?[Co@k>Q;FF9EJcU83
!s100 CdZPNmhl?hVH3SSNPRS7L2
Z7 OV;C;2020.1_3;71
32
Z8 !s110 1612294830
!i10b 1
Z9 !s108 1612294830.000000
Z10 !s90 -modelsimini|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/modelsim.ini|-quiet|-work|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/not_in_project|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab5/clkdiv.vhd|
!s107 /home/work/Documents/School/fall_2020/structured_digital_design/labs/lab5/clkdiv.vhd|
!i113 1
Z11 o-quiet -work /home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/not_in_project -check_synthesis -lint -rangecheck -pedanticerrors -explicit
Z12 tExplicit 1 CvgOpt 0
Abhv
R2
R3
R4
DEx4 work 6 clkdiv 0 22 0]MV?[Co@k>Q;FF9EJcU83
!i122 1
l14
L10 20
Vfme@NZZ[3GN[e9U76HCE_1
!s100 95m@BJ63_k30@B:B=J@D81
R7
32
R8
!i10b 1
R9
R10
Z13 !s107 /home/work/Documents/School/fall_2020/structured_digital_design/labs/lab5/clkdiv.vhd|
!i113 1
R11
R12
Efsm
Z14 w1601175033
R3
R4
!i122 0
R0
Z15 8/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab4/sequencedetector.vhd
Z16 F/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab4/sequencedetector.vhd
l0
L4 1
VghlLR>m^@HJ_I9>li0;CE1
!s100 fEdB^V1@AR@YK8g`VGUT`3
R7
32
Z17 !s110 1612294812
!i10b 1
Z18 !s108 1612294812.000000
Z19 !s90 -modelsimini|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/modelsim.ini|-quiet|-work|/home/work/Documents/School/spring_2020/design_for_testability/labs/.hdl_checker/not_in_project|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab4/sequencedetector.vhd|
Z20 !s107 /home/work/Documents/School/fall_2020/structured_digital_design/labs/lab4/sequencedetector.vhd|
!i113 1
R11
R12
Abehav
R3
R4
DEx4 work 3 fsm 0 22 ghlLR>m^@HJ_I9>li0;CE1
!i122 0
l14
L11 60
VM<D:EC=_9UhjoZ;;Wf7_j0
!s100 B3:D=792Y^D[KhKMW6HhT0
R7
32
R17
!i10b 1
R18
R19
R20
!i113 1
R11
R12
