MIG: 10:38:01 : xml_input_file: mig_a.prj
MIG: 10:38:01 : Absolute path of xml_input_file: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 10:38:01 : xml_input_file: mig_a.prj
MIG: 10:38:01 : Absolute path of xml_input_file: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 10:38:01 : In updateAllModelParams
MIG: 10:38:01 : ################# RUNNING MIG BATCH ###################
MIG: 10:38:01 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 10:38:01 : synp_flow:  -- synthesis_mode: Other
MIG: 10:38:01 : outputDirectory: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 10:38:01 : vivado_mode: xpg_bd
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 1
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 : isPortInterface: 0
MIG: 10:38:01 :  locked false  
MIG: 10:38:01 : HDL Language: Verilog
MIG: 10:38:01 : compInfo: true
MIG: 10:38:01 : Vivado Options xc7k325t ffg900 -2
MIG: 10:38:01 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:38:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 10:38:01 : xilinx_path: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE
MIG: 10:38:01 : I am in catch area
MIG: 10:38:01 : Running /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 10:38:16 : XML_INPUT_FILE: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 10:38:16 : Component_Name: design_1_mig_1_0
MIG: 10:38:16 : Moving design_1_mig_1_0 ...
MIG: 10:38:16 : Moving design_1_mig_1_0.veo ...
MIG: 10:38:16 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 10:38:16 : XGUI hdlLanguage: Verilog
MIG: 10:38:16 : xgui vivado_mode: xpg_bd
MIG: 10:38:16 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:38:16 : Reading /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig.v ...
MIG: 10:38:17 : 1
MIG: 10:38:17 : Inside fn mem: DDR3
MIG: 10:38:17 : QDRII+ Inside fn ui: 100000000
MIG: 10:38:17 : 
MIG: 10:38:17 : 1
MIG: 10:38:17 : 100000000
MIG: 10:38:17 : 
MIG: 10:38:17 :  polarity_value: 0
MIG: 10:38:17 : ACTIVE_HIGH
MIG: 10:38:17 : 
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:38:17 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:38:17 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:38:17 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 10:38:17 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:38:17 : 8
MIG: 10:38:17 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 10:38:17 : 64
MIG: 10:38:17 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 10:38:17 : 8
MIG: 10:38:17 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 10:38:17 : 3
MIG: 10:38:17 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 10:38:17 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: ECC ==> OFF
MIG: 10:38:17 : 64
MIG: 10:38:17 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 10:38:17 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:38:17 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:38:17 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:38:17 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:38:17 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 10:38:17 : 28
MIG: 10:38:17 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:38:17 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:38:17 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:38:17 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 10:38:17 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 10:38:17 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 10:38:17 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:38:17 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:38:17 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:38:17 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:38:17 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:38:17 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:38:17 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:38:17 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 10:38:17 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:38:17 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:38:17 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:38:17 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:38:17 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:38:17 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:38:17 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:38:17 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 10:38:17 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 10:38:17 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:38:17 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:38:17 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:38:17 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:38:17 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 10:38:17 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:38:17 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 10:38:17 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 10:38:17 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:38:17 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 10:38:17 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 10:38:17 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:38:17 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:38:17 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:38:17 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:38:17 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:38:17 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:38:17 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:38:17 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:38:17 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 10:38:17 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 10:38:17 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:38:17 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:38:17 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:38:17 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:38:17 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 10:38:17 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:38:17 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:38:17 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:38:17 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 10:38:17 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:38:17 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 10:38:17 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 10:38:17 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 10:38:17 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 10:38:17 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:38:17 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:38:17 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 10:38:17 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 10:38:17 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:38:17 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 10:38:17 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 10:38:17 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 10:38:17 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 10:38:17 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 10:38:17 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 10:38:17 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 10:38:17 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 10:38:17 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 10:38:17 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 10:38:17 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 10:38:17 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:17 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:17 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:17 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:17 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:17 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:17 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:17 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:17 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:17 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:17 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 10:38:17 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:38:17 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:38:17 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:38:17 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:38:17 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:38:17 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 10:38:17 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 10:38:17 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:38:17 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:38:17 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:38:17 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:38:17 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:38:17 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:38:17 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:38:17 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:38:17 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_1_0_IODELAY_MIG"
MIG: 10:38:17 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 10:38:17 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:38:17 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:38:17 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:38:17 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:38:17 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:38:17 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:38:17 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:38:17 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:38:17 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:38:17 : 4
MIG: 10:38:17 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:38:17 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:38:17 : 0
MIG: 10:38:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 0
MIG: 10:38:17 : 1073741824
MIG: 10:38:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:38:17 : 30
MIG: 10:38:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:38:17 : 256
MIG: 10:38:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:38:17 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:38:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:38:17 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:38:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:38:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:38:17 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:38:17 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:38:17 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:38:17 : 
MIG: 10:38:17 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:38:17 : 
MIG: 10:38:17 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:38:17 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 10:38:17 : 
MIG: 10:38:17 : NONE
MIG: 10:38:17 : 
MIG: 10:38:17 : Same Interface
MIG: 10:38:53 : xml_input_file: mig_a.prj
MIG: 10:38:53 : Absolute path of xml_input_file: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 10:38:53 : In updateAllModelParams
MIG: 10:38:53 : XGUI hdlLanguage: Verilog
MIG: 10:38:53 : xgui vivado_mode: xpg_bd
MIG: 10:38:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:38:53 : Reading /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig.v ...
MIG: 10:38:54 : 
MIG: 10:38:54 : Inside fn mem: DDR3
MIG: 10:38:54 : QDRII+ Inside fn ui: 100000000
MIG: 10:38:54 : 
MIG: 10:38:54 : 
MIG: 10:38:54 : 
MIG: 10:38:54 : 
MIG: 10:38:54 :  polarity_value: 0
MIG: 10:38:54 : 
MIG: 10:38:54 : 
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:38:54 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:38:54 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:38:54 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 10:38:54 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 10:38:54 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: ECC ==> OFF
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 10:38:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:38:54 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:38:54 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:38:54 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:38:54 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:38:54 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:38:54 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:38:54 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 10:38:54 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 10:38:54 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 10:38:54 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:38:54 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:38:54 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:38:54 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:38:54 :  Invalid Param: DDR3_CL ==> 6
MIG: 10:38:54 :  Invalid Param: DDR3_CWL ==> 5
MIG: 10:38:54 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:38:54 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 10:38:54 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:38:54 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:38:54 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:38:54 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:38:54 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:38:54 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 10:38:54 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:38:54 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 10:38:54 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 10:38:54 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:38:54 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:38:54 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:38:54 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:38:54 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 10:38:54 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:38:54 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 10:38:54 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 10:38:54 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:38:54 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 10:38:54 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 10:38:54 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:38:54 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:38:54 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:38:54 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:38:54 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:38:54 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:38:54 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:38:54 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:38:54 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 10:38:54 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 10:38:54 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:38:54 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:38:54 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:38:54 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:38:54 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 10:38:54 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:38:54 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:38:54 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:38:54 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 10:38:54 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:38:54 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 10:38:54 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 10:38:54 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 10:38:54 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 10:38:54 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:38:54 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:38:54 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 10:38:54 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 10:38:54 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:38:54 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 10:38:54 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 10:38:54 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 10:38:54 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 10:38:54 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 10:38:54 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 10:38:54 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 10:38:54 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 10:38:54 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 10:38:54 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 10:38:54 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 10:38:54 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:54 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:54 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:54 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:54 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:54 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:54 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:54 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:54 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:54 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:38:54 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 10:38:54 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:38:54 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:38:54 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:38:54 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:38:54 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:38:54 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 10:38:54 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 10:38:54 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:38:54 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:38:54 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:38:54 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:38:54 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:38:54 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:38:54 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:38:54 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:38:54 :  Invalid Param: DDR3_IODELAY_GRP ==> "DESIGN_1_MIG_1_0_IODELAY_MIG"
MIG: 10:38:54 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 10:38:54 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:38:54 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:38:54 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:38:54 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:38:54 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:38:54 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:38:54 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:38:54 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:38:54 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:38:54 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:38:54 : 2
MIG: 10:38:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:38:54 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:38:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 10:38:54 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:38:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:38:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:38:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:38:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:38:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:38:54 : 
MIG: 10:38:54 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:38:54 : 
MIG: 10:38:54 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:38:54 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 10:38:54 : 
MIG: 10:38:54 : 
MIG: 10:38:54 : 
MIG: 10:38:54 : Same Interface
MIG: 10:38:57 : xml_input_file: mig_a.prj
MIG: 10:38:57 : Absolute path of xml_input_file: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 10:39:46 : Running synthesis.xit
MIG: 10:39:46 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 10:39:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:39:46 : ERR:         <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap> <==>         <C0_MEM_SIZE>1073741824</C0_MEM_SIZE> 
MIG: 10:39:46 : ################# RUNNING MIG BATCH ###################
MIG: 10:39:46 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 10:39:46 : synp_flow:  -- synthesis_mode: Other
MIG: 10:39:46 : outputDirectory: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 10:39:46 : vivado_mode: xpg_bd
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 1
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 : isPortInterface: 0
MIG: 10:39:46 :  locked false  
MIG: 10:39:46 : HDL Language: Verilog
MIG: 10:39:46 : compInfo: false
MIG: 10:39:46 : Vivado Options xc7k325t ffg900 -2
MIG: 10:39:46 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:39:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 10:39:46 : xilinx_path: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE
MIG: 10:39:46 : I am in catch area
MIG: 10:39:46 : Running /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 10:39:58 : XML_INPUT_FILE: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 10:39:58 : Component_Name: design_1_mig_1_0
MIG: 10:39:58 : Moving design_1_mig_1_0 ...
MIG: 10:39:58 : Moving design_1_mig_1_0.veo ...
MIG: 10:39:58 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 10:39:59 : Added 87  files from /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*.v /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*.vhd /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*/*.v /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*/*.vhd /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/constraints/*.xdc ..
MIG: 10:39:59 : Running vlog_synth_rpr.xit
MIG: 10:39:59 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 10:39:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:39:59 : ERR:         <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap> <==>         <C0_MEM_SIZE>1073741824</C0_MEM_SIZE> 
MIG: 10:39:59 : ################# RUNNING MIG BATCH ###################
MIG: 10:39:59 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 10:39:59 : synp_flow:  -- synthesis_mode: Other
MIG: 10:39:59 : outputDirectory: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 10:39:59 : vivado_mode: xpg_bd
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 1
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:39:59 : isPortInterface: 0
MIG: 10:40:00 :  locked false  
MIG: 10:40:00 : HDL Language: Verilog
MIG: 10:40:00 : compInfo: false
MIG: 10:40:00 : Vivado Options xc7k325t ffg900 -2
MIG: 10:40:00 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:40:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 10:40:00 : xilinx_path: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE
MIG: 10:40:00 : I am in catch area
MIG: 10:40:00 : Running /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 10:40:11 : XML_INPUT_FILE: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 10:40:11 : Component_Name: design_1_mig_1_0
MIG: 10:40:11 : Moving design_1_mig_1_0 ...
MIG: 10:40:11 : Moving design_1_mig_1_0.veo ...
MIG: 10:40:11 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 10:40:11 : Added 2  files from /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig.v ..
MIG: 10:40:12 : Running implementation.xit
MIG: 10:40:12 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 10:40:12 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:40:12 : ERR:         <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap> <==>         <C0_MEM_SIZE>1073741824</C0_MEM_SIZE> 
MIG: 10:40:12 : ################# RUNNING MIG BATCH ###################
MIG: 10:40:12 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 10:40:12 : synp_flow:  -- synthesis_mode: Other
MIG: 10:40:12 : outputDirectory: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 10:40:12 : vivado_mode: xpg_bd
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 1
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 : isPortInterface: 0
MIG: 10:40:12 :  locked false  
MIG: 10:40:12 : HDL Language: Verilog
MIG: 10:40:12 : compInfo: false
MIG: 10:40:12 : Vivado Options xc7k325t ffg900 -2
MIG: 10:40:12 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:40:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 10:40:12 : xilinx_path: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE
MIG: 10:40:12 : I am in catch area
MIG: 10:40:12 : Running /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 10:40:25 : XML_INPUT_FILE: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 10:40:25 : Component_Name: design_1_mig_1_0
MIG: 10:40:25 : Moving design_1_mig_1_0 ...
MIG: 10:40:25 : Moving design_1_mig_1_0.veo ...
MIG: 10:40:25 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 10:40:25 : Added 2  files from /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/constraints/*.xdc ..
MIG: 10:40:26 : Running vlog_synth_rpr.xit
MIG: 10:40:26 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 10:40:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:40:26 : ERR:         <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap> <==>         <C0_MEM_SIZE>1073741824</C0_MEM_SIZE> 
MIG: 10:40:26 : ################# RUNNING MIG BATCH ###################
MIG: 10:40:26 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 10:40:26 : synp_flow:  -- synthesis_mode: Other
MIG: 10:40:26 : outputDirectory: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 10:40:26 : vivado_mode: xpg_bd
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 1
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 : isPortInterface: 0
MIG: 10:40:26 :  locked false  
MIG: 10:40:26 : HDL Language: Verilog
MIG: 10:40:26 : compInfo: false
MIG: 10:40:26 : Vivado Options xc7k325t ffg900 -2
MIG: 10:40:26 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:40:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 10:40:26 : xilinx_path: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE
MIG: 10:40:26 : I am in catch area
MIG: 10:40:26 : Running /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 10:40:38 : XML_INPUT_FILE: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 10:40:38 : Component_Name: design_1_mig_1_0
MIG: 10:40:38 : Moving design_1_mig_1_0 ...
MIG: 10:40:38 : Moving design_1_mig_1_0.veo ...
MIG: 10:40:38 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 10:40:38 : Added 2  files from /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig.v ..
MIG: 10:40:39 : Running simulation.xit
MIG: 10:40:39 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 10:40:39 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:40:39 : ERR:         <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap> <==>         <C0_MEM_SIZE>1073741824</C0_MEM_SIZE> 
MIG: 10:40:39 : ################# RUNNING MIG BATCH ###################
MIG: 10:40:39 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 10:40:39 : synp_flow:  -- synthesis_mode: Other
MIG: 10:40:39 : outputDirectory: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 10:40:39 : vivado_mode: xpg_bd
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 1
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 : isPortInterface: 0
MIG: 10:40:39 :  locked false  
MIG: 10:40:39 : HDL Language: Verilog
MIG: 10:40:39 : compInfo: false
MIG: 10:40:39 : Vivado Options xc7k325t ffg900 -2
MIG: 10:40:39 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:40:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 10:40:39 : xilinx_path: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE
MIG: 10:40:39 : I am in catch area
MIG: 10:40:39 : Running /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 10:40:52 : XML_INPUT_FILE: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 10:40:52 : Component_Name: design_1_mig_1_0
MIG: 10:40:52 : Moving design_1_mig_1_0 ...
MIG: 10:40:52 : Moving design_1_mig_1_0.veo ...
MIG: 10:40:52 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 10:40:52 : Added 90  files from /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*.v /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/example_design/*/*/*.v /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*.vhd /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/example_design/*/*/*.vhd ..
MIG: 10:40:53 : Running vlog_sim_rpr.xit
MIG: 10:40:53 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 10:40:53 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:40:53 : ERR:         <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap> <==>         <C0_MEM_SIZE>1073741824</C0_MEM_SIZE> 
MIG: 10:40:53 : ################# RUNNING MIG BATCH ###################
MIG: 10:40:53 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 10:40:53 : synp_flow:  -- synthesis_mode: Other
MIG: 10:40:53 : outputDirectory: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 10:40:53 : vivado_mode: xpg_bd
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 1
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 : isPortInterface: 0
MIG: 10:40:53 :  locked false  
MIG: 10:40:53 : HDL Language: Verilog
MIG: 10:40:53 : compInfo: false
MIG: 10:40:53 : Vivado Options xc7k325t ffg900 -2
MIG: 10:40:53 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:40:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 10:40:53 : xilinx_path: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE
MIG: 10:40:53 : I am in catch area
MIG: 10:40:53 : Running /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 10:41:06 : XML_INPUT_FILE: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 10:41:06 : Component_Name: design_1_mig_1_0
MIG: 10:41:06 : Moving design_1_mig_1_0 ...
MIG: 10:41:06 : Moving design_1_mig_1_0.veo ...
MIG: 10:41:06 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 10:41:06 : Added 2  files from /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig_sim.v /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v ..
MIG: 10:41:07 : Running vlog_sim_rpr.xit
MIG: 10:41:07 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 10:41:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:41:07 : ERR:         <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap> <==>         <C0_MEM_SIZE>1073741824</C0_MEM_SIZE> 
MIG: 10:41:07 : ################# RUNNING MIG BATCH ###################
MIG: 10:41:07 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 10:41:07 : synp_flow:  -- synthesis_mode: Other
MIG: 10:41:07 : outputDirectory: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 10:41:07 : vivado_mode: xpg_bd
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:07 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 1
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 : isPortInterface: 0
MIG: 10:41:08 :  locked false  
MIG: 10:41:08 : HDL Language: Verilog
MIG: 10:41:08 : compInfo: false
MIG: 10:41:08 : Vivado Options xc7k325t ffg900 -2
MIG: 10:41:08 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:41:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 10:41:08 : xilinx_path: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE
MIG: 10:41:08 : I am in catch area
MIG: 10:41:08 : Running /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 10:41:20 : XML_INPUT_FILE: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 10:41:20 : Component_Name: design_1_mig_1_0
MIG: 10:41:20 : Moving design_1_mig_1_0 ...
MIG: 10:41:20 : Moving design_1_mig_1_0.veo ...
MIG: 10:41:20 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 10:41:20 : Added 2  files from /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig_sim.v /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_working/xapp742_2013.4/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v ..
MIG: 13:10:48 : xml_input_file: mig_a.prj
MIG: 13:10:48 : Absolute path of xml_input_file: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 13:10:48 : xml_input_file: mig_a.prj
MIG: 13:10:48 : Absolute path of xml_input_file: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 13:10:50 : Running synthesis.xit
MIG: 13:10:51 : ################# RUNNING MIG BATCH ###################
MIG: 13:10:51 : Writing IN file for 'design_1_mig_1_0'...compDirPath: c:/opt/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 13:10:51 : synp_flow:  -- synthesis_mode: Other
MIG: 13:10:51 : outputDirectory: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 13:10:51 : vivado_mode: xpg_bd
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 1
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 : isPortInterface: 0
MIG: 13:10:51 :  locked false  
MIG: 13:10:51 : HDL Language: Verilog
MIG: 13:10:51 : compInfo: false
MIG: 13:10:51 : Vivado Options xc7k325t ffg900 -2
MIG: 13:10:51 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:10:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 13:10:51 : xilinx_path: C:/opt/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 13:10:51 : I am in catch area
MIG: 13:10:51 : Running C:/opt/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 13:11:06 : XML_INPUT_FILE: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 13:11:06 : Component_Name: design_1_mig_1_0
MIG: 13:11:06 : Moving design_1_mig_1_0 ...
MIG: 13:11:06 : Moving design_1_mig_1_0.veo ...
MIG: 13:11:06 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 13:11:06 : Added 87  files from c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*.v c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*.vhd c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*/*.v c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*/*.vhd c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/constraints/*.xdc ..
MIG: 13:11:08 : Running vlog_synth_rpr.xit
MIG: 13:11:08 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 13:11:08 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:11:08 : ERR:         <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap> <==>         <C0_MEM_SIZE>1073741824</C0_MEM_SIZE> 
MIG: 13:11:08 : ################# RUNNING MIG BATCH ###################
MIG: 13:11:08 : Writing IN file for 'design_1_mig_1_0'...compDirPath: c:/opt/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 13:11:08 : synp_flow:  -- synthesis_mode: Other
MIG: 13:11:08 : outputDirectory: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 13:11:08 : vivado_mode: xpg_bd
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 1
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 : isPortInterface: 0
MIG: 13:11:08 :  locked false  
MIG: 13:11:08 : HDL Language: Verilog
MIG: 13:11:08 : compInfo: false
MIG: 13:11:08 : Vivado Options xc7k325t ffg900 -2
MIG: 13:11:08 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:11:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 13:11:08 : xilinx_path: C:/opt/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 13:11:08 : I am in catch area
MIG: 13:11:08 : Running C:/opt/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 13:11:20 : XML_INPUT_FILE: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 13:11:20 : Component_Name: design_1_mig_1_0
MIG: 13:11:20 : Moving design_1_mig_1_0 ...
MIG: 13:11:20 : Moving design_1_mig_1_0.veo ...
MIG: 13:11:20 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 13:11:20 : Added 2  files from c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig.v ..
MIG: 13:11:22 : Running implementation.xit
MIG: 13:11:22 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 13:11:22 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:11:22 : ERR:         <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap> <==>         <C0_MEM_SIZE>1073741824</C0_MEM_SIZE> 
MIG: 13:11:22 : ################# RUNNING MIG BATCH ###################
MIG: 13:11:22 : Writing IN file for 'design_1_mig_1_0'...compDirPath: c:/opt/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 13:11:22 : synp_flow:  -- synthesis_mode: Other
MIG: 13:11:22 : outputDirectory: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 13:11:22 : vivado_mode: xpg_bd
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 1
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 : isPortInterface: 0
MIG: 13:11:22 :  locked false  
MIG: 13:11:22 : HDL Language: Verilog
MIG: 13:11:22 : compInfo: false
MIG: 13:11:22 : Vivado Options xc7k325t ffg900 -2
MIG: 13:11:22 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:11:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 13:11:22 : xilinx_path: C:/opt/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 13:11:22 : I am in catch area
MIG: 13:11:22 : Running C:/opt/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 13:11:34 : XML_INPUT_FILE: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 13:11:34 : Component_Name: design_1_mig_1_0
MIG: 13:11:34 : Moving design_1_mig_1_0 ...
MIG: 13:11:34 : Moving design_1_mig_1_0.veo ...
MIG: 13:11:34 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 13:11:34 : Added 2  files from c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/constraints/*.xdc ..
MIG: 13:11:36 : Running vlog_synth_rpr.xit
MIG: 13:11:36 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 13:11:36 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:11:36 : ERR:         <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap> <==>         <C0_MEM_SIZE>1073741824</C0_MEM_SIZE> 
MIG: 13:11:36 : ################# RUNNING MIG BATCH ###################
MIG: 13:11:36 : Writing IN file for 'design_1_mig_1_0'...compDirPath: c:/opt/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 13:11:36 : synp_flow:  -- synthesis_mode: Other
MIG: 13:11:36 : outputDirectory: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 13:11:36 : vivado_mode: xpg_bd
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 1
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 : isPortInterface: 0
MIG: 13:11:36 :  locked false  
MIG: 13:11:36 : HDL Language: Verilog
MIG: 13:11:36 : compInfo: false
MIG: 13:11:36 : Vivado Options xc7k325t ffg900 -2
MIG: 13:11:36 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:11:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe
MIG: 13:11:36 : xilinx_path: C:/opt/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 13:11:36 : I am in catch area
MIG: 13:11:36 : Running C:/opt/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 13:11:48 : XML_INPUT_FILE: c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 13:11:48 : Component_Name: design_1_mig_1_0
MIG: 13:11:48 : Moving design_1_mig_1_0 ...
MIG: 13:11:48 : Moving design_1_mig_1_0.veo ...
MIG: 13:11:48 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 13:11:48 : Added 2  files from c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v c:/Users/chrisar/Downloads/xapp742/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig.v ..
MIG: 15:56:21 : xml_input_file: mig_a.prj
MIG: 15:56:21 : Absolute path of xml_input_file: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 15:56:21 : xml_input_file: mig_a.prj
MIG: 15:56:21 : Absolute path of xml_input_file: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 15:56:23 : Running synthesis.xit
MIG: 15:56:23 : ################# RUNNING MIG BATCH ###################
MIG: 15:56:23 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 15:56:24 : synp_flow:  -- synthesis_mode: Other
MIG: 15:56:24 : outputDirectory: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 15:56:24 : vivado_mode: xpg_bd
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 1
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 : isPortInterface: 0
MIG: 15:56:24 :  locked false  
MIG: 15:56:24 : HDL Language: Verilog
MIG: 15:56:24 : compInfo: false
MIG: 15:56:24 : Vivado Options xc7k325t ffg900 -2
MIG: 15:56:24 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:56:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 15:56:24 : xilinx_path: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE
MIG: 15:56:24 : I am in catch area
MIG: 15:56:24 : Running /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 15:56:50 : XML_INPUT_FILE: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 15:56:50 : Component_Name: design_1_mig_1_0
MIG: 15:56:50 : Moving design_1_mig_1_0 ...
MIG: 15:56:50 : Moving design_1_mig_1_0.veo ...
MIG: 15:56:50 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 15:56:50 : Added 87  files from /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*.v /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*.vhd /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*/*.v /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/*/*/*.vhd /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/constraints/*.xdc ..
MIG: 15:56:52 : Running vlog_synth_rpr.xit
MIG: 15:56:52 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 15:56:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:56:52 : ERR:         <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap> <==>         <C0_MEM_SIZE>1073741824</C0_MEM_SIZE> 
MIG: 15:56:52 : ################# RUNNING MIG BATCH ###################
MIG: 15:56:52 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 15:56:52 : synp_flow:  -- synthesis_mode: Other
MIG: 15:56:52 : outputDirectory: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 15:56:52 : vivado_mode: xpg_bd
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 1
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 : isPortInterface: 0
MIG: 15:56:52 :  locked false  
MIG: 15:56:52 : HDL Language: Verilog
MIG: 15:56:52 : compInfo: false
MIG: 15:56:52 : Vivado Options xc7k325t ffg900 -2
MIG: 15:56:52 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:56:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 15:56:52 : xilinx_path: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE
MIG: 15:56:52 : I am in catch area
MIG: 15:56:52 : Running /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 15:57:07 : XML_INPUT_FILE: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 15:57:07 : Component_Name: design_1_mig_1_0
MIG: 15:57:07 : Moving design_1_mig_1_0 ...
MIG: 15:57:07 : Moving design_1_mig_1_0.veo ...
MIG: 15:57:07 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 15:57:07 : Added 2  files from /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig.v ..
MIG: 15:57:08 : Running implementation.xit
MIG: 15:57:08 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 15:57:08 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:57:08 : ERR:         <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap> <==>         <C0_MEM_SIZE>1073741824</C0_MEM_SIZE> 
MIG: 15:57:08 : ################# RUNNING MIG BATCH ###################
MIG: 15:57:08 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 15:57:08 : synp_flow:  -- synthesis_mode: Other
MIG: 15:57:08 : outputDirectory: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 15:57:08 : vivado_mode: xpg_bd
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 1
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 : isPortInterface: 0
MIG: 15:57:08 :  locked false  
MIG: 15:57:08 : HDL Language: Verilog
MIG: 15:57:08 : compInfo: false
MIG: 15:57:08 : Vivado Options xc7k325t ffg900 -2
MIG: 15:57:08 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:57:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 15:57:08 : xilinx_path: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE
MIG: 15:57:08 : I am in catch area
MIG: 15:57:08 : Running /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 15:57:24 : XML_INPUT_FILE: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 15:57:24 : Component_Name: design_1_mig_1_0
MIG: 15:57:24 : Moving design_1_mig_1_0 ...
MIG: 15:57:24 : Moving design_1_mig_1_0.veo ...
MIG: 15:57:24 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 15:57:24 : Added 2  files from /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/constraints/*.xdc ..
MIG: 15:57:25 : Running vlog_synth_rpr.xit
MIG: 15:57:26 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 15:57:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:57:26 : ERR:         <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap> <==>         <C0_MEM_SIZE>1073741824</C0_MEM_SIZE> 
MIG: 15:57:26 : ################# RUNNING MIG BATCH ###################
MIG: 15:57:26 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 15:57:26 : synp_flow:  -- synthesis_mode: Other
MIG: 15:57:26 : outputDirectory: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 15:57:26 : vivado_mode: xpg_bd
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 1
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 : isPortInterface: 0
MIG: 15:57:26 :  locked false  
MIG: 15:57:26 : HDL Language: Verilog
MIG: 15:57:26 : compInfo: false
MIG: 15:57:26 : Vivado Options xc7k325t ffg900 -2
MIG: 15:57:26 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:57:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 15:57:26 : xilinx_path: /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE
MIG: 15:57:26 : I am in catch area
MIG: 15:57:26 : Running /proj/xbuilds/2013.4_daily_latest/installs/lin64/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 15:57:40 : XML_INPUT_FILE: /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 15:57:40 : Component_Name: design_1_mig_1_0
MIG: 15:57:40 : Moving design_1_mig_1_0 ...
MIG: 15:57:40 : Moving design_1_mig_1_0.veo ...
MIG: 15:57:40 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 15:57:40 : Added 2  files from /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v /proj/ips/users/meenaks/workspace/projects/IPI_expt/xapp_742/xapp742_chrisar/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig.v ..
MIG: 12:22:46 : xml_input_file: mig_a.prj
MIG: 12:22:46 : Absolute path of xml_input_file: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 12:22:46 : xml_input_file: mig_a.prj
MIG: 12:22:46 : Absolute path of xml_input_file: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 12:22:46 : In updateAllModelParams
MIG: 12:22:46 : ################# RUNNING MIG BATCH ###################
MIG: 12:22:46 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /export/scratch/opt/XilinxVivado/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 12:22:46 : synp_flow:  -- synthesis_mode: Other
MIG: 12:22:46 : outputDirectory: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 12:22:46 : vivado_mode: xpg_bd
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 1
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 : isPortInterface: 0
MIG: 12:22:46 :  locked false  
MIG: 12:22:46 : HDL Language: Verilog
MIG: 12:22:46 : compInfo: true
MIG: 12:22:46 : Vivado Options xc7k325t ffg900 -2
MIG: 12:22:46 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:22:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig
MIG: 12:22:46 : xilinx_path: /export/scratch/opt/XilinxVivado/Vivado/2014.2/ids_lite/ISE
MIG: 12:22:46 : I am in catch area
MIG: 12:22:46 : Running /export/scratch/opt/XilinxVivado/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig -cg_exc_inp /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 12:22:58 : XML_INPUT_FILE: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 12:22:58 : Component_Name: design_1_mig_1_0
MIG: 12:22:58 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 12:22:58 : Moving design_1_mig_1_0 ...
MIG: 12:22:58 : Moving design_1_mig_1_0.veo ...
MIG: 12:22:58 : XGUI hdlLanguage: Verilog
MIG: 12:22:58 : xgui vivado_mode: xpg_bd
MIG: 12:22:58 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:22:58 : Reading /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig.v ...
MIG: 12:22:59 : 1
MIG: 12:22:59 : Inside fn mem: DDR3
MIG: 12:22:59 : QDRII+ Inside fn ui: 100000000
MIG: 12:22:59 : 
MIG: 12:22:59 : 1
MIG: 12:22:59 : 100000000
MIG: 12:22:59 : 
MIG: 12:22:59 :  polarity_value: 0
MIG: 12:22:59 : ACTIVE_HIGH
MIG: 12:22:59 : 
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:22:59 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:22:59 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:22:59 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:22:59 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:22:59 : 8
MIG: 12:22:59 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:22:59 : 64
MIG: 12:22:59 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:22:59 : 8
MIG: 12:22:59 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:22:59 : 3
MIG: 12:22:59 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:22:59 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: ECC ==> OFF
MIG: 12:22:59 : 64
MIG: 12:22:59 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:22:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:22:59 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:22:59 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:22:59 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:22:59 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:22:59 : 28
MIG: 12:22:59 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:22:59 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:22:59 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:22:59 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:22:59 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:22:59 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:22:59 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:22:59 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:22:59 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:22:59 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:22:59 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:22:59 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:22:59 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:22:59 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:22:59 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:22:59 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:22:59 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:22:59 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:22:59 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:22:59 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:22:59 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:22:59 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:22:59 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:22:59 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:22:59 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:22:59 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:22:59 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:22:59 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:22:59 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:22:59 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:22:59 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 12:22:59 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:22:59 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:22:59 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 12:22:59 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:22:59 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:22:59 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:22:59 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:22:59 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:22:59 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:22:59 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:22:59 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:22:59 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 12:22:59 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:22:59 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:22:59 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:22:59 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:22:59 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:22:59 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:22:59 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:22:59 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:22:59 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 12:22:59 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 12:22:59 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 12:22:59 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 12:22:59 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 12:22:59 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 12:22:59 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 12:22:59 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:22:59 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:22:59 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 12:22:59 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 12:22:59 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:22:59 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 12:22:59 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 12:22:59 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 12:22:59 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 12:22:59 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 12:22:59 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 12:22:59 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 12:22:59 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 12:22:59 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 12:22:59 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 12:22:59 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 12:22:59 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:59 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:59 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:59 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:59 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:59 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:59 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:59 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:59 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:59 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:22:59 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 12:22:59 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:22:59 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:22:59 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:22:59 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:22:59 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:22:59 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:22:59 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:22:59 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:22:59 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:22:59 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:22:59 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:22:59 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:22:59 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:22:59 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:22:59 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:22:59 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:22:59 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:22:59 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:22:59 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:22:59 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_1_0_IODELAY_MIG0"
MIG: 12:22:59 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_1_0_IODELAY_MIG1"
MIG: 12:22:59 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:22:59 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:22:59 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:22:59 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:22:59 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:22:59 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:22:59 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:22:59 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:22:59 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:22:59 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:22:59 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:22:59 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:22:59 : 4
MIG: 12:22:59 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:22:59 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:22:59 : 2
MIG: 12:22:59 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 12:22:59 : 1073741824
MIG: 12:22:59 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:22:59 : 30
MIG: 12:22:59 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:22:59 : 256
MIG: 12:22:59 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:22:59 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:22:59 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:22:59 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:22:59 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:22:59 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:22:59 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:22:59 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:22:59 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:22:59 : 
MIG: 12:22:59 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:22:59 : 
MIG: 12:22:59 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:22:59 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:22:59 : 
MIG: 12:22:59 : NONE
MIG: 12:22:59 : 
MIG: 12:22:59 : Same Interface
MIG: 14:46:38 : xml_input_file: mig_a.prj
MIG: 14:46:38 : Absolute path of xml_input_file: mig_a.prj
MIG: 14:46:38 : xml_input_file: mig_a.prj
MIG: 14:46:38 : Absolute path of xml_input_file: mig_a.prj
MIG: 14:46:38 : xml_input_file: ../../../../../vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 14:46:38 : Absolute path of xml_input_file: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 14:46:38 : xml_input_file: ../../../../../vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 14:46:38 : Absolute path of xml_input_file: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 14:46:38 : In updateAllModelParams
MIG: 14:46:38 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 14:46:38 : ERR:     <Version>2.0</Version> <==>     <Version>2.1</Version> 
MIG: 14:46:38 : ################# RUNNING MIG BATCH ###################
MIG: 14:46:38 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /export/scratch/opt/XilinxVivado/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 14:46:38 : synp_flow:  -- synthesis_mode: Other
MIG: 14:46:38 : outputDirectory: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 14:46:38 : vivado_mode: xpg_bd
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:38 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 1
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 : isPortInterface: 0
MIG: 14:46:39 :  locked false  
MIG: 14:46:39 : HDL Language: Verilog
MIG: 14:46:39 : compInfo: true
MIG: 14:46:39 : Vivado Options xc7k325t ffg900 -2
MIG: 14:46:39 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:46:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig
MIG: 14:46:39 : xilinx_path: /export/scratch/opt/XilinxVivado/Vivado/2014.2/ids_lite/ISE
MIG: 14:46:39 : I am in catch area
MIG: 14:46:39 : Running /export/scratch/opt/XilinxVivado/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig -cg_exc_inp /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 14:46:47 : XML_INPUT_FILE: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 14:46:47 : Component_Name: design_1_mig_1_0
MIG: 14:46:47 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 14:46:47 : Moving design_1_mig_1_0 ...
MIG: 14:46:47 : Moving design_1_mig_1_0.veo ...
MIG: 14:46:47 : XGUI hdlLanguage: Verilog
MIG: 14:46:47 : xgui vivado_mode: xpg_bd
MIG: 14:46:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:46:47 : Reading /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig.v ...
MIG: 14:46:48 : 
MIG: 14:46:48 : Inside fn mem: DDR3
MIG: 14:46:48 : QDRII+ Inside fn ui: 100000000
MIG: 14:46:48 : 
MIG: 14:46:48 : 
MIG: 14:46:48 : 
MIG: 14:46:48 : 
MIG: 14:46:48 :  polarity_value: 0
MIG: 14:46:48 : 
MIG: 14:46:48 : 
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:46:48 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:46:48 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:46:48 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 14:46:48 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 14:46:48 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: ECC ==> OFF
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 14:46:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:46:48 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:46:48 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:46:48 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:46:48 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:46:48 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:46:48 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:46:48 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 14:46:48 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:46:48 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 14:46:48 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:46:48 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:46:48 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:46:48 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:46:48 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:46:48 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:46:48 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:46:48 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:46:48 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:46:48 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:46:48 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:46:48 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:46:48 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:46:48 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:46:48 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:46:48 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 14:46:48 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 14:46:48 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:46:48 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:46:48 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:46:48 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:46:48 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 14:46:48 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:46:48 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:46:48 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 14:46:48 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:46:48 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 14:46:48 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 14:46:48 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:46:48 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:46:48 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:46:48 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:46:48 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:46:48 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:46:48 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:46:48 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:46:48 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 14:46:48 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 14:46:48 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:46:48 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:46:48 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:46:48 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:46:48 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 14:46:48 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:46:48 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:46:48 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 14:46:48 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 14:46:48 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 14:46:48 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 14:46:48 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 14:46:48 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 14:46:48 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 14:46:48 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:46:48 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:46:48 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 14:46:48 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 14:46:48 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:46:48 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 14:46:48 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 14:46:48 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 14:46:48 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 14:46:48 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 14:46:48 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 14:46:48 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 14:46:48 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 14:46:48 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 14:46:48 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 14:46:48 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 14:46:48 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:46:48 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:46:48 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:46:48 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:46:48 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:46:48 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:46:48 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:46:48 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:46:48 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:46:48 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:46:48 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 14:46:48 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:46:48 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:46:48 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:46:48 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:46:48 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:46:48 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 14:46:48 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 14:46:48 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:46:48 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:46:48 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:46:48 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:46:48 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:46:48 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:46:48 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:46:48 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:46:48 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:46:48 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:46:48 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:46:48 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:46:48 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_1_0_IODELAY_MIG0"
MIG: 14:46:48 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_1_0_IODELAY_MIG1"
MIG: 14:46:48 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 14:46:48 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:46:48 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:46:48 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:46:48 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:46:48 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:46:48 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:46:48 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:46:48 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:46:48 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:46:48 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:46:48 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:46:48 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:46:48 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:46:48 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:46:48 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:46:48 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:46:48 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:46:48 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:46:48 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:46:48 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:46:48 : 
MIG: 14:46:48 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:46:48 : 
MIG: 14:46:48 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:46:48 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 14:46:48 : 
MIG: 14:46:48 : 
MIG: 14:46:48 : 
MIG: 14:46:48 : Same Interface
MIG: 14:56:57 : xml_input_file: mig_a.prj
MIG: 14:56:57 : Absolute path of xml_input_file: mig_a.prj
MIG: 14:56:57 : xml_input_file: mig_a.prj
MIG: 14:56:57 : Absolute path of xml_input_file: mig_a.prj
MIG: 14:56:57 : xml_input_file: ../../../../../vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 14:56:57 : Absolute path of xml_input_file: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 14:56:57 : xml_input_file: ../../../../../vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 14:56:57 : Absolute path of xml_input_file: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 14:56:57 : In updateAllModelParams
MIG: 14:56:57 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 14:56:57 : ERR:     <Version>2.0</Version> <==>     <Version>2.1</Version> 
MIG: 14:56:57 : ################# RUNNING MIG BATCH ###################
MIG: 14:56:57 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /export/scratch/opt/XilinxVivado/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 14:56:57 : synp_flow:  -- synthesis_mode: Other
MIG: 14:56:57 : outputDirectory: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 14:56:57 : vivado_mode: xpg_bd
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 1
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 : isPortInterface: 0
MIG: 14:56:57 :  locked false  
MIG: 14:56:57 : HDL Language: Verilog
MIG: 14:56:57 : compInfo: true
MIG: 14:56:57 : Vivado Options xc7k325t ffg900 -2
MIG: 14:56:57 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:56:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig
MIG: 14:56:57 : xilinx_path: /export/scratch/opt/XilinxVivado/Vivado/2014.2/ids_lite/ISE
MIG: 14:56:57 : I am in catch area
MIG: 14:56:57 : Running /export/scratch/opt/XilinxVivado/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig -cg_exc_inp /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 14:57:05 : XML_INPUT_FILE: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 14:57:05 : Component_Name: design_1_mig_1_0
MIG: 14:57:05 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 14:57:05 : Moving design_1_mig_1_0 ...
MIG: 14:57:05 : Moving design_1_mig_1_0.veo ...
MIG: 14:57:05 : XGUI hdlLanguage: Verilog
MIG: 14:57:05 : xgui vivado_mode: xpg_bd
MIG: 14:57:05 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:57:05 : Reading /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig.v ...
MIG: 14:57:06 : 
MIG: 14:57:06 : Inside fn mem: DDR3
MIG: 14:57:06 : QDRII+ Inside fn ui: 100000000
MIG: 14:57:06 : 
MIG: 14:57:06 : 
MIG: 14:57:06 : 
MIG: 14:57:06 : 
MIG: 14:57:06 :  polarity_value: 0
MIG: 14:57:06 : 
MIG: 14:57:06 : 
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:57:06 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:57:06 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:57:06 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 14:57:06 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 14:57:06 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: ECC ==> OFF
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 14:57:06 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:57:06 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:57:06 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:57:06 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:57:06 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:57:06 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:57:06 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:57:06 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 14:57:06 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:57:06 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 14:57:06 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:57:06 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:57:06 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:57:06 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:57:06 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:57:06 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:57:06 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:57:06 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:57:06 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:57:06 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:57:06 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:57:06 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:57:06 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:57:06 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:57:06 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:57:06 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 14:57:06 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 14:57:06 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:57:06 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:57:06 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:57:06 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:57:06 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 14:57:06 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:57:06 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:57:06 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 14:57:06 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:57:06 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 14:57:06 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 14:57:06 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:57:06 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:57:06 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:57:06 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:57:06 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:57:06 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:57:06 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:57:06 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:57:06 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 14:57:06 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 14:57:06 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:57:06 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:57:06 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:57:06 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:57:06 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 14:57:06 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:57:06 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:57:06 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 14:57:06 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 14:57:06 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 14:57:06 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 14:57:06 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 14:57:06 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 14:57:06 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 14:57:06 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:57:06 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:57:06 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 14:57:06 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 14:57:06 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:57:06 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 14:57:06 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 14:57:06 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 14:57:06 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 14:57:06 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 14:57:06 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 14:57:06 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 14:57:06 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 14:57:06 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 14:57:06 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 14:57:06 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 14:57:06 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:57:06 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:57:06 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:57:06 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:57:06 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:57:06 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:57:06 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:57:06 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:57:06 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:57:06 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:57:06 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 14:57:06 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:57:06 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:57:06 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:57:06 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:57:06 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:57:06 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 14:57:06 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 14:57:06 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:57:06 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:57:06 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:57:06 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:57:06 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:57:06 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:57:06 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:57:06 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:57:06 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:57:06 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:57:06 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:57:06 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:57:06 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_1_0_IODELAY_MIG0"
MIG: 14:57:06 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_1_0_IODELAY_MIG1"
MIG: 14:57:06 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 14:57:06 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:57:06 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:57:06 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:57:06 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:57:06 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:57:06 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:57:06 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:57:06 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:57:06 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:57:06 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:57:06 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:57:06 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:57:06 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:57:06 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:57:06 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:57:06 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:57:06 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:57:06 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:57:06 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:57:06 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:57:06 : 
MIG: 14:57:06 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:57:06 : 
MIG: 14:57:06 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:57:06 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 14:57:06 : 
MIG: 14:57:06 : 
MIG: 14:57:06 : 
MIG: 14:57:06 : Same Interface
MIG: 15:04:53 : xml_input_file: mig_a.prj
MIG: 15:04:53 : Absolute path of xml_input_file: mig_a.prj
MIG: 15:04:53 : xml_input_file: mig_a.prj
MIG: 15:04:53 : Absolute path of xml_input_file: mig_a.prj
MIG: 15:04:53 : xml_input_file: ../../../../../vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 15:04:53 : Absolute path of xml_input_file: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 15:04:53 : xml_input_file: ../../../../../vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 15:04:53 : Absolute path of xml_input_file: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 15:04:53 : In updateAllModelParams
MIG: 15:04:53 : IGN:     <ModuleName>design_1_mig_1_0</ModuleName> <==>     <ModuleName>design_1_mig_1_0</ModuleName> 
MIG: 15:04:53 : ERR:     <Version>2.0</Version> <==>     <Version>2.1</Version> 
MIG: 15:04:53 : ################# RUNNING MIG BATCH ###################
MIG: 15:04:53 : Writing IN file for 'design_1_mig_1_0'...compDirPath: /export/scratch/opt/XilinxVivado/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1... instDirPath: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0
MIG: 15:04:53 : synp_flow:  -- synthesis_mode: Other
MIG: 15:04:53 : outputDirectory: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/_tmp/
MIG: 15:04:53 : vivado_mode: xpg_bd
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 1
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 : isPortInterface: 0
MIG: 15:04:53 :  locked false  
MIG: 15:04:53 : HDL Language: Verilog
MIG: 15:04:53 : compInfo: true
MIG: 15:04:53 : Vivado Options xc7k325t ffg900 -2
MIG: 15:04:53 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:04:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig
MIG: 15:04:53 : xilinx_path: /export/scratch/opt/XilinxVivado/Vivado/2014.2/ids_lite/ISE
MIG: 15:04:53 : I am in catch area
MIG: 15:04:53 : Running /export/scratch/opt/XilinxVivado/Vivado/2014.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_1/bin/lin64/mig -cg_exc_inp /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.in -cg_exc_out /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/xil_txt.out ... 
MIG: 15:05:01 : XML_INPUT_FILE: /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/mig_a.prj
MIG: 15:05:01 : Component_Name: design_1_mig_1_0
MIG: 15:05:01 : Moving design_1_mig_1_0_xmdf.tcl ...
MIG: 15:05:01 : Moving design_1_mig_1_0 ...
MIG: 15:05:01 : Moving design_1_mig_1_0.veo ...
MIG: 15:05:01 : XGUI hdlLanguage: Verilog
MIG: 15:05:01 : xgui vivado_mode: xpg_bd
MIG: 15:05:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:05:01 : Reading /export/thishost/scratch/sabbagh/vivado/xapp742/vdma_ref_design/HW/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0_mig.v ...
MIG: 15:05:02 : 
MIG: 15:05:02 : Inside fn mem: DDR3
MIG: 15:05:02 : QDRII+ Inside fn ui: 100000000
MIG: 15:05:02 : 
MIG: 15:05:02 : 
MIG: 15:05:02 : 
MIG: 15:05:02 : 
MIG: 15:05:02 :  polarity_value: 0
MIG: 15:05:02 : 
MIG: 15:05:02 : 
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:05:02 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:05:02 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:05:02 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:05:02 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:05:02 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: ECC ==> OFF
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:05:02 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:05:02 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:05:02 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:05:02 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:05:02 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:05:02 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:05:02 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:05:02 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 15:05:02 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:05:02 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:05:02 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:05:02 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:05:02 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:05:02 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:05:02 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:05:02 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:05:02 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:05:02 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:05:02 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:05:02 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:05:02 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:05:02 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:05:02 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:05:02 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:05:02 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:05:02 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:05:02 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:05:02 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:05:02 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:05:02 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:05:02 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:05:02 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 15:05:02 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:05:02 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:05:02 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 15:05:02 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:05:02 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 15:05:02 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 15:05:02 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:05:02 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:05:02 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:05:02 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:05:02 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:05:02 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:05:02 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:05:02 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:05:02 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 15:05:02 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:05:02 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:05:02 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:05:02 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:05:02 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:05:02 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:05:02 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:05:02 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:05:02 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:05:02 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 15:05:02 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:05:02 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 15:05:02 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 15:05:02 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 15:05:02 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 15:05:02 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:05:02 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 15:05:02 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 15:05:02 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 15:05:02 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:05:02 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 15:05:02 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 15:05:02 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 15:05:02 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 15:05:02 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 15:05:02 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 15:05:02 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 15:05:02 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 15:05:02 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 15:05:02 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 15:05:02 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 15:05:02 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:05:02 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:05:02 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:05:02 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:05:02 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:05:02 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:05:02 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:05:02 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:05:02 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:05:02 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:05:02 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 15:05:02 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:05:02 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:05:02 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:05:02 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:05:02 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:05:02 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 15:05:02 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 15:05:02 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:05:02 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:05:02 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:05:02 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:05:02 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:05:02 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:05:02 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:05:02 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:05:02 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:05:02 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:05:02 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:05:02 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:05:02 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_1_0_IODELAY_MIG0"
MIG: 15:05:02 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_1_0_IODELAY_MIG1"
MIG: 15:05:02 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 15:05:02 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:05:02 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:05:02 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:05:02 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:05:02 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:05:02 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:05:02 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:05:02 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:05:02 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:05:02 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:05:02 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:05:02 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:05:02 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:05:02 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:05:02 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:05:02 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:05:02 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:05:02 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:05:02 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:05:02 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:05:02 : 
MIG: 15:05:02 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:05:02 : 
MIG: 15:05:02 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:05:02 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 15:05:02 : 
MIG: 15:05:02 : 
MIG: 15:05:02 : 
MIG: 15:05:02 : Same Interface
