

================================================================
== Vitis HLS Report for 'node6'
================================================================
* Date:           Wed Oct  2 17:52:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.589 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524307|   524307|  1.746 ms|  1.746 ms|  524307|  524307|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop14_loop15_loop16_loop17  |   524305|   524305|        19|          1|          1|  524288|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      460|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      153|    -|
|Register             |        -|     -|      900|      256|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       32|     5|     1361|     1145|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U79  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U80   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v51_U  |node23_v232_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |v52_U  |node23_v232_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    +-------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                           |       32|  0|   0|    0| 16384|   64|     2|       524288|
    +-------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln147_1_fu_238_p2             |         +|   0|  0|  27|          20|           1|
    |add_ln147_fu_329_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln148_1_fu_288_p2             |         +|   0|  0|  25|          18|           1|
    |add_ln148_fu_359_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln149_1_fu_274_p2             |         +|   0|  0|  19|          12|           1|
    |add_ln149_fu_400_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln150_fu_488_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln159_1_fu_531_p2             |         +|   0|  0|  20|          13|          13|
    |add_ln159_fu_454_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln172_1_fu_543_p2             |         +|   0|  0|  20|          13|          13|
    |add_ln172_fu_444_p2               |         +|   0|  0|  16|           9|           9|
    |and_ln147_1_fu_262_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln147_fu_382_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln148_fu_387_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6  |       and|   0|  0|   2|           1|           1|
    |ap_condition_341                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_361                  |       and|   0|  0|   2|           1|           1|
    |cmp24_fu_460_p2                   |      icmp|   0|  0|  14|           7|           1|
    |cmp45_fu_466_p2                   |      icmp|   0|  0|  14|           7|           1|
    |cmp66_fu_476_p2                   |      icmp|   0|  0|  13|           6|           2|
    |icmp_ln147_fu_232_p2              |      icmp|   0|  0|  28|          20|          21|
    |icmp_ln148_fu_244_p2              |      icmp|   0|  0|  25|          18|          17|
    |icmp_ln149_fu_256_p2              |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln150_fu_342_p2              |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln153_fu_482_p2              |      icmp|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |or_ln148_1_fu_377_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln148_fu_268_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln149_1_fu_411_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln149_fu_406_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln147_1_fu_348_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln147_fu_335_p3            |    select|   0|  0|   7|           1|           1|
    |select_ln148_1_fu_393_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln148_2_fu_294_p3          |    select|   0|  0|  18|           1|           1|
    |select_ln148_fu_365_p3            |    select|   0|  0|   7|           1|           1|
    |select_ln149_1_fu_424_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln149_2_fu_280_p3          |    select|   0|  0|  12|           1|           1|
    |select_ln149_fu_416_p3            |    select|   0|  0|   5|           1|           1|
    |v62_fu_567_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_250_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln148_fu_372_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 460|         220|         152|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   18|         36|
    |ap_sig_allocacmp_indvar_flatten36_load  |   9|          2|   20|         40|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   12|         24|
    |ap_sig_allocacmp_v54_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v55_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v56_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v57_load               |   9|          2|    5|         10|
    |indvar_flatten13_fu_94                  |   9|          2|   18|         36|
    |indvar_flatten36_fu_102                 |   9|          2|   20|         40|
    |indvar_flatten_fu_86                    |   9|          2|   12|         24|
    |v275_blk_n                              |   9|          2|    1|          2|
    |v54_fu_98                               |   9|          2|    4|          8|
    |v55_fu_90                               |   9|          2|    7|         14|
    |v56_fu_82                               |   9|          2|    7|         14|
    |v57_fu_78                               |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 153|         34|  149|        298|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln159_reg_672                                 |   9|   0|    9|          0|
    |add_ln172_1_reg_699                               |  13|   0|   13|          0|
    |add_ln172_reg_667                                 |   9|   0|    9|          0|
    |and_ln147_1_reg_651                               |   1|   0|    1|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |cmp24_reg_677                                     |   1|   0|    1|          0|
    |cmp45_reg_681                                     |   1|   0|    1|          0|
    |cmp66_reg_686                                     |   1|   0|    1|          0|
    |empty_fu_106                                      |  32|   0|   32|          0|
    |icmp_ln148_reg_633                                |   1|   0|    1|          0|
    |icmp_ln149_reg_646                                |   1|   0|    1|          0|
    |icmp_ln153_reg_690                                |   1|   0|    1|          0|
    |indvar_flatten13_fu_94                            |  18|   0|   18|          0|
    |indvar_flatten36_fu_102                           |  20|   0|   20|          0|
    |indvar_flatten_fu_86                              |  12|   0|   12|          0|
    |or_ln148_reg_657                                  |   1|   0|    1|          0|
    |select_ln149_reg_662                              |   5|   0|    5|          0|
    |v49_addr_reg_725                                  |  13|   0|   13|          0|
    |v51_addr_reg_730                                  |  13|   0|   13|          0|
    |v52_addr_reg_704                                  |  13|   0|   13|          0|
    |v54_fu_98                                         |   4|   0|    4|          0|
    |v55_fu_90                                         |   7|   0|    7|          0|
    |v56_fu_82                                         |   7|   0|    7|          0|
    |v57_fu_78                                         |   5|   0|    5|          0|
    |v60_reg_710                                       |  32|   0|   32|          0|
    |v61_reg_715                                       |  32|   0|   32|          0|
    |v62_reg_736                                       |  32|   0|   32|          0|
    |v63_reg_741                                       |  32|   0|   32|          0|
    |v64_reg_746                                       |  32|   0|   32|          0|
    |xor_ln147_reg_641                                 |   1|   0|    1|          0|
    |add_ln172_1_reg_699                               |  64|  32|   13|          0|
    |cmp24_reg_677                                     |  64|  32|    1|          0|
    |cmp45_reg_681                                     |  64|  32|    1|          0|
    |cmp66_reg_686                                     |  64|  32|    1|          0|
    |icmp_ln153_reg_690                                |  64|  32|    1|          0|
    |v49_addr_reg_725                                  |  64|  32|   13|          0|
    |v51_addr_reg_730                                  |  64|  32|   13|          0|
    |v52_addr_reg_704                                  |  64|  32|   13|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 900| 256|  444|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node6|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node6|  return value|
|v275_dout            |   in|   32|     ap_fifo|          v275|       pointer|
|v275_num_data_valid  |   in|   16|     ap_fifo|          v275|       pointer|
|v275_fifo_cap        |   in|   16|     ap_fifo|          v275|       pointer|
|v275_empty_n         |   in|    1|     ap_fifo|          v275|       pointer|
|v275_read            |  out|    1|     ap_fifo|          v275|       pointer|
|v48_address0         |  out|   13|   ap_memory|           v48|         array|
|v48_ce0              |  out|    1|   ap_memory|           v48|         array|
|v48_q0               |   in|   32|   ap_memory|           v48|         array|
|v49_address0         |  out|   13|   ap_memory|           v49|         array|
|v49_ce0              |  out|    1|   ap_memory|           v49|         array|
|v49_we0              |  out|    1|   ap_memory|           v49|         array|
|v49_d0               |  out|   32|   ap_memory|           v49|         array|
+---------------------+-----+-----+------------+--------------+--------------+

