$date
	Mon Feb 20 20:28:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module gray_inc_tb $end
$var wire 5 ! gray [4:0] $end
$var parameter 32 " INC $end
$var parameter 32 # SIZE $end
$var reg 1 $ clk $end
$var reg 1 % rst_n $end
$scope module g1 $end
$var wire 1 $ clk $end
$var wire 1 % rst_n $end
$var parameter 32 & INC $end
$var parameter 32 ' SIZE $end
$var reg 5 ( bin [4:0] $end
$var reg 5 ) gray [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 '
b1 &
b101 #
b1 "
$end
#0
$dumpvars
b0 )
b0 (
0%
0$
b0 !
$end
#100
1$
#200
0$
#250
1%
#300
b1 !
b1 )
b1 (
1$
#400
0$
#500
b11 !
b11 )
b10 (
1$
#600
0$
#700
b10 !
b10 )
b11 (
1$
#800
0$
#900
b110 !
b110 )
b100 (
1$
#1000
0$
#1100
b111 !
b111 )
b101 (
1$
#1200
0$
#1300
b101 !
b101 )
b110 (
1$
#1400
0$
#1500
b100 !
b100 )
b111 (
1$
#1600
0$
#1700
b1100 !
b1100 )
b1000 (
1$
#1800
0$
#1900
b1101 !
b1101 )
b1001 (
1$
#2000
0$
#2100
b1111 !
b1111 )
b1010 (
1$
#2200
0$
#2300
b1110 !
b1110 )
b1011 (
1$
#2400
0$
#2500
b1010 !
b1010 )
b1100 (
1$
#2600
0$
#2700
b1011 !
b1011 )
b1101 (
1$
#2800
0$
#2900
b1001 !
b1001 )
b1110 (
1$
#3000
0$
#3100
b1000 !
b1000 )
b1111 (
1$
#3200
0$
#3300
b11000 !
b11000 )
b10000 (
1$
#3400
0$
#3500
b11001 !
b11001 )
b10001 (
1$
#3600
0$
#3700
b11011 !
b11011 )
b10010 (
1$
#3800
0$
#3900
b11010 !
b11010 )
b10011 (
1$
#4000
0$
#4100
b11110 !
b11110 )
b10100 (
1$
#4200
0$
#4300
b11111 !
b11111 )
b10101 (
1$
#4400
0$
#4500
b11101 !
b11101 )
b10110 (
1$
#4600
0$
#4700
b11100 !
b11100 )
b10111 (
1$
#4800
0$
#4900
b10100 !
b10100 )
b11000 (
1$
#5000
0$
#5100
b10101 !
b10101 )
b11001 (
1$
#5200
0$
#5300
b10111 !
b10111 )
b11010 (
1$
#5400
0$
#5500
b10110 !
b10110 )
b11011 (
1$
#5600
0$
#5700
b10010 !
b10010 )
b11100 (
1$
#5800
0$
#5900
b10011 !
b10011 )
b11101 (
1$
#6000
0$
#6100
b10001 !
b10001 )
b11110 (
1$
#6200
0$
#6300
b10000 !
b10000 )
b11111 (
1$
#6400
0$
#6500
b0 !
b0 )
b0 (
1$
#6600
0$
#6700
b1 !
b1 )
b1 (
1$
#6800
0$
#6900
b11 !
b11 )
b10 (
1$
#7000
0$
#7100
b10 !
b10 )
b11 (
1$
#7200
0$
#7300
b110 !
b110 )
b100 (
1$
#7400
0$
#7500
b111 !
b111 )
b101 (
1$
#7600
0$
#7700
b101 !
b101 )
b110 (
1$
#7800
0$
#7900
b100 !
b100 )
b111 (
1$
#8000
0$
#8100
b1100 !
b1100 )
b1000 (
1$
#8200
0$
#8300
b1101 !
b1101 )
b1001 (
1$
#8400
0$
#8500
b1111 !
b1111 )
b1010 (
1$
#8600
0$
#8700
b1110 !
b1110 )
b1011 (
1$
#8800
0$
#8900
b1010 !
b1010 )
b1100 (
1$
#9000
0$
#9100
b1011 !
b1011 )
b1101 (
1$
#9200
0$
#9300
b1001 !
b1001 )
b1110 (
1$
#9400
0$
#9500
b1000 !
b1000 )
b1111 (
1$
#9600
0$
#9700
b11000 !
b11000 )
b10000 (
1$
#9800
0$
#9900
b11001 !
b11001 )
b10001 (
1$
#10000
0$
#10100
b11011 !
b11011 )
b10010 (
1$
#10200
0$
#10250
