vendor_name = ModelSim
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/enderecoRetorno.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/somaConstante.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/somadorGenerico.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/ULASomaSub.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/ROM.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/registradorHEX.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/registradorGenerico.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/registradorBit.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/muxGenerico4x2.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/muxGenerico2x1.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/memoriaDados.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/logicaDesvio.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/flagComparacao.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/edgeDetector.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/Decoder3x8.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/Decoder.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/DebMemKey0.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/CPU.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/conversorHex7Seg.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/bufferTreeState.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/bufferThreeStateBit.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/Aula8_mem.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/Waveform.vwf
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/Aula8_parte2.vwf
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/Waveform1.vwf
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/Waveform2.vwf
source_file = 1, /home/antonio/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/antonio/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/antonio/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/antonio/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/antonio/Desktop/6_semestre/descomp/aula8_mem/db/Aula8_mem.cbx.xml
design_name = Aula8_mem
instance = comp, \LEDR[0]~output\, LEDR[0]~output, Aula8_mem, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, Aula8_mem, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, Aula8_mem, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, Aula8_mem, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, Aula8_mem, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, Aula8_mem, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, Aula8_mem, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, Aula8_mem, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, Aula8_mem, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, Aula8_mem, 1
instance = comp, \saida_ROM[0]~output\, saida_ROM[0]~output, Aula8_mem, 1
instance = comp, \saida_ROM[1]~output\, saida_ROM[1]~output, Aula8_mem, 1
instance = comp, \saida_ROM[2]~output\, saida_ROM[2]~output, Aula8_mem, 1
instance = comp, \saida_ROM[3]~output\, saida_ROM[3]~output, Aula8_mem, 1
instance = comp, \saida_ROM[4]~output\, saida_ROM[4]~output, Aula8_mem, 1
instance = comp, \saida_ROM[5]~output\, saida_ROM[5]~output, Aula8_mem, 1
instance = comp, \saida_ROM[6]~output\, saida_ROM[6]~output, Aula8_mem, 1
instance = comp, \saida_ROM[7]~output\, saida_ROM[7]~output, Aula8_mem, 1
instance = comp, \saida_ROM[8]~output\, saida_ROM[8]~output, Aula8_mem, 1
instance = comp, \saida_ROM[9]~output\, saida_ROM[9]~output, Aula8_mem, 1
instance = comp, \saida_ROM[10]~output\, saida_ROM[10]~output, Aula8_mem, 1
instance = comp, \saida_ROM[11]~output\, saida_ROM[11]~output, Aula8_mem, 1
instance = comp, \saida_ROM[12]~output\, saida_ROM[12]~output, Aula8_mem, 1
instance = comp, \saida_RAM[0]~output\, saida_RAM[0]~output, Aula8_mem, 1
instance = comp, \saida_RAM[1]~output\, saida_RAM[1]~output, Aula8_mem, 1
instance = comp, \saida_RAM[2]~output\, saida_RAM[2]~output, Aula8_mem, 1
instance = comp, \saida_RAM[3]~output\, saida_RAM[3]~output, Aula8_mem, 1
instance = comp, \saida_RAM[4]~output\, saida_RAM[4]~output, Aula8_mem, 1
instance = comp, \saida_RAM[5]~output\, saida_RAM[5]~output, Aula8_mem, 1
instance = comp, \saida_RAM[6]~output\, saida_RAM[6]~output, Aula8_mem, 1
instance = comp, \saida_RAM[7]~output\, saida_RAM[7]~output, Aula8_mem, 1
instance = comp, \Teste_Endereco[0]~output\, Teste_Endereco[0]~output, Aula8_mem, 1
instance = comp, \Teste_Endereco[1]~output\, Teste_Endereco[1]~output, Aula8_mem, 1
instance = comp, \Teste_Endereco[2]~output\, Teste_Endereco[2]~output, Aula8_mem, 1
instance = comp, \Teste_Endereco[3]~output\, Teste_Endereco[3]~output, Aula8_mem, 1
instance = comp, \Teste_Endereco[4]~output\, Teste_Endereco[4]~output, Aula8_mem, 1
instance = comp, \Teste_Endereco[5]~output\, Teste_Endereco[5]~output, Aula8_mem, 1
instance = comp, \Teste_Endereco[6]~output\, Teste_Endereco[6]~output, Aula8_mem, 1
instance = comp, \Teste_Endereco[7]~output\, Teste_Endereco[7]~output, Aula8_mem, 1
instance = comp, \Teste_Endereco[8]~output\, Teste_Endereco[8]~output, Aula8_mem, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, Aula8_mem, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, Aula8_mem, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, Aula8_mem, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, Aula8_mem, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, Aula8_mem, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, Aula8_mem, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, Aula8_mem, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, Aula8_mem, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, Aula8_mem, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, Aula8_mem, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, Aula8_mem, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, Aula8_mem, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, Aula8_mem, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, Aula8_mem, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, Aula8_mem, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, Aula8_mem, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, Aula8_mem, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, Aula8_mem, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, Aula8_mem, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, Aula8_mem, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, Aula8_mem, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, Aula8_mem, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, Aula8_mem, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, Aula8_mem, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, Aula8_mem, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, Aula8_mem, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, Aula8_mem, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, Aula8_mem, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, Aula8_mem, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, Aula8_mem, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, Aula8_mem, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, Aula8_mem, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, Aula8_mem, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, Aula8_mem, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, Aula8_mem, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, Aula8_mem, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, Aula8_mem, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, Aula8_mem, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, Aula8_mem, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, Aula8_mem, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, Aula8_mem, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, Aula8_mem, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, Aula8_mem, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, Aula8_mem, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, Aula8_mem, 1
instance = comp, \SW[7]~input\, SW[7]~input, Aula8_mem, 1
instance = comp, \SW[6]~input\, SW[6]~input, Aula8_mem, 1
instance = comp, \SW[5]~input\, SW[5]~input, Aula8_mem, 1
instance = comp, \SW[4]~input\, SW[4]~input, Aula8_mem, 1
instance = comp, \SW[3]~input\, SW[3]~input, Aula8_mem, 1
instance = comp, \SW[2]~input\, SW[2]~input, Aula8_mem, 1
instance = comp, \SW[1]~input\, SW[1]~input, Aula8_mem, 1
instance = comp, \SW[0]~input\, SW[0]~input, Aula8_mem, 1
instance = comp, \SW[8]~input\, SW[8]~input, Aula8_mem, 1
instance = comp, \SW[9]~input\, SW[9]~input, Aula8_mem, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, Aula8_mem, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, Aula8_mem, 1
instance = comp, \FPGA_RESET~input\, FPGA_RESET~input, Aula8_mem, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Aula8_mem, 1
