<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='151' ll='283'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='160'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='189' c='_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='194' c='_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='198'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='211' c='_ZNK4llvm15CodeGenRegister18getExplicitAliasesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='261'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='270'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='273'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='280'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='285' c='_ZN4llvmltERKNS_15CodeGenRegisterES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='285' c='_ZN4llvmltERKNS_15CodeGenRegisterES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='289' c='_ZN4llvmeqERKNS_15CodeGenRegisterES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='289' c='_ZN4llvmeqERKNS_15CodeGenRegisterES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='366' c='_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='493'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='506' c='_ZNK4llvm7RegUnit8getRootsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='545'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='546'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='547'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='651' c='_ZNK4llvm14CodeGenRegBank12getRegistersEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='655' c='_ZNK4llvm14CodeGenRegBank18getRegistersByNameEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='660' c='_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='663' c='_ZNK4llvm14CodeGenRegBank11getRegIndexEPKNS_15CodeGenRegisterE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='682' c='_ZN4llvm14CodeGenRegBank10newRegUnitEPNS_15CodeGenRegisterES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='682' c='_ZN4llvm14CodeGenRegBank10newRegUnitEPNS_15CodeGenRegisterES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenTarget.h' l='119' c='_ZNK4llvm13CodeGenTarget17getRegisterByNameENS_9StringRefE'/>
<use f='llvm/llvm/utils/TableGen/AsmMatcherEmitter.cpp' l='894' c='_ZL37extractSingletonRegisterForAsmOperandRN12_GLOBAL__N_113MatchableInfo10AsmOperandERKNS_14AsmMatcherInfoEN4llvm9StringRefE'/>
<use f='llvm/llvm/utils/TableGen/AsmMatcherEmitter.cpp' l='903' c='_ZL37extractSingletonRegisterForAsmOperandRN12_GLOBAL__N_113MatchableInfo10AsmOperandERKNS_14AsmMatcherInfoEN4llvm9StringRefE'/>
<use f='llvm/llvm/utils/TableGen/AsmMatcherEmitter.cpp' l='1234' c='_ZN12_GLOBAL__N_114AsmMatcherInfo20buildRegisterClassesERN4llvm15SmallPtrSetImplIPNS1_6RecordEEE'/>
<use f='llvm/llvm/utils/TableGen/AsmMatcherEmitter.cpp' l='2597' c='_ZL21emitMatchRegisterNameRN4llvm13CodeGenTargetEPNS_6RecordERNS_11raw_ostreamE'/>
<use f='llvm/llvm/utils/TableGen/AsmMatcherEmitter.cpp' l='2622' c='_ZL24emitMatchRegisterAltNameRN4llvm13CodeGenTargetEPNS_6RecordERNS_11raw_ostreamE'/>
<size>600</size>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='150'>/// CodeGenRegister - Represents a register definition.</doc>
<mbr r='llvm::CodeGenRegister::TheDef' o='0' t='llvm::Record *'/>
<mbr r='llvm::CodeGenRegister::EnumValue' o='64' t='unsigned int'/>
<mbr r='llvm::CodeGenRegister::CostPerUse' o='96' t='unsigned int'/>
<mbr r='llvm::CodeGenRegister::CoveredBySubRegs' o='128' t='bool'/>
<mbr r='llvm::CodeGenRegister::HasDisjunctSubRegs' o='136' t='bool'/>
<mbr r='llvm::CodeGenRegister::Artificial' o='144' t='bool'/>
<fun r='_ZN4llvm15CodeGenRegisterC1EPNS_6RecordEj'/>
<fun r='_ZNK4llvm15CodeGenRegister7getNameEv'/>
<fun r='_ZN4llvm15CodeGenRegister16buildObjectGraphERNS_14CodeGenRegBankE'/>
<fun r='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<fun r='_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE'/>
<fun r='_ZN4llvm15CodeGenRegister16computeSuperRegsERNS_14CodeGenRegBankE'/>
<fun r='_ZNK4llvm15CodeGenRegister10getSubRegsEv'/>
<fun r='_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE'/>
<fun r='_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_'/>
<fun r='_ZNK4llvm15CodeGenRegister12getSuperRegsEv'/>
<fun r='_ZNK4llvm15CodeGenRegister18getExplicitAliasesEv'/>
<fun r='_ZNK4llvm15CodeGenRegister10getTopoSigEv'/>
<mbr r='llvm::CodeGenRegister::NativeRegUnits' o='192' t='llvm::CodeGenRegister::RegUnitList'/>
<fun r='_ZNK4llvm15CodeGenRegister11getRegUnitsEv'/>
<fun r='_ZNK4llvm15CodeGenRegister19getRegUnitLaneMasksEv'/>
<fun r='_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv'/>
<fun r='_ZN4llvm15CodeGenRegister19setRegUnitLaneMasksERKNS_11SmallVectorINS_11LaneBitmaskELj16EEE'/>
<fun r='_ZN4llvm15CodeGenRegister15inheritRegUnitsERNS_14CodeGenRegBankE'/>
<fun r='_ZN4llvm15CodeGenRegister12adoptRegUnitEj'/>
<fun r='_ZNK4llvm15CodeGenRegister9getWeightERKNS_14CodeGenRegBankE'/>
<mbr r='llvm::CodeGenRegister::SubRegsComplete' o='448' t='bool'/>
<mbr r='llvm::CodeGenRegister::SuperRegsComplete' o='456' t='bool'/>
<mbr r='llvm::CodeGenRegister::TopoSig' o='480' t='unsigned int'/>
<mbr r='llvm::CodeGenRegister::ExplicitSubRegIndices' o='512' t='SmallVector&lt;llvm::CodeGenSubRegIndex *, 8&gt;'/>
<mbr r='llvm::CodeGenRegister::ExplicitSubRegs' o='1152' t='SmallVector&lt;llvm::CodeGenRegister *, 8&gt;'/>
<mbr r='llvm::CodeGenRegister::ExplicitAliases' o='1792' t='SmallVector&lt;llvm::CodeGenRegister *, 8&gt;'/>
<mbr r='llvm::CodeGenRegister::LeadingSuperRegs' o='2432' t='llvm::CodeGenRegister::SuperRegList'/>
<mbr r='llvm::CodeGenRegister::SubRegs' o='2624' t='llvm::CodeGenRegister::SubRegMap'/>
<mbr r='llvm::CodeGenRegister::SuperRegs' o='3008' t='llvm::CodeGenRegister::SuperRegList'/>
<mbr r='llvm::CodeGenRegister::SubReg2Idx' o='3200' t='DenseMap&lt;const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *&gt;'/>
<mbr r='llvm::CodeGenRegister::RegUnits' o='3392' t='llvm::CodeGenRegister::RegUnitList'/>
<mbr r='llvm::CodeGenRegister::RegUnitLaneMasks' o='3648' t='llvm::CodeGenRegister::RegUnitLaneMaskList'/>
<use f='llvm/llvm/utils/TableGen/AsmWriterEmitter.cpp' l='551' c='_ZL22emitRegisterNameStringRN4llvm11raw_ostreamENS_9StringRefERKSt5dequeINS_15CodeGenRegisterESaIS4_EE'/>
<size>600</size>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='193' c='_ZN4llvm15CodeGenRegister16buildObjectGraphERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='226' c='_ZNK12_GLOBAL__N_115RegUnitIterator6getRegEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='258' c='_ZN4llvm15CodeGenRegister15inheritRegUnitsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='277' c='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='290' c='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='294' c='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='312' c='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='350' c='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='390' c='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='414' c='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='428' c='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='468' c='_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='469' c='_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='477' c='_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='483' c='_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='483' c='_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='497' c='_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='517' c='_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='533' c='_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='576' c='_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='580' c='_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='765' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='779' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='855' c='_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1188' c='_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1243' c='_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1244' c='_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1339' c='_ZN4llvm14CodeGenRegBank17computeCompositesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1339' c='_ZN4llvm14CodeGenRegBank17computeCompositesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1345' c='_ZN4llvm14CodeGenRegBank17computeCompositesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1347' c='_ZN4llvm14CodeGenRegBank17computeCompositesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1358' c='_ZN4llvm14CodeGenRegBank17computeCompositesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1358' c='_ZN4llvm14CodeGenRegBank17computeCompositesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1373' c='_ZN4llvm14CodeGenRegBank17computeCompositesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1373' c='_ZN4llvm14CodeGenRegBank17computeCompositesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1402' c='_ZN4llvm14CodeGenRegBank17computeCompositesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1411' c='_ZN4llvm14CodeGenRegBank17computeCompositesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1646' c='_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1668' c='_ZL18computeUberWeightsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERN4llvm14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1718' c='_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2069' c='_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2075' c='_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2115' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2238' c='_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2239' c='_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2254' c='_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2350' c='_ZN4llvm14CodeGenRegBank22getRegClassForRegisterEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2391' c='_ZN4llvm14CodeGenRegBank22getMinimalPhysRegClassEPNS_6RecordEPNS_17ValueTypeByHwModeE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2404' c='_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2408' c='_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2419' c='_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE'/>
<size>600</size>
<fun r='_ZN4llvm15CodeGenRegisterC1EPNS_6RecordEj'/>
<fun r='_ZN4llvm15CodeGenRegister16buildObjectGraphERNS_14CodeGenRegBankE'/>
<fun r='_ZNK4llvm15CodeGenRegister7getNameEv'/>
<fun r='_ZN4llvm15CodeGenRegister15inheritRegUnitsERNS_14CodeGenRegBankE'/>
<fun r='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<fun r='_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE'/>
<fun r='_ZN4llvm15CodeGenRegister16computeSuperRegsERNS_14CodeGenRegBankE'/>
<fun r='_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE'/>
<fun r='_ZNK4llvm15CodeGenRegister9getWeightERKNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenTarget.cpp' l='397' c='_ZNK4llvm13CodeGenTarget17getRegisterByNameENS_9StringRefE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenTarget.cpp' l='403' c='_ZNK4llvm13CodeGenTarget14getRegisterVTsEPNS_6RecordE'/>
<size>600</size>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcher.h' l='865'/>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcher.h' l='868' c='_ZN4llvm19EmitRegisterMatcherC1EPKNS_15CodeGenRegisterENS_3MVT15SimpleValueTypeE'/>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcher.h' l='871' c='_ZNK4llvm19EmitRegisterMatcher6getRegEv'/>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcher.h' l='941'/>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcher.h' l='945' c='_ZN4llvm20EmitCopyToRegMatcherC1EjPKNS_15CodeGenRegisterE'/>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcher.h' l='949' c='_ZNK4llvm20EmitCopyToRegMatcher14getDestPhysRegEv'/>
<size>600</size>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcherEmitter.cpp' l='674' c='_ZN12_GLOBAL__N_119MatcherTableEmitter11EmitMatcherEPKN4llvm7MatcherEjjRNS1_11raw_ostreamE'/>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcherEmitter.cpp' l='719' c='_ZN12_GLOBAL__N_119MatcherTableEmitter11EmitMatcherEPKN4llvm7MatcherEjjRNS1_11raw_ostreamE'/>
<size>600</size>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcherGen.cpp' l='27' c='_ZL20getRegisterValueTypePN4llvm6RecordERKNS_13CodeGenTargetE'/>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcherGen.cpp' l='685' c='_ZN12_GLOBAL__N_110MatcherGen23EmitResultLeafAsOperandEPKN4llvm15TreePatternNodeERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcherGen.cpp' l='897' c='_ZN12_GLOBAL__N_110MatcherGen30EmitResultInstructionAsOperandEPKN4llvm15TreePatternNodeERNS1_15SmallVectorImplIjEE'/>
<size>600</size>
<use f='llvm/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp' l='146' c='_ZN12_GLOBAL__N_124RISCVCompressInstEmitter16validateRegisterEPN4llvm6RecordES3_'/>
<size>600</size>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='86' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter14EmitRegMappingERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='89' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='384' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter20EmitRegMappingTablesERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='517' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter14EmitRegMappingERN4llvm11raw_ostreamERKSt5dequeINS1_15CodeGenRegisterESaIS5_EEb'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='886' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='914' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='921' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1029' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1655' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1680' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1685' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
<size>600</size>
