# FPGA files to ignore
doc/
ip/
outflow/
sim/
work_pnr/
work_pt/
work_syn/
*.py