{"vcs1":{"timestamp_begin":1696247628.435952179, "rt":16.35, "ut":14.45, "st":0.75}}
{"vcselab":{"timestamp_begin":1696247644.883695632, "rt":1.73, "ut":0.46, "st":0.16}}
{"link":{"timestamp_begin":1696247646.686548699, "rt":0.51, "ut":0.29, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696247627.574235937}
{"VCS_COMP_START_TIME": 1696247627.574235937}
{"VCS_COMP_END_TIME": 1696247647.374598528}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390376}}
{"stitch_vcselab": {"peak_mem": 227828}}
