blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
result_mem.v,verilog,xil_defaultlib,../../../../convplex.srcs/sources_1/ip/result_mem/sim/result_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
