

================================================================
== Vitis HLS Report for 'AXI_Real2Complex'
================================================================
* Date:           Thu May 23 18:45:21 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AXI_Real2Complex
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.823 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  5.140 us|  5.140 us|  515|  515|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |      512|      512|         2|          1|          1|   512|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      24|     96|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_70_p2                 |         +|   0|  0|  14|           9|           1|
    |icmp_ln26_fu_81_p2                |      icmp|   0|  0|  11|           9|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  31|          21|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_inc4_phi_fu_63_p4  |   9|          2|    9|         18|
    |in_data_V_TDATA_blk_n         |   9|          2|    1|          2|
    |inc4_reg_59                   |   9|          2|    9|         18|
    |out_data_V_TDATA_blk_n        |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  65|         14|   22|         46|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln26_reg_87          |  9|   0|    9|          0|
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln26_reg_97         |  1|   0|    1|          0|
    |inc4_reg_59              |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 24|   0|   24|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  AXI_Real2Complex|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|  AXI_Real2Complex|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  AXI_Real2Complex|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  AXI_Real2Complex|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  AXI_Real2Complex|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  AXI_Real2Complex|  return value|
|in_data_V_TDATA    |   in|   32|        axis|         in_data_V|       pointer|
|in_data_V_TVALID   |   in|    1|        axis|         in_data_V|       pointer|
|in_data_V_TREADY   |  out|    1|        axis|         in_data_V|       pointer|
|out_data_V_TDATA   |  out|   64|        axis|        out_data_V|       pointer|
|out_data_V_TVALID  |  out|    1|        axis|        out_data_V|       pointer|
|out_data_V_TREADY  |   in|    1|        axis|        out_data_V|       pointer|
+-------------------+-----+-----+------------+------------------+--------------+

