set ::env(PROJECT_NAME) fast_fourier_transform
set ::env(DESIGN_TOP) cf_fft_256_8
set ::env(DESIGN_DIR) "RTL_Benchmark/arithmetic/fast_fourier_transform/rtl"
set ::env(TOP_VERILOG) "RTL_Benchmark/arithmetic/fast_fourier_transform/rtl/cf_fft_256_8.v"
set ::env(CLOCK_PORT) clock_c
