# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1610 0.000512 4096 350 1260 34432 6.63622 156.34 209.809 372.841 372.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 6.4e-05 2048 240 5000 272896 44.2488 28.2849 3088.21 850.335 4011.21 4011.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 3.2e-05 2048 410 3990 558080 117.97 63.1448 5380.15 1857.16 7418.76 7419.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 900 0.000128 512 180 600 122880 7.49347 3.41142 45.1454 172.524 228.757 228.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1460 0.000128 512 340 420 132096 6.37683 3.40992 35.2475 104.661 149.851 149.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1470 0.000128 2048 360 1180 133632 18.1533 14.3704 370.847 419.434 822.909 823.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1610 0.000512 4096 350 1260 34416 6.64426 181.22 209.766 397.681 397.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 6.4e-05 2048 240 5000 272448 44.3654 28.3382 3695.2 838.227 4606.26 4606.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 3.2e-05 2048 410 3990 557568 118.121 63.1479 6365.68 1856.03 8403.29 8403.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 900 0.000128 512 180 600 122112 7.42781 3.4079 52.4316 176.791 240.242 240.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1460 0.000128 512 340 420 132480 6.36813 3.42016 40.8329 104.573 155.348 155.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1470 0.000128 2048 360 1180 133344 18.1924 14.3962 421.591 419.296 873.575 873.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1610 0.000512 4096 350 1260 34400 6.63043 188.279 209.536 404.495 404.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 6.4e-05 2048 240 5000 272640 44.2644 28.3257 3853.87 837.85 4764.45 4764.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 3.2e-05 2048 410 3990 558080 117.729 63.0067 6642.31 1854.31 8677.68 8677.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 900 0.000128 512 180 600 122880 7.53923 3.41555 55.0834 176.525 242.75 242.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1460 0.000128 512 340 420 133120 6.37693 3.41843 42.9843 104.923 157.863 157.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1470 0.000128 2048 360 1180 133440 18.1525 14.422 442.675 419.244 894.602 894.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1610 0.000512 4096 350 1260 34368 6.63485 175.682 209.412 391.781 391.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 6.4e-05 2048 240 5000 271872 44.2321 28.3071 3579.36 836.353 4488.38 4488.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 3.2e-05 2048 410 3990 556032 117.899 63.0286 6166.61 1854.67 8202.53 8202.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 900 0.000128 512 180 600 119808 7.46742 3.40131 49.9443 169.904 230.897 231.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1460 0.000128 512 340 420 132096 6.3305 3.40899 39.687 104.22 153.799 153.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1470 0.000128 2048 360 1180 133248 18.0946 14.3688 411.618 418.386 862.569 862.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1610 0.000512 4096 350 1260 34400 6.63453 178.038 209.658 394.383 394.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 6.4e-05 2048 240 5000 272000 44.4411 28.3914 3637.97 837.1 4548.05 4548.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 3.2e-05 2048 410 3990 556800 118.449 63.2277 6258.53 1854.46 8295.01 8295.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 900 0.000128 512 180 600 121600 7.40698 3.40406 51.2313 172.685 234.915 235.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1460 0.000128 512 340 420 131200 6.41379 3.41523 40.0267 104.291 154.304 154.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1470 0.000128 2048 360 1180 133200 18.2567 14.4594 416.376 418.766 867.965 868.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1610 0.000512 4096 350 1260 34384 6.63526 182.863 209.58 399.134 399.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 6.4e-05 2048 240 5000 272384 44.2622 28.4101 3727.01 836.403 4636.23 4636.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 3.2e-05 2048 410 3990 557312 117.478 62.8382 6405.74 1850.62 8437 8437.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 900 0.000128 512 180 600 121856 7.3977 3.39789 52.9681 170.506 234.453 234.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1460 0.000128 512 340 420 132608 6.3792 3.40995 41.6533 104.743 156.341 156.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1470 0.000128 2048 360 1180 133056 18.134 14.3629 425.723 418.432 876.76 876.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1610 0.000512 4096 350 1260 34320 6.62605 183.265 209.334 399.277 399.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 6.4e-05 2048 240 5000 272640 44.402 28.3341 3754.38 837.153 4664.41 4664.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 3.2e-05 2048 410 3990 556800 118.143 63.0919 6453.44 1855.19 8490.22 8490.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 900 0.000128 512 180 600 119040 7.5423 3.40016 52.0689 172.244 235.447 235.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1460 0.000128 512 340 420 132480 6.36672 3.42016 41.7406 104.516 156.202 156.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1470 0.000128 2048 360 1180 133440 18.1913 14.3749 429.336 418.808 880.818 880.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1610 0.000512 4096 350 1260 34304 6.62493 177.964 209.292 393.932 393.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 6.4e-05 2048 240 5000 272384 44.2416 28.2855 3635.36 838.021 4546.04 4546.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 3.2e-05 2048 410 3990 557056 118.056 63.476 6246.64 1857.34 8285.85 8286.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 900 0.000128 512 180 600 122880 7.48883 3.40554 52.0193 171.665 234.76 234.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1460 0.000128 512 340 420 131072 6.41322 3.4089 39.9868 104.813 154.777 154.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1470 0.000128 2048 360 1180 133120 18.0953 14.4413 414.633 417.987 865.261 865.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1610 0.000512 4096 350 1260 34176 6.61485 178.768 209.146 394.58 394.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 6.4e-05 2048 240 5000 271872 44.222 28.2868 3653.54 837.632 4563.83 4563.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 3.2e-05 2048 410 3990 556032 118.03 63.01 6288.14 1856.67 8326.19 8326.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 900 0.000128 512 180 600 116736 7.65798 3.39594 49.6739 169.879 230.792 230.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1460 0.000128 512 340 420 129024 6.34605 3.39859 39.7848 103.373 153.063 153.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1470 0.000128 2048 360 1180 132864 18.1443 14.4307 417.179 423.158 873.014 873.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1610 0.000512 4096 350 1260 34200 6.62954 191.756 209.102 407.541 407.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 6.4e-05 2048 240 5000 272000 44.4031 28.3398 3916.91 837.291 4827.08 4827.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 3.2e-05 2048 410 3990 556800 118.165 63.2953 6743.19 1855.45 8780.43 8780.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 900 0.000128 512 180 600 121600 7.39587 3.4017 55.9004 171.872 238.75 238.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1460 0.000128 512 340 420 128000 6.41411 3.40352 42.2639 103.277 155.512 155.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1470 0.000128 2048 360 1180 132800 18.2173 14.3647 443.138 418.991 894.818 894.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1610 0.000512 4096 350 1260 34048 6.58842 223.35 208.603 438.595 438.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 6.4e-05 2048 240 5000 270336 44.2737 28.2999 4535.79 835.618 5444.12 5444.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 3.2e-05 2048 410 3990 552960 118.59 63.335 7773.72 1858.84 9814.82 9815.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 900 0.000128 512 180 600 122880 7.49917 3.41222 65.9653 175.266 252.331 252.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1460 0.000128 512 340 420 131072 6.4193 3.41299 50.9049 104.694 165.585 165.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1470 0.000128 2048 360 1180 133120 18.1048 14.3688 521.757 418.233 972.565 972.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1610 0.000512 4096 350 1260 34464 6.63766 160.827 209.808 377.327 377.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1280 6.4e-05 2048 240 4995 272896 44.2354 28.4104 3164.12 838.47 4075.38 4075.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1840 3.2e-05 2048 410 3990 558080 117.791 62.9587 5449.45 1856.12 7486.65 7486.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 900 0.000128 512 180 600 122880 7.47997 3.408 44.4415 175.081 230.592 230.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1460 0.000128 512 340 420 133120 6.36902 3.41187 34.313 104.978 149.224 149.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1470 0.000128 2048 360 1185 133376 18.1597 14.35 622.185 419.348 1074.15 1074.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1610 0.000512 4096 350 1260 34440 6.63059 157.237 209.72 373.637 373.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 6.4e-05 2048 240 4995 272960 44.4529 28.3585 3203.28 837.906 4114.13 4114.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1840 3.2e-05 2048 410 3990 558080 118.217 63.1137 5505.28 1854.61 7541.56 7541.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 900 0.000128 512 180 600 122880 7.55088 3.41907 45.008 173.874 230.039 230.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1460 0.000128 512 340 420 133120 6.39434 3.42368 34.9978 104.908 149.88 150.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1470 0.000128 2048 360 1185 133440 18.2339 14.4105 366.969 419.086 818.807 818.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1610 0.000512 4096 350 1260 34416 6.62701 155.748 209.649 372.074 372.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 6.4e-05 2048 240 4995 272640 44.278 28.4043 3176.52 838.216 4087.56 4087.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 3.2e-05 2048 410 3990 557568 117.951 63.0256 5460.66 1856.58 7498.55 7498.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 900 0.000128 512 180 600 122880 7.44557 3.41101 44.9356 175.691 231.666 231.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1460 0.000128 512 340 420 132864 6.3616 3.41379 34.6383 104.824 149.393 149.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1470 0.000128 2048 360 1185 133248 18.1643 14.3686 364.229 419.243 816.108 816.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1610 0.000512 4096 350 1260 34440 6.63642 159.781 209.809 376.28 376.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 6.4e-05 2048 240 4995 272832 44.405 28.4112 3256.37 838.366 4167.69 4167.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 3.2e-05 2048 410 3990 558208 118.036 63.0814 5609.74 1854.71 7645.88 7646.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 900 0.000128 512 180 600 123648 7.49731 3.41587 46.461 175.735 233.291 233.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1460 0.000128 512 340 420 132608 6.40314 3.41546 35.8679 104.819 150.655 150.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1470 0.000128 2048 360 1185 133280 18.2232 14.3626 375.644 419.546 827.878 827.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1610 0.000512 4096 350 1260 34432 6.64576 160.969 209.806 377.474 377.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 6.4e-05 2048 240 4995 272896 44.2655 28.3382 3190.91 838.536 4102.2 4102.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 3.2e-05 2048 410 3990 558080 117.868 63.1023 5555.19 1855.76 7592.24 7592.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 900 0.000128 512 180 600 122880 7.48899 3.40998 46.7934 174.467 232.349 232.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1460 0.000128 512 340 420 132096 6.37818 3.408 36.5501 104.651 151.147 151.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1470 0.000128 2048 360 1185 133376 18.1597 14.3784 382.897 419.436 834.976 835.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1610 0.000512 4096 350 1260 34416 6.64326 186.75 209.618 403.066 403.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 6.4e-05 2048 240 4995 272448 44.3535 28.416 3762.57 837.654 4673.13 4673.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 3.2e-05 2048 410 3990 557568 118.119 63.1615 6471.57 1854.66 8507.84 8508.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 900 0.000128 512 180 600 122112 7.42586 3.40992 53.8567 174.353 239.231 239.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1460 0.000128 512 340 420 132480 6.36778 3.42058 41.9031 105.959 157.806 157.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1470 0.000128 2048 360 1185 133344 18.1833 14.3627 431.959 424.206 888.855 888.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1610 0.000512 4096 350 1260 34400 6.6327 180.408 209.717 396.807 396.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 6.4e-05 2048 240 4995 272640 44.228 28.3138 3678.07 838.591 4589.34 4589.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 3.2e-05 2048 410 3990 558080 117.704 63.1617 6323.2 1874.24 8378.63 8378.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 900 0.000128 512 180 600 122880 7.52806 3.41786 52.8016 175.616 239.549 239.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1460 0.000128 512 340 420 133120 6.37901 3.41706 41.1548 105.003 156.111 156.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1470 0.000128 2048 360 1185 133440 18.1457 14.3793 422.343 419.478 874.449 874.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1610 0.000512 4096 350 1260 34368 6.63251 192.102 209.663 408.448 408.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 6.4e-05 2048 240 4995 271872 44.1691 28.2912 3900.48 837.359 4810.44 4810.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 3.2e-05 2048 410 3990 556032 117.76 62.9994 6703.26 1856.23 8740.56 8740.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 900 0.000128 512 180 600 119808 7.46934 3.39763 54.9878 172.49 238.527 238.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1460 0.000128 512 340 420 132096 6.33312 3.40378 43.6802 104.344 157.917 158.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1470 0.000128 2048 360 1185 132864 18.1043 14.487 448.068 418.88 899.64 899.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1610 0.000512 4096 350 1260 34400 6.632 190.879 209.787 407.349 407.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 6.4e-05 2048 240 4995 272800 44.3688 28.359 3890.98 836.963 4800.81 4800.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 3.2e-05 2048 410 3990 556800 118.217 63.082 6665.52 1854.52 8701.66 8701.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 900 0.000128 512 180 600 118400 7.58454 3.40566 54.0743 171.436 236.682 236.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1460 0.000128 512 340 420 131200 6.41181 3.41738 43.0785 104.268 157.332 157.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1470 0.000128 2048 360 1185 133200 18.2234 14.3763 445.333 418.688 896.722 896.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1610 0.000512 4096 350 1260 34384 6.63827 192.08 209.829 408.6 408.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 6.4e-05 2048 240 4995 272384 44.1896 28.4633 3915.59 837.393 4825.78 4825.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 3.2e-05 2048 410 3990 557312 117.458 62.8949 6730.81 1852.77 8764.24 8764.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 900 0.000128 512 180 600 121856 7.39696 3.40378 56.0867 174.484 241.554 241.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1460 0.000128 512 340 420 132608 6.37331 3.41242 43.8303 104.934 158.703 158.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1470 0.000128 2048 360 1185 133056 18.1189 14.352 449.203 418.917 900.694 900.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1610 0.000512 4096 350 1260 34320 6.62525 189.186 209.312 405.175 405.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 6.4e-05 2048 240 4995 272640 44.3621 28.3301 3856.22 837.08 4766.13 4766.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 3.2e-05 2048 410 3990 556800 118.054 63.102 6624.33 1858.61 8664.43 8664.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 900 0.000128 512 180 600 119040 7.54339 3.40115 53.6865 173.323 238.137 238.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1460 0.000128 512 340 420 132480 6.36477 3.4167 42.9866 104.514 157.439 157.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1470 0.000128 2048 360 1185 132960 18.196 14.3872 441.147 418.831 892.662 892.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1610 0.000512 4096 350 1260 34304 6.62282 181.896 209.322 397.891 397.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 6.4e-05 2048 240 4995 272384 44.2406 28.2779 3692.6 838.131 4603.38 4603.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 3.2e-05 2048 410 3990 557056 118.005 63.2943 6339.73 1857.67 8379.02 8379.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 900 0.000128 512 180 600 122880 7.49037 3.40992 53.2095 174.961 239.255 239.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1460 0.000128 512 340 420 131072 6.42006 3.40992 40.7218 104.618 155.329 155.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1470 0.000128 2048 360 1185 132608 18.1125 14.355 421.346 417.946 871.863 871.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1610 0.000512 4096 350 1260 34176 6.61235 210.622 209.105 426.393 426.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 6.4e-05 2048 240 4995 271872 44.1988 28.3443 4280.93 837.453 5191.06 5191.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 3.2e-05 2048 410 3990 556032 117.917 63.1171 7342.87 1856.48 9380.72 9380.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 900 0.000128 512 180 600 116736 7.65904 3.40125 59.159 173.585 243.993 244.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1460 0.000128 512 340 420 129024 6.34925 3.39658 47.0974 103.356 160.358 160.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1470 0.000128 2048 360 1185 132864 18.1225 14.3565 491.237 419.059 942.878 942.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1610 0.000512 4096 350 1260 34200 6.62467 211.938 209.276 427.886 427.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 6.4e-05 2048 240 4995 272000 44.3754 28.3246 4293.93 837.965 5204.73 5204.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 3.2e-05 2048 410 3990 556800 118.108 63.0916 7384.05 1856.48 9422.06 9422.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 900 0.000128 512 180 600 115200 7.76653 3.40323 58.8118 172.806 242.971 243.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1460 0.000128 512 340 420 128000 6.41162 3.40528 46.9017 103.359 160.234 160.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1470 0.000128 2048 360 1185 132800 18.1976 14.3741 491.373 419.408 943.453 943.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1610 0.000512 4096 350 1260 34048 6.5872 192.323 208.636 407.597 407.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 6.4e-05 2048 240 4995 270336 44.2591 28.2624 3908.66 835.739 4817.05 4817.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 3.2e-05 2048 410 3990 552960 118.582 63.1361 6701.46 1858.4 8741.9 8742.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 900 0.000128 512 180 600 122880 7.5015 3.41062 57.2825 174.569 242.948 243.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1460 0.000128 512 340 420 131072 6.42166 3.41014 43.9012 104.71 158.605 158.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1470 0.000128 2048 360 1185 132096 18.14 14.3412 448.384 418.288 899.258 899.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1610 0.000512 4096 350 1260 34464 6.63757 146.581 209.668 362.939 362.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 6.4e-05 2048 240 5000 272896 44.2311 28.3423 2999.06 837.906 3909.67 3909.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1840 3.2e-05 2048 410 4000 557568 117.854 62.98 5161.87 1855.73 7198.75 7198.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 900 0.000128 512 180 600 123904 7.416 3.4105 42.0379 174.808 227.856 227.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1460 0.000128 512 340 420 133120 6.36182 3.40966 32.8845 104.902 147.715 147.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1470 0.000128 2048 360 1180 133248 18.1724 14.348 593.653 419.075 1045.36 1045.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1610 0.000512 4096 350 1260 34440 6.63005 164.632 209.701 381.015 381.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 6.4e-05 2048 240 5000 272960 44.401 28.3879 3376.01 838.618 4287.56 4287.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1840 3.2e-05 2048 410 4000 557440 118.282 63.1851 5799.45 1857.15 7838.4 7838.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 900 0.000128 512 180 600 124160 7.4777 3.42016 48.1862 175.175 234.448 234.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1460 0.000128 512 340 420 133120 6.39258 3.41728 37.4684 104.966 152.399 152.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1470 0.000128 2048 360 1180 133280 18.2059 14.4034 387.646 419.33 839.691 839.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1610 0.000512 4096 350 1260 34416 6.63315 153.807 209.652 370.142 370.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 6.4e-05 2048 240 5000 272640 44.2563 28.3113 3135.82 838.234 4046.76 4046.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 3.2e-05 2048 410 4000 557568 117.901 63.049 5398.09 1856.46 7435.82 7436.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 900 0.000128 512 180 600 122880 7.45085 3.41066 44.2555 176.187 231.49 231.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1460 0.000128 512 340 420 132864 6.37142 3.41267 34.932 104.834 149.704 149.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1470 0.000128 2048 360 1180 133056 18.1555 14.3486 359.96 419.262 811.826 811.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1610 0.000512 4096 350 1260 34440 6.63587 156.699 209.836 373.223 373.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 6.4e-05 2048 240 5000 272832 44.4135 28.4508 3180.82 838.447 4092.27 4092.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 3.2e-05 2048 410 4000 557312 118.301 63.3373 5466.33 1857.32 7505.63 7505.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 900 0.000128 512 180 600 123648 7.50022 3.41606 45.7252 170.457 227.288 227.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1460 0.000128 512 340 420 132608 6.39984 3.41619 35.6812 104.829 150.482 150.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1470 0.000128 2048 360 1180 133056 18.2199 14.3553 366.929 423.925 823.536 823.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1610 0.000512 4096 350 1260 34432 6.63427 155.951 209.638 372.275 372.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 6.4e-05 2048 240 5000 272896 44.2184 28.3044 3080.09 837.864 3990.62 3990.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1840 3.2e-05 2048 410 4000 557056 118.132 63.0777 5374.95 1857.71 7414.19 7414.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 900 0.000128 512 180 600 122880 7.49059 3.41078 45.232 174.385 230.709 230.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1460 0.000128 512 340 420 132096 6.37587 3.41024 35.6685 104.576 150.188 150.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1470 0.000128 2048 360 1180 133120 18.1663 14.3949 371.451 419.09 823.21 823.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1610 0.000512 4096 350 1260 34416 6.64154 194.17 209.79 410.654 410.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 6.4e-05 2048 240 5000 272448 44.3316 28.3409 3949.11 838.324 4860.26 4860.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 3.2e-05 2048 410 4000 557568 117.971 63.102 6792.97 1856.02 8830.41 8830.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 900 0.000128 512 180 600 122112 7.42144 3.4103 56.4049 170.909 238.33 238.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1460 0.000128 512 340 420 132480 6.3705 3.42029 44.5533 104.584 159.084 159.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1470 0.000128 2048 360 1180 133056 18.1688 14.3873 451.705 419.341 903.707 903.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1610 0.000512 4096 350 1260 34272 6.6353 135.137 209.358 351.181 351.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 6.4e-05 2048 240 5000 271872 44.2578 28.3748 2735.68 838.348 3646.79 3646.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 3.2e-05 2048 410 4000 557568 117.659 63.025 4713.38 1856.25 6750.63 6750.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 900 0.000128 512 180 600 119808 7.35699 3.38483 38.8465 169.957 219.728 219.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1460 0.000128 512 340 420 131328 6.3231 3.40864 31.0413 103.835 144.766 144.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1470 0.000128 2048 360 1180 133056 18.1456 14.4036 315.021 419.448 767.121 767.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1610 0.000512 4096 350 1260 34400 6.68774 186.047 209.781 402.566 402.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 6.4e-05 2048 240 5000 272640 44.2036 28.4976 3819.59 838.583 4731.01 4731.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 3.2e-05 2048 410 4000 556800 118.264 63.1271 6563.17 1859.35 8604.23 8604.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 900 0.000128 512 180 600 122880 7.53197 3.41366 54.647 172.92 238.693 238.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1460 0.000128 512 340 420 133120 6.3712 3.41802 43.1572 105.006 158.11 158.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1470 0.000128 2048 360 1180 133120 18.1529 14.422 437.211 419.474 889.361 889.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1610 0.000512 4096 350 1260 34240 6.63142 130.455 209.149 346.284 346.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 6.4e-05 2048 240 5000 272640 44.1604 28.3177 2654.51 838.237 3565.37 3565.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 3.2e-05 2048 410 4000 555520 118.591 63.3724 4552.42 1861.89 6596.6 6596.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 900 0.000128 512 180 600 117760 7.58288 3.3951 36.9984 172.291 220.452 220.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1460 0.000128 512 340 420 130560 6.284 3.3959 29.9513 103.273 143.063 143.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1470 0.000128 2048 360 1180 132480 18.0529 14.3476 304.142 417.691 754.335 754.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1610 0.000512 4096 350 1260 34368 6.63594 175.297 209.663 391.65 391.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 6.4e-05 2048 240 5000 271872 44.2005 28.3185 3563.97 837.339 4473.97 4474.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 3.2e-05 2048 410 4000 556032 117.735 62.8958 6144.99 1861.37 8187.32 8187.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 900 0.000128 512 180 600 119808 7.44922 3.39645 49.8316 172.897 233.76 233.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1460 0.000128 512 340 420 132096 6.32902 3.40387 40.0881 104.341 154.324 154.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1470 0.000128 2048 360 1180 132864 18.0988 14.3735 409.396 418.881 860.852 860.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1610 0.000512 4096 350 1260 34176 6.62314 124.69 209.145 340.51 340.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 6.4e-05 2048 240 5000 271872 44.1632 28.3653 2533.69 837.64 3444 3444.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 3.2e-05 2048 410 4000 556032 117.996 62.9452 4372.18 1858.51 6411.96 6412.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 900 0.000128 512 180 600 116736 7.65923 3.77274 35.1941 171.852 218.663 218.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1460 0.000128 512 340 420 129024 6.34902 3.39594 28.3275 103.378 141.61 141.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1470 0.000128 2048 360 1180 132864 18.124 14.3462 292.089 419.144 743.802 743.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1610 0.000512 4096 350 1260 34400 6.62323 183.013 209.607 399.293 399.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 6.4e-05 2048 240 5000 272000 44.406 28.4161 3722.52 836.887 4632.37 4632.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 3.2e-05 2048 410 4000 556800 118.031 63.062 6404.57 1853.97 8439.96 8440.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 900 0.000128 512 180 600 121600 7.39418 3.40723 52.9604 173.11 237.061 237.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1460 0.000128 512 340 420 131200 6.40874 3.42026 41.706 104.264 155.956 156.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1470 0.000128 2048 360 1180 132800 18.2588 14.4181 426.956 418.742 878.48 878.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1610 0.000512 4096 350 1260 34200 6.62963 128.453 209.312 344.446 344.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 6.4e-05 2048 240 5000 272000 44.3555 28.3689 2614.76 838.135 3525.76 3525.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 3.2e-05 2048 410 4000 556800 118.104 63.1614 4497.08 1857.1 6535.77 6536.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 900 0.000128 512 180 600 121600 7.39437 3.40787 37.6364 170.058 218.684 218.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1460 0.000128 512 340 420 128000 6.40832 3.40378 28.9123 103.383 142.264 142.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1470 0.000128 2048 360 1180 132800 18.2047 14.4173 300.807 419.411 752.944 753.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1610 0.000512 4096 350 1260 34384 6.63139 234.177 209.835 450.694 450.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 6.4e-05 2048 240 5000 272384 44.2195 28.3168 4727.55 837.403 5637.63 5637.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 3.2e-05 2048 410 4000 555520 118.101 63.1232 8089.58 1857.7 10128.8 10129.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 900 0.000128 512 180 600 121856 7.3983 3.40294 67.7415 170.663 249.391 249.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1460 0.000128 512 340 420 132608 6.3775 3.4112 53.7902 104.864 168.6 168.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1470 0.000128 2048 360 1180 132608 18.1433 14.37 540.68 418.924 992.223 992.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1610 0.000512 4096 350 1260 34272 6.63734 152.143 209.807 368.639 368.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 6.4e-05 2048 240 5000 272384 44.1557 28.2849 3089.46 837.601 3999.64 3999.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 3.2e-05 2048 410 4000 555520 118.148 63.1153 5320.11 1857.98 7359.67 7359.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 900 0.000128 512 180 600 114688 7.48022 3.36691 42.5428 171.906 225.479 225.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1460 0.000128 512 340 420 129024 6.47302 3.39718 34.9744 103.73 148.732 148.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1470 0.000128 2048 360 1180 132608 18.1187 14.3648 355.612 419.175 807.374 807.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1610 0.000512 4096 350 1260 34320 6.63661 223.649 209.509 439.845 439.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 6.4e-05 2048 240 5000 272640 44.3386 28.354 4533.47 837.86 5444.17 5444.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 3.2e-05 2048 410 4000 556800 117.995 63.0984 7781.31 1856.28 9819.03 9819.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 900 0.000128 512 180 600 119040 7.54448 3.40163 63.7073 170.23 245.064 245.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1460 0.000128 512 340 420 132480 6.3736 3.42016 51.774 104.604 166.329 166.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1470 0.000128 2048 360 1180 132960 18.1889 14.3943 520.129 419.156 971.974 972.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1610 0.000512 4096 350 1260 34080 6.58611 150.827 208.862 366.325 366.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 6.4e-05 2048 240 5000 270720 44.2117 28.3727 3048.95 835.801 3957.47 3957.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 3.2e-05 2048 410 4000 552960 118.404 63.2142 5236.87 1856.72 7275.52 7275.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 900 0.000128 512 180 600 115200 7.74899 3.40429 41.8552 174.561 227.749 227.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1460 0.000128 512 340 420 130560 6.3023 3.4033 34.6015 103.394 147.857 147.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1470 0.000128 2048 360 1180 132480 18.1237 14.425 351.818 418.189 802.656 802.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1610 0.000512 4096 350 1260 34304 6.62528 216.981 209.281 432.941 433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 6.4e-05 2048 240 5000 272384 44.2132 28.3889 4410.72 837.997 5321.46 5321.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 3.2e-05 2048 410 4000 557056 117.89 63.3708 7580.53 1857.45 9619.57 9619.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 900 0.000128 512 180 600 122880 7.48762 3.41014 63.9587 172.759 247.798 247.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1460 0.000128 512 340 420 131072 6.41357 3.40582 49.7383 104.607 164.316 164.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1470 0.000128 2048 360 1180 132608 18.1016 14.3421 504.504 417.887 954.933 955.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1610 0.000512 4096 350 1260 34048 6.58893 149.979 208.777 365.397 365.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 6.4e-05 2048 240 5000 270336 44.2764 28.3156 2937.57 836.322 3846.62 3846.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 3.2e-05 2048 410 4000 552960 118.624 63.0642 5039.45 1860.18 7081.66 7081.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 900 0.000128 512 180 600 122880 7.50256 3.41402 42.9591 172.973 227.038 227.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1460 0.000128 512 340 420 131072 6.42269 3.41402 33.4246 104.79 148.209 148.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1470 0.000128 2048 360 1180 132096 18.1401 14.4115 338.414 418.579 789.647 789.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1610 0.000512 4096 350 1260 34176 6.61533 189.605 208.945 405.215 405.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 6.4e-05 2048 240 5000 271872 44.2162 28.2747 3854.56 836.819 4764 4764.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 3.2e-05 2048 410 4000 556032 117.935 63.1548 6623.42 1855.03 8659.86 8660.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 900 0.000128 512 180 600 116736 7.65856 3.39827 52.947 168.618 232.805 232.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1460 0.000128 512 340 420 129024 6.34202 3.40166 42.6226 103.284 155.808 155.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1470 0.000128 2048 360 1180 132864 18.1339 14.3561 441.36 418.738 892.692 892.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1610 0.000512 4096 350 1260 33792 6.5623 131.325 208.11 346.046 346.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 6.4e-05 2048 240 5000 270336 44.1387 28.1824 2683.18 834.005 3589.64 3589.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 3.2e-05 2048 410 4000 552960 117.609 62.6713 4612.09 1850.03 6642.71 6642.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 900 0.000128 512 180 600 110592 7.48778 3.34483 35.4498 168.969 215.434 215.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1460 0.000128 512 340 420 129024 6.36144 3.39814 30.2583 103.506 143.676 143.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1470 0.000128 2048 360 1180 132096 18.0865 14.3332 309.357 417.581 759.459 759.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1610 0.000512 4096 350 1260 34200 6.62419 196.186 209.114 411.974 412.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 6.4e-05 2048 240 5000 272000 44.3515 28.3566 3978.96 837.341 4889.14 4889.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 3.2e-05 2048 410 4000 556800 118.058 63.0703 6825.44 1855.08 8861.97 8862.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 900 0.000128 512 180 600 121600 7.39798 3.40285 57.4219 174.177 242.581 242.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1460 0.000128 512 340 420 128000 6.4081 3.39968 43.8196 103.282 157.065 157.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1470 0.000128 2048 360 1180 132800 18.2143 14.3719 455.733 419.011 907.428 907.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1610 0.000512 4096 350 1260 34000 6.62915 139.364 209.144 355.19 355.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 6.4e-05 2048 240 5000 268800 44.3456 28.4082 2831.29 833.743 3737.93 3738.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 3.2e-05 2048 410 4000 550400 118.907 62.9945 4891.64 1856.48 6930.36 6930.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 900 0.000128 512 180 600 115200 7.76208 3.3976 39.2894 172.181 222.817 222.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1460 0.000128 512 340 420 128000 6.39974 3.40278 31.3348 103.44 144.732 144.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1470 0.000128 2048 360 1180 131200 18.1081 14.3544 320.413 417.476 770.456 770.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1610 0.000512 4096 350 1272 34400 6.63226 146.416 209.719 362.816 362.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 6.4e-05 2048 240 5016 272896 44.1887 28.3483 2968.97 838.785 3880.42 3880.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1840 3.2e-05 2048 410 4008 557056 118.14 63.1705 5101.2 1858.56 7141.38 7141.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 900 0.000128 512 180 600 123904 7.42307 3.4088 41.7783 174.911 227.7 227.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1460 0.000128 512 340 432 132608 6.37626 3.40858 33.1052 104.987 148.029 148.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1470 0.000128 2048 360 1176 133248 18.1702 14.4087 578.408 423.662 1034.75 1034.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1610 0.000512 4096 350 1272 34400 6.64198 154.829 209.557 371.08 371.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 6.4e-05 2048 240 5016 272640 44.4068 28.3929 3139.4 837.758 4050.1 4050.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1840 3.2e-05 2048 410 4008 557440 118.426 63.1936 5394.84 1859.69 7436.49 7436.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 900 0.000128 512 180 600 124160 7.48838 3.4207 44.4898 174.764 230.354 230.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1460 0.000128 512 340 432 132480 6.41552 3.42131 35.4865 104.897 150.374 150.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1470 0.000128 2048 360 1176 133120 18.2383 14.3644 358.269 419.005 809.988 810.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1610 0.000512 4096 350 1272 34368 6.62938 152.636 209.625 368.94 368.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 6.4e-05 2048 240 5016 272640 44.2328 28.3334 3091.77 838.394 4002.86 4002.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 3.2e-05 2048 410 4008 556800 118.39 63.0864 5303.95 1857.95 7343.7 7343.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 900 0.000128 512 180 600 122880 7.43571 3.41197 43.7382 174.296 229.06 229.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1460 0.000128 512 340 432 132096 6.39008 3.41402 35.0811 104.823 149.86 149.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1470 0.000128 2048 360 1176 133056 18.155 14.4364 352.342 419.266 804.302 804.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1610 0.000512 4096 350 1272 34272 6.6297 97.7963 209.378 313.855 313.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 6.4e-05 2048 240 5016 271872 44.1951 28.3535 1993.96 837.378 2904.02 2904.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1840 3.2e-05 2048 410 4008 556032 117.945 63.0315 3430.62 1856.2 5468.12 5468.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 900 0.000128 512 180 600 119808 7.46019 3.39373 27.9341 170.291 209.262 209.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1460 0.000128 512 340 432 130560 6.38502 3.40813 22.715 104.342 137.005 137.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1470 0.000128 2048 360 1176 132864 18.1149 14.4119 227.257 418.89 678.776 678.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1610 0.000512 4096 350 1272 34384 6.63792 177.782 209.76 394.234 394.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 6.4e-05 2048 240 5016 272832 44.3396 28.4164 3583.45 838.47 4494.82 4494.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 3.2e-05 2048 410 4008 557312 118.223 63.1048 6131.44 1857.53 8170.63 8170.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 900 0.000128 512 180 600 123648 7.49526 3.42221 51.4431 178.749 241.293 241.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1460 0.000128 512 340 432 131712 6.42112 3.41872 40.7944 104.83 155.623 155.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1470 0.000128 2048 360 1176 133056 18.1946 14.3629 410.572 419.461 862.691 862.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1610 0.000512 4096 350 1272 34272 6.62371 111.065 209.435 327.172 327.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 6.4e-05 2048 240 5016 272384 44.237 28.3159 2258.1 837.301 3168.09 3168.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 3.2e-05 2048 410 4008 555520 118.337 63.1913 3869.2 1858.05 5909.11 5909.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 900 0.000128 512 180 600 121856 7.39552 3.39974 32.2013 172.436 215.616 215.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1460 0.000128 512 340 432 130816 6.44525 3.40979 25.8734 104.853 140.731 140.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1470 0.000128 2048 360 1176 132608 18.1443 14.3667 258.528 418.887 710.027 710.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1610 0.000512 4096 350 1272 34368 6.63142 168.8 209.519 385.004 385.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 6.4e-05 2048 240 5016 272896 44.1958 28.2997 3315.57 837.846 4226.06 4226.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 3.2e-05 2048 410 4008 557056 118.164 63.0099 5770.07 1857.59 7809.16 7809.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 900 0.000128 512 180 600 122880 7.48051 3.41165 48.5665 170.977 230.621 230.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1460 0.000128 512 340 432 132096 6.37469 3.40707 39.5029 104.566 154.008 154.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1470 0.000128 2048 360 1176 133120 18.1473 14.422 398.203 419.086 849.966 850.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1610 0.000512 4096 350 1272 34304 6.63366 110.954 209.583 327.226 327.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 6.4e-05 2048 240 5016 272384 44.2255 28.3755 2133.21 838.058 3044.01 3044.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 3.2e-05 2048 410 4008 557056 118.125 63.0232 3743.8 1857.52 5782.79 5783.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 900 0.000128 512 180 600 122880 7.47994 3.40902 32.3304 172.332 215.733 215.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1460 0.000128 512 340 432 131072 6.41366 3.41126 26.1999 104.61 140.788 140.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1470 0.000128 2048 360 1176 132608 18.1005 14.344 262.78 417.892 713.217 713.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1610 0.000512 4096 350 1272 34344 6.62912 187.02 209.381 403.082 403.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 6.4e-05 2048 240 5016 272448 44.3672 28.3551 3801.26 837.311 4711.43 4711.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 3.2e-05 2048 410 4008 556416 118.642 63.1685 6522.8 1856.88 8561.82 8562.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 900 0.000128 512 180 600 122112 7.4216 3.41238 53.8031 172.7 237.525 237.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1460 0.000128 512 340 432 131328 6.41258 3.42067 43.0759 108.564 161.631 161.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1470 0.000128 2048 360 1176 133056 18.1758 14.3739 433.09 418.918 884.661 884.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1610 0.000512 4096 350 1272 34272 6.62938 131.39 209.445 347.514 347.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 6.4e-05 2048 240 5016 271872 44.2619 28.3412 2649.82 837.758 3560.32 3560.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 3.2e-05 2048 410 4008 555264 118.74 63.2667 4548.8 1861.49 6592.62 6592.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 900 0.000128 512 180 600 119808 7.35267 3.38243 37.2921 172.336 220.547 220.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1460 0.000128 512 340 432 129024 6.38963 3.40858 29.9758 103.766 143.696 143.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1470 0.000128 2048 360 1176 133056 18.147 14.3544 303.015 419.152 754.767 754.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1610 0.000512 4096 350 1272 34320 6.62922 178.039 209.383 394.104 394.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 6.4e-05 2048 240 5016 272640 44.2209 28.3152 3614.02 838.039 4524.73 4524.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1840 3.2e-05 2048 410 4008 556800 118.293 63.0755 6207.56 1858.04 8247.3 8247.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 900 0.000128 512 180 600 122880 7.52304 3.41677 51.2966 173.219 235.644 235.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1460 0.000128 512 340 432 131840 6.42458 3.4169 41.0969 104.931 156.027 156.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1470 0.000128 2048 360 1176 133120 18.1528 14.3645 410.964 423.326 866.913 867.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1610 0.000512 4096 350 1272 34240 6.6304 127.509 209.548 343.739 343.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 6.4e-05 2048 240 5016 272640 44.1482 28.5161 2575.1 838.915 3486.83 3486.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 3.2e-05 2048 410 4008 555520 118.666 63.1781 4412.54 1867.27 6461.99 6462.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 900 0.000128 512 180 600 117760 7.58832 3.3961 35.6835 168.596 215.444 215.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1460 0.000128 512 340 432 128000 6.37405 3.39558 28.9739 103.354 142.252 142.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1470 0.000128 2048 360 1176 132480 18.0605 14.3995 292.941 418.023 743.524 743.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1610 0.000512 4096 350 1272 34272 6.6319 227.841 209.351 443.88 443.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 6.4e-05 2048 240 5016 271872 44.15 28.3361 4590.74 837.263 5500.63 5500.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 3.2e-05 2048 410 4008 556032 117.811 62.8696 7876.92 1856.18 9914.12 9914.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 900 0.000128 512 180 600 119808 7.46554 3.39475 64.3122 173.117 248.472 248.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1460 0.000128 512 340 432 130560 6.39341 3.4057 52.3581 104.331 166.647 166.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1470 0.000128 2048 360 1176 132864 18.1002 14.4685 523.629 418.93 975.233 975.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1610 0.000512 4096 350 1272 34176 6.6241 144.933 209.381 360.991 361.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 6.4e-05 2048 240 5016 271872 44.1866 28.2895 2932.69 837.643 3842.95 3843.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 3.2e-05 2048 410 4008 556032 117.962 63.0361 5071.32 1856.71 7109.35 7109.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 900 0.000128 512 180 600 116736 7.65686 3.4007 41.3525 172.163 224.758 224.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1460 0.000128 512 340 432 129024 6.34627 3.39613 34.1057 103.377 147.381 147.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1470 0.000128 2048 360 1176 132864 18.1276 14.3463 337.564 419.146 789.286 789.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1610 0.000512 4096 350 1272 34300 6.62422 224.652 209.549 440.876 440.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 6.4e-05 2048 240 5016 272000 44.3874 28.3879 4516.49 837.906 5427.31 5427.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 3.2e-05 2048 410 4008 556800 118.015 63.0555 7756.18 1857.33 9794.89 9795.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 900 0.000128 512 180 600 121600 7.38906 3.40378 64.6205 172.375 247.97 248.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1460 0.000128 512 340 432 131200 6.40838 3.42016 52.0235 104.383 166.394 166.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1470 0.000128 2048 360 1176 132800 18.2518 14.3847 514.969 419.147 966.851 966.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1610 0.000512 4096 350 1272 34200 6.62653 152.175 209.302 368.154 368.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 6.4e-05 2048 240 5016 272000 44.3884 28.3359 3063.15 837.169 3973.18 3973.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 3.2e-05 2048 410 4008 556800 118.089 63.1699 5266.45 1855.3 7303.34 7303.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 900 0.000128 512 180 600 121600 7.39613 3.40301 43.8699 168.193 223.049 223.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1460 0.000128 512 340 432 128000 6.41046 3.40365 34.4538 103.257 147.682 147.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1470 0.000128 2048 360 1176 132800 18.2009 14.3708 350.647 418.924 802.243 802.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1610 0.000512 4096 350 1272 34272 6.62464 220.531 209.297 436.506 436.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 6.4e-05 2048 240 5016 272384 44.2192 28.3116 4449.59 836.727 5358.99 5359.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1840 3.2e-05 2048 410 4008 555520 118.317 63.2924 7625.51 1857.63 9665.1 9665.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 900 0.000128 512 180 600 121856 7.40333 3.40595 63.2014 172.374 246.575 246.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1460 0.000128 512 340 432 130816 6.44858 3.4112 50.7684 104.786 165.57 165.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1470 0.000128 2048 360 1176 132608 18.1449 14.3773 506.022 418.881 957.528 957.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1610 0.000512 4096 350 1272 34048 6.59309 144.427 209.041 360.113 360.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 6.4e-05 2048 240 5016 272384 44.1512 28.2855 2933.9 837.621 3844.1 3844.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 3.2e-05 2048 410 4008 555520 118.189 63.1176 5025.64 1861.79 7069.06 7069.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 900 0.000128 512 180 600 114688 7.48736 3.36691 39.5744 169.075 219.688 219.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1460 0.000128 512 340 432 129024 6.37837 3.39763 33.2972 103.729 146.957 147.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1470 0.000128 2048 360 1176 132608 18.1198 14.379 334.206 419.186 785.994 786.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1610 0.000512 4096 350 1272 34320 6.63754 213.453 209.74 429.881 429.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 6.4e-05 2048 240 5016 271680 44.42 28.4062 4300.55 837.834 5211.35 5211.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 3.2e-05 2048 410 4008 556800 118.201 63.0416 7392.57 1856.23 9430.37 9430.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 900 0.000128 512 180 600 119040 7.54096 3.3983 60.1833 174.053 245.358 245.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1460 0.000128 512 340 432 130560 6.43507 3.42016 49.0491 104.604 163.661 163.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1470 0.000128 2048 360 1176 132960 18.1864 14.3667 491.256 419.215 943.124 943.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1610 0.000512 4096 350 1272 34080 6.60464 137.222 209.055 352.932 352.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 6.4e-05 2048 240 5016 270720 44.2204 28.3033 2758.89 835.435 3666.99 3667.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 3.2e-05 2048 410 4008 552960 118.518 62.9935 4721.22 1856.36 6759.41 6759.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 900 0.000128 512 180 600 115200 7.75062 3.39968 37.7441 173.412 222.488 222.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1460 0.000128 512 340 432 126720 6.44083 3.40208 31.1665 103.376 144.543 144.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1470 0.000128 2048 360 1176 132480 18.1111 14.5163 315.454 418.111 766.294 766.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1610 0.000512 4096 350 1272 34304 6.6312 203.983 209.717 420.383 420.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 6.4e-05 2048 240 5016 272384 44.2166 28.3033 4119.9 838.823 5031.38 5031.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 3.2e-05 2048 410 4008 557056 118.124 63.3915 7061.65 1859.23 9102.71 9102.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 900 0.000128 512 180 600 122880 7.49107 3.40678 58.9035 171.426 241.413 241.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1460 0.000128 512 340 432 131072 6.41568 3.40582 47.1114 104.71 161.793 161.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1470 0.000128 2048 360 1176 132608 18.1002 14.35 467.38 418.287 918.215 918.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1610 0.000512 4096 350 1272 34048 6.60947 136.147 208.819 351.627 351.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 6.4e-05 2048 240 5016 270336 44.2821 28.3076 2759.65 835.559 3667.93 3668.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 3.2e-05 2048 410 4008 552960 118.717 63.0654 4744.83 1857.86 6784.8 6785.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 900 0.000128 512 180 600 122880 7.5033 3.41078 40.3114 170.614 222.022 222.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1460 0.000128 512 340 432 131072 6.43027 3.4144 32.292 104.687 146.981 147.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1470 0.000128 2048 360 1176 132096 18.1302 14.3421 315.836 418.194 766.605 766.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1610 0.000512 4096 350 1275 34400 6.63837 165.639 209.586 381.915 381.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 6.4e-05 2048 240 5000 272640 44.1531 28.3789 3346.98 837.789 4257.43 4257.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1840 3.2e-05 2048 410 4000 557568 117.724 62.9232 5774.17 1855.49 7810.62 7810.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 900 0.000128 512 180 600 122880 7.47706 3.41181 47.8237 175.596 234.496 234.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1460 0.000128 512 340 425 132608 6.38096 3.41402 37.2494 104.888 152.087 152.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1470 0.000128 2048 360 1175 133504 18.1403 14.3394 646.121 419.015 1097.72 1097.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1610 0.000512 4096 350 1275 34400 6.63958 149.103 209.815 365.608 365.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 6.4e-05 2048 240 5000 272640 44.3891 28.3859 3014.37 838.584 3925.87 3925.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1840 3.2e-05 2048 410 4000 557440 118.371 63.1942 5191.6 1857.71 7231.2 7231.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 900 0.000128 512 180 600 122880 7.54957 3.42221 42.9011 176.275 230.333 230.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1460 0.000128 512 340 425 132480 6.41203 3.42429 33.3324 105.007 148.333 148.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1470 0.000128 2048 360 1175 133440 18.2212 14.5428 344.362 419.428 796.658 796.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1610 0.000512 4096 350 1275 34320 6.62896 96.1984 209.606 312.486 312.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 6.4e-05 2048 240 5000 272640 44.2115 28.3681 1944.02 838.697 2855.44 2855.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1840 3.2e-05 2048 410 4000 556800 118.391 63.2927 3345.53 1859.5 5387.03 5387.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 900 0.000128 512 180 600 122880 7.53782 3.41936 28.0353 172.335 211.509 211.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1460 0.000128 512 340 425 131840 6.42461 3.41616 21.9027 105.019 136.92 137.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1470 0.000128 2048 360 1175 133440 18.206 14.3593 542.845 419.527 995.038 995.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1610 0.000512 4096 350 1275 34368 6.63402 158.892 209.44 375.017 375.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 6.4e-05 2048 240 5000 272640 44.251 28.3388 3199.01 837.242 4108.99 4109.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 3.2e-05 2048 410 4000 557568 117.841 62.9799 5511.46 1858.24 7550.86 7551.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 900 0.000128 512 180 600 121344 7.53395 3.4065 45.2435 173.64 230.015 230.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1460 0.000128 512 340 425 132096 6.4015 3.41606 35.8711 104.701 150.551 150.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1470 0.000128 2048 360 1175 133440 18.1413 14.3879 364.871 418.756 816.263 816.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1610 0.000512 4096 350 1275 34272 6.63094 101.767 209.264 317.714 317.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 6.4e-05 2048 240 5000 271872 44.1976 28.3211 2068.67 836.669 2978 2978.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1840 3.2e-05 2048 410 4000 556032 117.777 62.9682 3569.58 1855.07 5605.74 5606.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 900 0.000128 512 180 600 119808 7.46352 3.39491 29.1745 169.499 209.719 209.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1460 0.000128 512 340 425 130560 6.39078 3.40586 23.0954 104.255 137.302 137.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1470 0.000128 2048 360 1175 133248 18.0976 14.3418 236.255 420.163 688.961 689.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1610 0.000512 4096 350 1275 34384 6.6303 170.41 209.625 386.719 386.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 6.4e-05 2048 240 5000 272384 44.4024 28.3894 3442.66 837.867 4353.46 4353.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 3.2e-05 2048 410 4000 557312 118.102 63.1607 5907.98 1856.29 7945.86 7946.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 900 0.000128 512 180 600 121856 7.5897 3.41606 49.0013 162.821 223.015 223.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1460 0.000128 512 340 425 132608 6.40275 3.41402 38.8171 104.733 153.523 153.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1470 0.000128 2048 360 1175 133504 18.1693 14.3626 390.796 418.98 842.416 842.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1610 0.000512 4096 350 1275 34272 6.62125 107.124 209.523 323.322 323.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 6.4e-05 2048 240 5000 271488 44.2764 28.3147 2160.01 837.415 3070.15 3070.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 3.2e-05 2048 410 4000 555520 118.133 63.1214 3723.69 1857.64 5762.92 5763.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 900 0.000128 512 180 600 118272 7.60813 3.39968 30.4715 172.148 213.813 213.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1460 0.000128 512 340 425 132608 6.37782 3.4144 24.8579 104.869 139.675 139.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1470 0.000128 2048 360 1175 133056 18.1289 14.3654 249.863 418.933 701.395 701.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1610 0.000512 4096 350 1275 34368 6.64371 176.607 209.755 393.058 393.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 6.4e-05 2048 240 5000 272384 44.2284 28.4031 3474.19 838.542 4385.5 4385.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 3.2e-05 2048 410 4000 557056 117.89 63.131 6039.87 1863.48 8084.7 8084.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 900 0.000128 512 180 600 122880 7.48134 3.40912 51.074 176.424 238.573 238.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1460 0.000128 512 340 425 132096 6.3776 3.40883 40.2681 104.649 154.86 154.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1470 0.000128 2048 360 1175 133376 18.131 14.3319 407.475 432.898 872.943 873.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1610 0.000512 4096 350 1275 34304 6.64656 115.292 209.733 331.723 331.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 6.4e-05 2048 240 5000 272384 44.2048 28.3853 2216.84 838.623 3128.19 3128.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 3.2e-05 2048 410 4000 557056 117.935 63.2847 3892.89 1858.65 5933.08 5933.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 900 0.000128 512 180 600 122880 7.48829 3.41034 33.9305 172.836 217.846 217.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1460 0.000128 512 340 425 131072 6.4191 3.41002 26.7466 104.69 141.424 141.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1470 0.000128 2048 360 1175 132608 18.107 14.332 269.434 418.189 720.164 720.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1610 0.000512 4096 350 1275 34344 6.62528 187.93 209.494 404.104 404.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 6.4e-05 2048 240 5000 272448 44.3447 28.385 3792.45 837.52 4702.84 4702.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1840 3.2e-05 2048 410 4000 557568 117.973 63.0023 6546.5 1855.1 8582.91 8583.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 900 0.000128 512 180 600 119808 7.56035 3.41002 53.3805 173.037 237.574 237.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1460 0.000128 512 340 425 131328 6.40509 3.42061 42.4022 104.481 156.869 156.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1470 0.000128 2048 360 1175 133344 18.154 14.3572 430.937 418.937 882.49 882.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1610 0.000512 4096 350 1275 34272 6.62925 135.168 209.488 351.336 351.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 6.4e-05 2048 240 5000 271872 44.2851 28.384 2708.56 837.732 3619.1 3619.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 3.2e-05 2048 410 4000 557568 117.659 62.9827 4679.34 1854.66 6714.97 6715.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 900 0.000128 512 180 600 115200 7.62077 3.3792 37.2427 173.037 221.463 221.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1460 0.000128 512 340 425 129024 6.39251 3.40803 30.259 103.758 143.976 144.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1470 0.000128 2048 360 1175 133056 18.1426 14.3807 308.414 419.128 760.167 760.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1610 0.000512 4096 350 1275 34320 6.63219 181.988 209.44 398.111 398.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 6.4e-05 2048 240 5000 272640 44.2138 28.3709 3682.57 838.034 4593.32 4593.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 3.2e-05 2048 410 4000 556800 118.198 63.2612 6337.31 1858.05 8377.15 8377.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 900 0.000128 512 180 600 122880 7.52986 3.42016 53.1015 174.953 239.186 239.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1460 0.000128 512 340 425 131840 6.4183 3.42221 41.4733 104.934 156.405 156.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1470 0.000128 2048 360 1175 133440 18.1414 14.3772 420.04 419.259 871.936 872.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1610 0.000512 4096 350 1275 34240 6.63168 128.369 209.409 344.46 344.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 6.4e-05 2048 240 5000 272640 44.1652 28.2875 2579.59 838.115 3490.3 3490.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 3.2e-05 2048 410 4000 555520 118.617 63.2523 4426.86 1861.62 6470.67 6471.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 900 0.000128 512 180 600 117760 7.58413 3.39728 36.2399 172.282 219.686 219.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1460 0.000128 512 340 425 128000 6.38448 3.39133 28.6162 103.26 141.802 141.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1470 0.000128 2048 360 1175 132480 18.0695 14.3884 292.978 417.635 743.173 743.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1610 0.000512 4096 350 1275 34272 6.62854 221.897 209.188 437.765 437.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 6.4e-05 2048 240 5000 271872 44.1587 28.289 4445.4 836.36 5354.34 5354.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 3.2e-05 2048 410 4000 556032 117.64 62.9031 7651.48 1854.08 9686.44 9686.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 900 0.000128 512 180 600 119808 7.45485 3.39354 63.5733 172.21 246.82 246.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1460 0.000128 512 340 425 130560 6.38474 3.40928 50.3991 104.218 164.571 164.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1470 0.000128 2048 360 1175 133248 18.0801 14.3459 508.82 418.455 959.803 959.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1610 0.000512 4096 350 1275 34176 6.6263 148.689 209.271 364.638 364.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 6.4e-05 2048 240 5000 271872 44.191 28.3285 2979.52 836.965 3889.14 3889.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 3.2e-05 2048 410 4000 556032 117.989 62.9575 5151.01 1855.32 7187.6 7187.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 900 0.000128 512 180 600 116736 7.65875 3.40378 41.8973 169.668 222.816 222.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1460 0.000128 512 340 425 129024 6.34032 3.39472 33.5945 103.295 146.781 146.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1470 0.000128 2048 360 1175 132864 18.1259 14.3749 341.807 422.166 796.578 796.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1610 0.000512 4096 350 1275 34300 6.61914 222.771 209.431 438.872 438.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 6.4e-05 2048 240 5000 272000 44.3811 28.3781 4461.45 837.162 5371.52 5371.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 3.2e-05 2048 410 4000 556800 118.021 63.0498 7682.31 1855.36 9719.07 9719.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 900 0.000128 512 180 600 118400 7.59523 3.40378 63.0505 171.968 246.202 246.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1460 0.000128 512 340 425 131200 6.40163 3.41712 50.8969 104.295 165.166 165.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1470 0.000128 2048 360 1175 133200 18.2322 14.3872 509.557 420.929 963.211 963.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1610 0.000512 4096 350 1275 34200 6.62845 151.031 209.439 367.149 367.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 6.4e-05 2048 240 5000 272000 44.3859 28.3377 2992.66 837.481 3903.01 3903.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 3.2e-05 2048 410 4000 556800 118.133 63.1418 5143.85 1855.23 7180.7 7180.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 900 0.000128 512 180 600 115200 7.77437 3.40582 41.1908 169.987 222.546 222.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1460 0.000128 512 340 425 128000 6.41107 3.40643 33.2488 103.296 146.52 146.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1470 0.000128 2048 360 1175 132800 18.204 14.3689 341.373 419.099 793.148 793.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1610 0.000512 4096 350 1275 34272 6.62134 215.301 209.48 431.453 431.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 6.4e-05 2048 240 5000 271488 44.3185 28.3346 4321.44 837.233 5231.45 5231.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 3.2e-05 2048 410 4000 555520 118.079 63.0695 7446.71 1857.39 9485.57 9485.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 900 0.000128 512 180 600 118272 7.60256 3.4001 60.4411 173.793 245.419 245.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1460 0.000128 512 340 425 132608 6.37341 3.41741 49.6611 104.846 164.452 164.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1470 0.000128 2048 360 1175 133056 18.1252 14.4302 493.72 418.843 945.218 945.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1610 0.000512 4096 350 1275 34048 6.61293 141.553 208.891 357.108 357.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 6.4e-05 2048 240 5000 270592 44.4007 28.297 2822.11 837.608 3732.56 3732.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 3.2e-05 2048 410 4000 555520 118.16 63.1273 4865.26 1858.48 6905.34 6905.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 900 0.000128 512 180 600 114688 7.48259 3.36893 38.7738 169.813 219.623 219.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1460 0.000128 512 340 425 129024 6.37725 3.39792 31.7357 103.723 145.39 145.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1470 0.000128 2048 360 1175 132608 18.1077 14.3299 322.462 419.172 774.178 774.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1610 0.000512 4096 350 1275 34320 6.63946 209.202 209.624 425.517 425.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 6.4e-05 2048 240 5000 271680 44.4176 28.3487 4188.03 837.137 5098.07 5098.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 3.2e-05 2048 410 4000 556800 118.004 63.062 7213.99 1854.78 9250.16 9250.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 900 0.000128 512 180 600 119040 7.54093 3.40038 59.4319 173.297 243.858 244.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1460 0.000128 512 340 425 130560 6.43776 3.42016 47.2139 104.518 161.742 161.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1470 0.000128 2048 360 1175 132960 18.1865 14.4773 477.652 418.807 929.224 929.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1610 0.000512 4096 350 1275 34080 6.61094 137.005 209.154 352.82 352.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 6.4e-05 2048 240 5000 270720 44.21 28.3468 2770.37 835.598 3678.65 3678.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 3.2e-05 2048 410 4000 552960 118.403 63.1585 4768.62 1856.74 6807.25 6807.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 900 0.000128 512 180 600 115200 7.75178 3.39763 38.4866 172.46 222.279 222.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1460 0.000128 512 340 425 126720 6.44192 3.40115 30.9921 103.399 144.393 144.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1470 0.000128 2048 360 1175 132480 18.1042 14.359 317.373 421.575 771.515 771.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1610 0.000512 4096 350 1275 34304 6.63347 200.309 209.758 416.753 416.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 6.4e-05 2048 240 5000 272384 44.2052 28.2989 4008.42 838.738 4919.8 4919.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 3.2e-05 2048 410 4000 557056 117.91 63.0883 6884.77 1858.99 8925.09 8925.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 900 0.000128 512 180 600 122880 7.48896 3.40992 58.5167 173.894 243.497 243.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1460 0.000128 512 340 425 131072 6.4167 3.40742 45.5543 106.792 162.329 162.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1470 0.000128 2048 360 1175 132608 18.1038 14.3585 454.721 418.328 905.615 905.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1610 0.000512 4096 350 1275 34048 6.61114 140.653 208.89 356.208 356.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 6.4e-05 2048 240 5000 270336 44.2617 28.2767 2820.68 835.598 3728.96 3729.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 3.2e-05 2048 410 4000 552960 118.61 63.1434 4861.41 1858.6 6902.11 6902.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 900 0.000128 512 180 600 122880 7.49859 3.40941 41.552 172.884 225.53 225.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1460 0.000128 512 340 425 131072 6.42416 3.41322 32.5146 104.694 147.203 147.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1470 0.000128 2048 360 1175 132096 18.1458 14.3398 321.979 418.22 772.787 772.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1610 0.000512 4096 350 1280 34368 6.62752 145.848 209.468 361.996 362.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 6.4e-05 2048 240 5024 272896 44.1545 28.3371 2950.76 837.615 3861.01 3861.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1840 3.2e-05 2048 410 4000 557056 117.959 62.9896 5049.74 1856.5 7087.53 7087.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 900 0.000128 512 180 608 120832 7.59786 3.41197 41.393 173.601 226.184 226.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1460 0.000128 512 340 448 131072 6.43635 3.40979 34.3317 104.871 149.209 149.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1470 0.000128 2048 360 1184 133248 18.1264 14.3544 339.453 418.935 790.976 791.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1610 0.000512 4096 350 1280 34304 6.63072 93.9368 209.506 310.124 310.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1280 6.4e-05 2048 240 5024 272896 44.1797 28.3115 1898.41 838.542 2809.58 2809.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1840 3.2e-05 2048 410 4000 557056 118.078 63.0576 3254.94 1858.72 5295.12 5295.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 900 0.000128 512 180 608 120832 7.60333 3.40787 27.0753 176.455 214.728 214.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1460 0.000128 512 340 448 130048 6.45379 3.40992 22.374 104.652 137.043 137.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1470 0.000128 2048 360 1184 133120 18.1987 14.3329 523.607 419.44 975.677 975.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1610 0.000512 4096 350 1280 34360 6.62867 149.221 209.535 365.438 365.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 6.4e-05 2048 240 5024 272640 44.3741 28.3679 3010.26 837.892 3921.03 3921.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1840 3.2e-05 2048 410 4000 557440 118.247 63.0836 5164.5 1856.08 7202.25 7202.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 900 0.000128 512 180 608 121600 7.6313 3.41962 42.968 172.694 226.898 227.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1460 0.000128 512 340 448 131200 6.4671 3.41523 35.4671 104.905 150.418 150.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1470 0.000128 2048 360 1184 133280 18.2274 14.3732 344.352 419.09 796.147 796.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1610 0.000512 4096 350 1280 34320 6.6328 95.2471 209.453 311.384 311.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 6.4e-05 2048 240 5024 272640 44.2215 28.358 1944.76 837.702 2855.18 2855.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1840 3.2e-05 2048 410 4000 556800 118.289 63.3355 3335.84 1857.31 5375.1 5375.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 900 0.000128 512 180 608 120320 7.6856 3.41494 27.6806 171.148 210.113 210.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1460 0.000128 512 340 448 130560 6.47955 3.41747 22.9963 104.893 137.942 138.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1470 0.000128 2048 360 1184 133120 18.1661 14.3532 222.742 419.031 674.396 674.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1610 0.000512 4096 350 1280 34368 6.6399 161.427 209.594 377.713 377.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 6.4e-05 2048 240 5024 272640 44.199 28.3197 3261.58 837.466 4171.71 4171.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 3.2e-05 2048 410 4000 556800 118.092 63.3103 5584.59 1856.43 7622.75 7623.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 900 0.000128 512 180 608 119808 7.60915 3.40787 46.1546 174.759 232.114 232.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1460 0.000128 512 340 448 130560 6.45549 3.41424 38.5795 104.725 153.329 153.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1470 0.000128 2048 360 1184 133056 18.1377 14.345 372.464 420.219 825.266 825.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1610 0.000512 4096 350 1280 34272 6.63254 103.623 209.337 319.642 319.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 6.4e-05 2048 240 5024 271872 44.1812 28.2936 2080.57 836.585 2989.77 2989.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1840 3.2e-05 2048 410 4000 556032 117.729 62.8979 3571.11 1854.45 5606.49 5606.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 900 0.000128 512 180 608 116736 7.64726 3.39789 29.3738 172.223 212.823 212.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1460 0.000128 512 340 448 129024 6.45126 3.4055 25.0034 104.243 139.258 139.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1470 0.000128 2048 360 1184 132864 18.0937 14.5025 237.989 418.484 689.173 689.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1610 0.000512 4096 350 1280 34328 6.6296 158.969 209.614 375.265 375.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 6.4e-05 2048 240 5024 272832 44.3947 28.3427 3206.75 838.456 4118.08 4118.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 3.2e-05 2048 410 4000 557312 118.107 63.1706 5487.2 1857.36 7526.18 7526.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 900 0.000128 512 180 608 121856 7.59418 3.41859 45.9728 172.241 229.409 229.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1460 0.000128 512 340 448 130816 6.4681 3.41498 37.7109 104.83 152.58 152.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1470 0.000128 2048 360 1184 133056 18.2082 14.3649 366.029 419.374 818.08 818.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1610 0.000512 4096 350 1280 34272 6.63558 101.933 209.369 317.988 318.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 6.4e-05 2048 240 5024 272384 44.24 28.3215 2051.81 836.403 2960.92 2961.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 3.2e-05 2048 410 4000 555520 118.153 63.1352 3513.31 1855.54 5550.47 5550.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 900 0.000128 512 180 608 118272 7.60637 3.39834 29.0296 171.016 211.236 211.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1460 0.000128 512 340 448 130816 6.44701 3.41165 24.7011 104.744 139.457 139.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1470 0.000128 2048 360 1184 132608 18.1545 14.3739 236.234 420.71 689.578 689.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1610 0.000512 4096 350 1280 34104 6.59859 83.0299 208.973 298.65 298.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 6.4e-05 2048 240 5024 271488 44.4563 28.3443 1678.22 837.371 2588.52 2588.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1840 3.2e-05 2048 410 4000 556416 118.168 63.1413 2885.73 1855.11 4922.47 4922.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 900 0.000128 512 180 608 118272 7.79651 3.41834 24.1889 174.343 209.929 210.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1460 0.000128 512 340 448 129024 6.55824 3.41805 20.1384 104.893 135.163 135.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1470 0.000128 2048 360 1184 132384 18.192 14.422 194.108 422.802 649.625 649.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1610 0.000512 4096 350 1280 34304 6.6368 158.88 209.363 374.933 374.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 6.4e-05 2048 240 5024 272896 44.1867 28.8191 3143.3 837.972 4054.42 4054.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 3.2e-05 2048 410 4000 557056 117.909 63.1105 5438.41 1857.24 7477.01 7477.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 900 0.000128 512 180 608 120832 7.60691 3.40992 46.1344 170.944 228.283 228.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1460 0.000128 512 340 448 130048 6.44646 3.41011 38.4388 104.58 153.032 153.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1470 0.000128 2048 360 1184 133120 18.1453 14.349 373.945 419.156 825.698 825.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1610 0.000512 4096 350 1280 34176 6.61299 106.012 209.162 321.838 321.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 6.4e-05 2048 240 5024 272384 44.2274 28.4262 2023.19 838.74 2934.72 2934.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 3.2e-05 2048 410 4000 557056 117.975 63.3567 3561.92 1859.49 5603.08 5603.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 900 0.000128 512 180 608 118784 7.73264 3.4072 30.572 173.217 215.112 215.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1460 0.000128 512 340 448 129024 6.52387 3.40992 25.9572 104.698 140.747 140.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1470 0.000128 2048 360 1184 132608 18.1009 14.3374 250.771 418.236 701.548 701.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1610 0.000512 4096 350 1280 34176 6.63738 88.3562 209.511 304.556 304.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 6.4e-05 2048 240 5024 271872 44.1918 28.4139 1685.88 837.556 2596.17 2596.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 3.2e-05 2048 410 4000 556032 117.974 62.9279 2950.42 1856.53 4988.17 4988.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 900 0.000128 512 180 608 116736 7.66653 3.40112 25.0658 172.868 209.189 209.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1460 0.000128 512 340 448 125952 6.47283 3.39731 21.151 103.368 134.543 134.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1470 0.000128 2048 360 1184 132864 18.1272 14.3641 209.601 419.104 661.298 661.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1610 0.000512 4096 350 1280 34344 6.64419 230.275 209.79 446.762 446.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 6.4e-05 2048 240 5024 272448 44.3212 28.3709 4614.08 838.32 5525.23 5525.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 3.2e-05 2048 410 4000 556416 118.444 63.1844 7882.29 1860.56 9924.8 9925.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 900 0.000128 512 180 608 119808 7.56272 3.40787 65.5961 171.987 248.737 248.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1460 0.000128 512 340 448 130176 6.46691 3.41811 54.6845 104.586 169.317 169.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1470 0.000128 2048 360 1184 133056 18.177 14.3565 526.745 419.332 978.71 978.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1610 0.000512 4096 350 1280 34272 6.64166 144.429 209.592 360.713 360.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 6.4e-05 2048 240 5024 271872 44.2894 28.3562 2918.6 837.726 3829.11 3829.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 3.2e-05 2048 410 4000 555264 118.742 63.2882 5032.03 1860.83 7075.22 7075.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 900 0.000128 512 180 608 115200 7.62378 3.3833 41.535 167.769 220.493 220.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1460 0.000128 512 340 448 129024 6.39814 3.40784 35.6417 103.755 149.36 149.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1470 0.000128 2048 360 1184 133056 18.1411 14.3524 335.098 419.141 786.832 786.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1610 0.000512 4096 350 1280 34128 6.63034 118.827 209.356 334.862 334.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 6.4e-05 2048 240 5024 271296 44.3139 28.3855 2396.28 835.423 3304.54 3304.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 3.2e-05 2048 410 4000 552960 118.669 63.118 4133.97 1856.37 6172.44 6172.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 900 0.000128 512 180 608 117504 7.51315 3.38534 35.2391 170.03 216.346 216.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1460 0.000128 512 340 448 127872 6.58931 3.42051 29.3997 104.666 144.231 144.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1470 0.000128 2048 360 1184 132192 18.1777 14.439 276.236 418.069 727.024 727.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1610 0.000512 4096 350 1280 34320 6.63328 214.855 209.662 431.2 431.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 6.4e-05 2048 240 5024 272640 44.2113 28.3207 4309.84 837.896 5220.4 5220.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1840 3.2e-05 2048 410 4000 556800 118.185 63.183 7377.57 1857.92 9417.17 9417.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 900 0.000128 512 180 608 120320 7.68675 3.41654 62.2562 174.929 248.473 248.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1460 0.000128 512 340 448 130560 6.47248 3.42147 51.8793 104.92 166.848 166.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1470 0.000128 2048 360 1184 133120 18.1362 14.3481 492.834 419.135 944.553 944.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1610 0.000512 4096 350 1280 34240 6.62502 145.347 209.533 361.556 361.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 6.4e-05 2048 240 5024 272640 44.1495 28.3217 2896.34 838.205 3807.15 3807.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 3.2e-05 2048 410 4000 555520 118.614 63.5394 4934.17 1861.85 6978.51 6978.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 900 0.000128 512 180 608 117760 7.58198 3.39789 40.7017 170.175 222.043 222.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1460 0.000128 512 340 448 128000 6.37498 3.39635 34.0108 103.273 147.21 147.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1470 0.000128 2048 360 1184 132480 18.0542 14.3579 328.648 422.775 783.941 784.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1610 0.000512 4096 350 1280 34080 6.61546 121.228 209.247 337.144 337.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 6.4e-05 2048 240 5024 270720 44.1998 28.3146 2405.36 835.579 3313.59 3313.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 3.2e-05 2048 410 4000 552960 118.435 63.1221 4124.74 1856.69 6163.31 6163.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 900 0.000128 512 180 608 115200 7.75526 3.40336 33.9178 169.288 214.545 214.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1460 0.000128 512 340 448 126720 6.45021 3.40358 28.5136 103.408 141.932 142.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1470 0.000128 2048 360 1184 132480 18.1125 14.4524 276.634 421.635 730.936 731.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1610 0.000512 4096 350 1280 34272 6.63312 202.587 209.336 418.606 418.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 6.4e-05 2048 240 5024 271872 44.162 28.3632 4072.93 836.574 4982.18 4982.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 3.2e-05 2048 410 4000 556032 117.643 62.9447 6981.99 1855.09 9017.99 9018.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 900 0.000128 512 180 608 116736 7.65024 3.3993 56.9655 172.221 240.422 240.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1460 0.000128 512 340 448 129024 6.44742 3.40838 48.4991 104.244 162.757 162.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1470 0.000128 2048 360 1184 132864 18.0989 14.4845 465.922 418.49 917.097 917.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1610 0.000512 4096 350 1280 34176 6.63347 131.116 209.518 347.321 347.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 6.4e-05 2048 240 5024 271872 44.1995 28.2973 2638.65 837.599 3548.89 3549.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 3.2e-05 2048 410 4000 556032 117.954 63.0801 4544.59 1857.19 6583.15 6583.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 900 0.000128 512 180 608 116736 7.66186 3.39968 37.6284 171.834 220.71 220.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1460 0.000128 512 340 448 125952 6.47162 3.39933 31.2869 103.374 144.69 144.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1470 0.000128 2048 360 1184 132864 18.1246 14.3905 304.086 419.132 755.837 755.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1610 0.000512 4096 350 1280 33984 6.59949 114.813 208.984 330.451 330.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 6.4e-05 2048 240 5024 269568 44.3095 28.3566 2279.8 835.696 3188.3 3188.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 3.2e-05 2048 410 4000 552960 118.339 63.1452 3915.15 1856.94 5953.9 5954.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 900 0.000128 512 180 608 110592 7.46848 3.34995 30.8254 166.201 208.031 208.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1460 0.000128 512 340 448 124416 6.43514 3.38515 26.7333 102.392 139.099 139.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1470 0.000128 2048 360 1184 132480 18.098 14.3332 262.969 420.282 715.785 715.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1610 0.000512 4096 350 1280 34300 6.62118 200.898 209.5 417.07 417.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 6.4e-05 2048 240 5024 272000 44.386 28.3628 4011.36 837.083 4921.33 4921.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 3.2e-05 2048 410 4000 556800 118.026 63.2429 6867.38 1855.22 8904.2 8904.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 900 0.000128 512 180 608 118400 7.58595 3.40339 57.0695 168.793 237.034 237.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1460 0.000128 512 340 448 129600 6.47648 3.41613 47.9641 104.285 162.295 162.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1470 0.000128 2048 360 1184 132800 18.2681 14.3729 457.522 418.826 909.09 909.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1610 0.000512 4096 350 1280 34200 6.62762 138.886 209.498 355.065 355.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 6.4e-05 2048 240 5024 272000 44.3727 28.4006 2796.1 837.354 3706.37 3706.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 3.2e-05 2048 410 4000 556800 118.112 63.0994 4819.2 1854.92 6855.67 6855.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 900 0.000128 512 180 608 115200 7.77133 3.40378 39.1431 173.113 223.616 223.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1460 0.000128 512 340 448 128000 6.41712 3.40403 33.5232 103.281 146.783 146.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1470 0.000128 2048 360 1184 132800 18.2051 14.3867 321.018 419.015 772.725 772.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1610 0.000512 4096 350 1280 33900 6.57222 114.72 208.587 329.928 329.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 6.4e-05 2048 240 5024 271200 44.5919 28.3773 2310.36 838.267 3221.73 3221.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 3.2e-05 2048 410 4000 556800 118.383 63.182 3988.68 1857.5 6028.05 6028.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 900 0.000128 512 180 608 115200 7.784 3.40022 32.7467 172.12 216.233 216.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1460 0.000128 512 340 448 124800 6.55584 3.40378 27.27 106.207 143.592 143.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1470 0.000128 2048 360 1184 130800 18.1813 14.3544 262.609 416.39 711.636 711.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1610 0.000512 4096 350 1280 34272 6.62768 194.454 209.592 410.724 410.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 6.4e-05 2048 240 5024 272384 44.2263 28.3187 3922.08 837.314 4832.08 4832.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1840 3.2e-05 2048 410 4000 555520 118.124 63.0684 6707.79 1858.14 8747.44 8747.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 900 0.000128 512 180 608 118272 7.60205 3.39952 55.5734 170.644 237.404 237.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1460 0.000128 512 340 448 130816 6.44835 3.40986 47.3532 104.856 162.219 162.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1470 0.000128 2048 360 1184 132608 18.1576 14.4773 447.4 418.88 899.017 899.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1610 0.000512 4096 350 1280 34048 6.60566 134.183 208.841 349.681 349.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 6.4e-05 2048 240 5024 272384 44.1464 28.3691 2730.08 836.998 3639.73 3639.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 3.2e-05 2048 410 4000 555520 118.142 63.0347 4694.55 1856.89 6732.94 6733.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 900 0.000128 512 180 608 114688 7.47962 3.36493 38.0172 167.619 216.668 216.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1460 0.000128 512 340 448 129024 6.37904 3.39878 32.839 103.649 146.42 146.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1470 0.000128 2048 360 1184 132608 18.1209 14.3299 313.73 418.876 765.16 765.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1610 0.000512 4096 350 1280 33936 6.59616 111.089 208.961 326.699 326.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 6.4e-05 2048 240 5024 271488 44.3029 28.3337 2232.71 837.857 3143.33 3143.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 3.2e-05 2048 410 4000 553728 119.133 63.2912 3832.55 1863.08 5878.37 5878.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 900 0.000128 512 180 608 107520 7.91392 3.37446 29.7646 171.997 213.234 213.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1460 0.000128 512 340 448 129024 6.56518 3.41485 27.0758 104.986 142.197 142.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1470 0.000128 2048 360 1184 131712 18.1883 14.3815 255.748 419.412 707.834 707.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1610 0.000512 4096 350 1280 34200 6.61734 191.069 209.271 407.008 407.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 6.4e-05 2048 240 5024 271680 44.4244 28.5002 3831.9 837.924 4742.89 4743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 3.2e-05 2048 410 4000 556800 118.027 63.0349 6587.95 1859.7 8629.03 8629.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 900 0.000128 512 180 608 119040 7.54438 3.40173 54.5274 173.39 239.045 239.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1460 0.000128 512 340 448 130560 6.44134 3.41936 45.8031 104.617 160.434 160.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1470 0.000128 2048 360 1184 132960 18.1845 14.3794 437.241 419.197 889.106 889.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1610 0.000512 4096 350 1280 34080 6.61328 136.239 209.248 352.152 352.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 6.4e-05 2048 240 5024 270720 44.2179 28.356 2725.42 835.582 3633.71 3633.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 3.2e-05 2048 410 4000 552960 118.419 63.0854 4666.04 1857.1 6704.97 6705.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 900 0.000128 512 180 608 115200 7.75341 3.40378 38.2772 171.393 221.021 221.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1460 0.000128 512 340 448 126720 6.44934 3.40035 32.0523 103.397 145.458 145.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1470 0.000128 2048 360 1184 132480 18.1123 14.3658 313.052 418.183 763.819 763.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1610 0.000512 4096 350 1280 33840 6.5752 111.962 208.591 327.178 327.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 6.4e-05 2048 240 5024 270720 44.3853 28.3914 2253.72 835.825 3162.46 3162.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 3.2e-05 2048 410 4000 552960 118.885 63.0964 3880.1 1858.67 5921.08 5921.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 900 0.000128 512 180 608 115200 7.42906 3.3663 32.3108 171.353 214.643 214.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1460 0.000128 512 340 448 126720 6.62976 3.41837 27.1795 104.755 142.138 142.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1470 0.000128 2048 360 1184 132480 18.2069 14.373 260.242 418.472 711.394 711.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1610 0.000512 4096 350 1280 34176 6.61094 191.603 209.164 407.427 407.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 6.4e-05 2048 240 5024 272384 44.2245 28.3972 3861.5 838.731 4772.99 4773.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 3.2e-05 2048 410 4000 557056 117.877 63.164 6610.49 1859.14 8651 8651.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 900 0.000128 512 180 608 118784 7.72691 3.40771 54.6312 174.942 240.893 241.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1460 0.000128 512 340 448 129024 6.51498 3.4135 45.5786 104.704 160.369 160.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1470 0.000128 2048 360 1184 132608 18.1148 14.4159 440.004 422.162 894.796 894.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1610 0.000512 4096 350 1280 34048 6.62109 129.974 208.994 345.64 345.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 6.4e-05 2048 240 5024 270336 44.2709 28.3218 2595.54 835.628 3503.9 3504.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 3.2e-05 2048 410 4000 552960 118.636 63.4259 4453.01 1858.65 6494.05 6494.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 900 0.000128 512 180 608 114688 7.96762 3.41437 36.3407 174.979 222.889 223.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1460 0.000128 512 340 448 126976 6.59402 3.41197 30.7832 104.7 145.647 145.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1470 0.000128 2048 360 1184 132096 18.1403 14.3348 297.765 418.232 748.579 748.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1610 0.000512 4096 350 1280 33792 6.5743 117.659 208.284 332.566 332.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 6.4e-05 2048 240 5024 270336 44.1715 28.2424 2348.38 833.137 3254.07 3254.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 3.2e-05 2048 410 4000 552960 117.597 62.7493 4048.72 1847.96 6077.36 6077.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 900 0.000128 512 180 608 110592 7.50131 3.3481 31.7841 164.649 207.465 207.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1460 0.000128 512 340 448 122880 6.60445 3.39763 27.5955 103.395 141.147 141.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1470 0.000128 2048 360 1184 132096 18.0853 14.334 271.689 417.207 721.416 721.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1610 0.000512 4096 350 1280 34368 6.63302 147.903 209.539 364.129 364.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 6.4e-05 2048 240 5000 272640 44.1732 28.3832 2984.13 838.053 3894.88 3895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1840 3.2e-05 2048 410 4000 557568 117.706 63.0723 5126.67 1855.73 7163.52 7163.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 900 0.000128 512 180 600 121856 7.52787 3.40966 42.7437 174.24 228.107 228.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1460 0.000128 512 340 440 132608 6.38259 3.41018 35.0409 104.905 149.897 150.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1470 0.000128 2048 360 1200 132352 18.1245 14.3398 351.659 419.074 803.306 803.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1610 0.000512 4096 350 1280 34304 6.6337 94.8531 209.509 311.047 311.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 6.4e-05 2048 240 5000 272384 44.252 28.2889 1921.76 838.567 2833.01 2833.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1840 3.2e-05 2048 410 4000 557056 117.936 63.1087 3305.81 1858.52 5345.71 5345.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 900 0.000128 512 180 600 120832 7.60371 3.40787 27.5221 172.255 210.97 211.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1460 0.000128 512 340 440 132096 6.37677 3.40787 22.615 104.654 137.209 137.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1470 0.000128 2048 360 1200 132352 18.2055 14.3412 540.416 419.444 992.512 992.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1610 0.000512 4096 350 1280 34360 6.63757 169.167 209.703 385.561 385.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 6.4e-05 2048 240 5000 272640 44.3344 28.3853 3408.17 838.585 4319.63 4319.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1840 3.2e-05 2048 410 4000 557440 118.166 63.176 5843.07 1857.58 7882.33 7882.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 900 0.000128 512 180 600 122880 7.55005 3.42038 49.4458 173.737 234.341 234.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1460 0.000128 512 340 440 132480 6.40954 3.41811 40.106 104.991 155.084 155.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1470 0.000128 2048 360 1200 132320 18.2196 14.4225 397.517 419.416 849.683 849.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1610 0.000512 4096 350 1280 34320 6.62234 107.415 209.5 323.588 323.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 6.4e-05 2048 240 5000 272640 44.2163 28.3993 2157.42 837.88 3068.05 3068.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1840 3.2e-05 2048 410 4000 556800 118.207 63.2397 3705.96 1858.3 5746.03 5746.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 900 0.000128 512 180 600 122880 7.53264 3.41981 31.8415 171.779 214.758 214.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1460 0.000128 512 340 440 131840 6.42227 3.41606 25.8211 104.917 140.731 140.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1470 0.000128 2048 360 1200 132160 18.17 14.3667 251.51 419.12 703.268 703.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1610 0.000512 4096 350 1280 34200 6.62323 87.7581 209.038 303.47 303.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 6.4e-05 2048 240 5000 271680 44.4225 28.3914 1754.19 836.993 2664.14 2664.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1840 3.2e-05 2048 410 4000 556800 118 63.056 3021.91 1854.17 5057.45 5057.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 900 0.000128 512 180 600 119040 7.5472 3.40173 25.5807 171.182 207.896 208.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1460 0.000128 512 340 440 130560 6.44461 3.42016 21.1011 104.493 135.619 135.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1470 0.000128 2048 360 1200 132000 18.2036 14.4201 206.362 418.725 657.813 657.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1610 0.000512 4096 350 1280 34368 6.64493 155.521 209.625 371.842 371.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 6.4e-05 2048 240 5000 272256 44.2402 28.5088 3127.22 837.58 4037.7 4037.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 3.2e-05 2048 410 4000 556800 118.085 63.1681 5375.38 1856.48 7413.44 7413.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 900 0.000128 512 180 600 121344 7.53469 3.4167 44.6827 176.508 232.328 232.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1460 0.000128 512 340 440 132096 6.39197 3.41565 36.6809 104.749 151.396 151.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1470 0.000128 2048 360 1200 132288 18.1432 14.3468 363.969 418.928 815.489 815.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1610 0.000512 4096 350 1280 34272 6.63347 102.216 209.484 318.384 318.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 6.4e-05 2048 240 5000 271872 44.1547 28.3763 2038.56 837.17 2948.4 2948.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 3.2e-05 2048 410 4000 556032 117.672 62.9291 3499.79 1856.28 5536.98 5537.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 900 0.000128 512 180 600 119808 7.46077 3.39558 29.1863 172.303 212.527 212.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1460 0.000128 512 340 440 130560 6.38976 3.40646 23.9187 104.319 138.195 138.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1470 0.000128 2048 360 1200 132096 18.1283 14.4151 238.197 421.332 692.169 692.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1610 0.000512 4096 350 1280 34272 6.64576 89.0701 209.57 305.337 305.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 6.4e-05 2048 240 5000 271872 44.2751 28.3603 1675.78 837.639 2586.2 2586.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1840 3.2e-05 2048 410 4000 555264 118.767 63.2687 2881.26 1860.67 4924.3 4924.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 900 0.000128 512 180 600 115200 7.62506 3.38144 23.5773 171.979 206.744 206.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1460 0.000128 512 340 440 129024 6.40112 3.40835 19.8887 103.761 133.623 133.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1470 0.000128 2048 360 1200 131904 18.1913 14.3551 195.799 419.086 647.533 647.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1610 0.000512 4096 350 1280 34328 6.6312 220.84 209.457 436.979 437.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 6.4e-05 2048 240 5000 272384 44.3553 28.3907 4466.07 837.794 5376.75 5376.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 3.2e-05 2048 410 4000 557312 118.041 63.1806 7686.14 1859.77 9727.46 9727.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 900 0.000128 512 180 600 121856 7.59203 3.41606 63.9308 174.848 249.963 250.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1460 0.000128 512 340 440 132608 6.39411 3.41632 52.5355 104.746 167.252 167.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1470 0.000128 2048 360 1200 132384 18.2186 14.3706 523.329 419.036 975.056 975.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1610 0.000512 4096 350 1280 34272 6.63757 139.289 209.611 355.589 355.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 6.4e-05 2048 240 5000 271488 44.3124 28.3 2797.79 837.397 3707.94 3708.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 3.2e-05 2048 410 4000 555520 118.074 63.062 4809.42 1857.95 6848.83 6849.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 900 0.000128 512 180 600 118272 7.61066 3.4016 40.1268 172.757 224.083 224.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1460 0.000128 512 340 440 132608 6.38096 3.41197 33.8968 104.867 148.718 148.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1470 0.000128 2048 360 1200 132160 18.1614 14.3667 328.648 418.918 780.2 780.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1610 0.000512 4096 350 1280 34104 6.59888 113.275 209.017 328.94 329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 6.4e-05 2048 240 5000 271488 44.4501 28.3402 2273.73 837.575 3184.23 3184.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 3.2e-05 2048 410 4000 556416 118.112 62.9815 3926.04 1855.53 5962.98 5963.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 900 0.000128 512 180 600 118272 7.79654 3.41654 33.0201 174.37 218.786 218.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1460 0.000128 512 340 440 131712 6.42986 3.4176 27.698 104.906 142.608 142.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1470 0.000128 2048 360 1200 131712 18.2145 14.393 267.821 419.089 719.618 719.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1610 0.000512 4096 350 1280 34304 6.62499 206.701 209.332 422.708 422.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 6.4e-05 2048 240 5000 272384 44.2118 28.2972 4116.59 838.048 5027.28 5027.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1840 3.2e-05 2048 410 4000 557056 117.838 63.479 7077.28 1857.05 9115.98 9116.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 900 0.000128 512 180 600 120832 7.60294 3.40966 59.4344 170.57 241.202 241.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1460 0.000128 512 340 440 132096 6.37402 3.4143 49.0684 104.562 163.572 163.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1470 0.000128 2048 360 1200 132352 18.1539 14.3352 485.7 419.077 937.37 937.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1610 0.000512 4096 350 1280 34176 6.61094 130.099 208.993 345.753 345.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 6.4e-05 2048 240 5000 272384 44.1989 28.3706 2526.2 838.033 3436.94 3437.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 3.2e-05 2048 410 4000 557056 117.899 63.0822 4410.32 1857.35 6448.98 6449.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 900 0.000128 512 180 600 118784 7.73184 3.40976 38.0961 172.761 222.178 222.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1460 0.000128 512 340 440 131072 6.42115 3.40986 31.8782 104.612 146.476 146.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1470 0.000128 2048 360 1200 131584 18.1342 14.3544 309.788 417.889 760.265 760.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1610 0.000512 4096 350 1280 34176 6.63344 105.806 209.281 321.77 321.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 6.4e-05 2048 240 5000 271872 44.1956 28.2717 2073.89 836.622 2983.11 2983.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 3.2e-05 2048 410 4000 556032 117.97 62.9453 3594 1854.48 5629.71 5629.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 900 0.000128 512 180 600 116736 7.6615 3.39939 30.4884 172.777 214.509 214.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1460 0.000128 512 340 440 129024 6.34771 3.3936 25.5849 103.254 138.736 138.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1470 0.000128 2048 360 1200 132096 18.1394 14.3934 252.139 418.641 703.414 703.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1610 0.000512 4096 350 1280 34344 6.64992 211.701 209.736 428.14 428.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 6.4e-05 2048 240 5000 272448 44.3184 28.3546 4266.23 838.106 5177.15 5177.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 3.2e-05 2048 410 4000 556416 118.435 63.3225 7317.43 1859.85 9359.35 9359.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 900 0.000128 512 180 600 119808 7.56298 3.40755 61.4996 169.729 242.384 242.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1460 0.000128 512 340 440 131328 6.4168 3.42019 50.7782 104.555 165.32 165.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1470 0.000128 2048 360 1200 132192 18.1806 14.3641 496.222 419.225 948.093 948.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1610 0.000512 4096 350 1280 34272 6.63962 138.674 209.547 354.911 354.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 6.4e-05 2048 240 5000 271872 44.2594 28.3915 2760.63 837.528 3670.94 3671.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 3.2e-05 2048 410 4000 555264 118.719 63.3461 4720.66 1860.38 6763.43 6763.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 900 0.000128 512 180 600 115200 7.62282 3.37674 38.2595 169.852 219.298 219.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1460 0.000128 512 340 440 129024 6.39382 3.41197 32.3365 103.738 146.032 146.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1470 0.000128 2048 360 1200 131904 18.1799 14.3544 321.369 422.576 776.58 776.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1610 0.000512 4096 350 1280 34128 6.62733 122.1 209.175 337.952 338.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 6.4e-05 2048 240 5000 271296 44.341 28.3484 2427.04 834.742 3334.6 3334.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 3.2e-05 2048 410 4000 552960 118.619 63.1214 4155 1855 6192.06 6192.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 900 0.000128 512 180 600 117504 7.51706 3.38922 34.2713 172.059 217.421 217.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1460 0.000128 512 340 440 131328 6.43187 3.41222 29.2771 108.088 147.364 147.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1470 0.000128 2048 360 1200 131328 18.1941 14.3606 283.491 417.731 733.879 733.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1610 0.000512 4096 350 1280 33984 6.61056 107.798 208.824 323.284 323.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 6.4e-05 2048 240 5000 269568 44.2947 28.2544 2148.46 835.032 3056.18 3056.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 3.2e-05 2048 410 4000 552960 118.335 62.8817 3718.66 1855.45 5755.66 5755.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 900 0.000128 512 180 600 110592 7.4721 3.34541 29.6716 169.285 209.955 210.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1460 0.000128 512 340 440 124416 6.44323 3.3833 24.7897 102.308 137.078 137.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1470 0.000128 2048 360 1200 131328 18.1364 14.4957 253.177 417.979 703.888 703.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1610 0.000512 4096 350 1280 34320 6.63011 200.41 209.506 416.596 416.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 6.4e-05 2048 240 5000 272640 44.2015 28.3483 3992.55 837.885 4903.13 4903.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 3.2e-05 2048 410 4000 556800 118.194 63.2061 6831.42 1857.98 8871.12 8871.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 900 0.000128 512 180 600 122880 7.52726 3.41677 58.6241 174.937 244.692 244.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1460 0.000128 512 340 440 131840 6.42637 3.41811 47.5344 104.922 162.455 162.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1470 0.000128 2048 360 1200 132160 18.1726 14.3565 464.07 419.123 915.821 915.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1610 0.000512 4096 350 1280 34240 6.62643 134.761 209.701 351.142 351.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 6.4e-05 2048 240 5000 272640 44.1328 28.3342 2713.7 838.909 3625.21 3625.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 3.2e-05 2048 410 4000 555520 118.641 63.3543 4658.53 1866.1 6706.95 6707.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 900 0.000128 512 180 600 117760 7.58419 3.39968 39.1772 170.269 220.613 220.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1460 0.000128 512 340 440 128000 6.37741 3.39149 32.0548 103.354 145.334 145.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1470 0.000128 2048 360 1200 131200 18.1083 14.3487 315.434 418.019 766.013 766.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1610 0.000512 4096 350 1280 34080 6.61331 112.994 209.271 328.929 328.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 6.4e-05 2048 240 5000 270720 44.2042 28.3186 2255.92 835.694 3164.27 3164.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 3.2e-05 2048 410 4000 552960 118.408 63.1118 3889.96 1856.93 5928.73 5928.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 900 0.000128 512 180 600 115200 7.74582 3.4017 32.2654 171.409 215.003 215.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1460 0.000128 512 340 440 126720 6.44867 3.40003 26.5483 103.409 139.964 140.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1470 0.000128 2048 360 1200 131520 18.1454 14.441 266.015 418.253 716.958 717.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1610 0.000512 4096 350 1280 33920 6.5929 113.72 208.845 329.208 329.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 6.4e-05 2048 240 5000 268800 44.143 28.1532 2198.15 832.473 3103.06 3103.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1840 3.2e-05 2048 410 4000 552960 120.049 63.5936 3846.9 1871.09 5901.96 5902.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 900 0.000128 512 180 600 112640 7.89786 3.39558 30.5806 172.633 214.695 214.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1460 0.000128 512 340 440 128000 6.39626 3.39946 26.5251 103.46 139.932 140.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1470 0.000128 2048 360 1200 130560 18.0902 14.4022 262.482 416.738 711.811 711.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1610 0.000512 4096 350 1280 34272 6.63552 187.61 209.365 403.662 403.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 6.4e-05 2048 240 5000 271872 44.1526 28.3084 3760.01 836.699 4669.32 4669.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 3.2e-05 2048 410 4000 556032 117.654 62.9733 6459.76 1854.77 8495.48 8495.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 900 0.000128 512 180 600 119808 7.4655 3.39818 53.9088 168.043 232.994 233.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1460 0.000128 512 340 440 130560 6.39126 3.40227 44.2773 104.26 158.488 158.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1470 0.000128 2048 360 1200 132096 18.1345 14.3636 437.554 418.553 888.705 888.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1610 0.000512 4096 350 1280 34176 6.63533 133.263 209.3 349.248 349.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 6.4e-05 2048 240 5000 271872 44.1763 28.4286 2671.12 836.692 3580.55 3580.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 3.2e-05 2048 410 4000 556032 117.954 63.0201 4597.5 1855.06 6633.86 6634.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 900 0.000128 512 180 600 116736 7.6583 3.3977 37.8876 170.689 219.814 219.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1460 0.000128 512 340 440 129024 6.34746 3.39878 31.512 103.258 144.672 144.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1470 0.000128 2048 360 1200 132096 18.1437 14.3292 313.576 418.665 764.816 764.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1610 0.000512 4096 350 1280 33984 6.60445 109.55 208.962 325.165 325.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 6.4e-05 2048 240 5000 269568 44.3036 28.2399 2183.04 835.606 3091.32 3091.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 3.2e-05 2048 410 4000 552960 118.345 62.954 3766.67 1857.33 5805.62 5805.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 900 0.000128 512 180 600 110592 7.46637 3.34662 30.0438 165.954 206.993 207.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1460 0.000128 512 340 440 124416 6.44442 3.38128 25.1108 102.381 137.469 137.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1470 0.000128 2048 360 1200 131328 18.1365 14.3285 256.959 418.266 707.794 707.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1610 0.000512 4096 350 1280 33792 6.57978 103.686 208.482 318.8 318.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 6.4e-05 2048 240 5000 270336 44.1283 28.2806 2058.95 833.917 2965.42 2965.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 3.2e-05 2048 410 4000 552960 117.608 62.5839 3528.48 1849.29 5558.27 5558.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 900 0.000128 512 180 600 110592 7.48586 3.34848 28.263 164.748 204.029 204.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1460 0.000128 512 340 440 129024 6.35872 3.39354 24.8781 103.498 138.282 138.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1470 0.000128 2048 360 1200 130560 18.1433 14.334 238.933 417.553 689.064 689.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1610 0.000512 4096 350 1280 34300 6.63299 194.035 209.699 410.419 410.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 6.4e-05 2048 240 5000 272000 44.3802 28.3511 3904.96 837.894 4815.73 4815.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 3.2e-05 2048 410 4000 556800 117.987 63.0307 6711.66 1856.34 8749.34 8749.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 900 0.000128 512 180 600 118400 7.5912 3.40173 55.8611 173.122 240.162 240.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1460 0.000128 512 340 440 131200 6.40499 3.41616 46.5986 104.388 160.965 161.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1470 0.000128 2048 360 1200 132000 18.2572 14.4077 455.338 420.422 908.524 908.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1610 0.000512 4096 350 1280 34200 6.63142 133.282 209.705 349.669 349.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 6.4e-05 2048 240 5000 272000 44.3864 28.3504 2654.23 838.268 3565.37 3565.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 3.2e-05 2048 410 4000 556800 118.12 63.1826 4558.48 1857.34 6597.44 6597.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 900 0.000128 512 180 600 115200 7.76378 3.40509 37.1944 171.121 219.666 219.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1460 0.000128 512 340 440 128000 6.41027 3.40397 30.8661 103.382 144.218 144.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1470 0.000128 2048 360 1200 132000 18.2226 14.4058 310.052 419.421 762.203 762.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1610 0.000512 4096 350 1280 33900 6.57645 114.4 208.428 329.457 329.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 6.4e-05 2048 240 5000 271200 44.5984 28.4017 2297.55 837.625 3208.32 3208.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 3.2e-05 2048 410 4000 556800 118.356 63.1276 3986.12 1856.09 6024.02 6024.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 900 0.000128 512 180 600 115200 7.7825 3.404 32.8187 171.003 215.188 215.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1460 0.000128 512 340 440 129600 6.37846 3.40432 27.3748 103.349 140.665 140.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1470 0.000128 2048 360 1200 130800 18.1941 14.3538 268.273 416.072 716.996 717.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1610 0.000512 4096 350 1280 34000 6.62442 105.839 209.468 321.98 322.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 6.4e-05 2048 240 5000 268800 44.3316 28.2317 2084.51 833.438 2990.65 2990.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 3.2e-05 2048 410 4000 550400 118.868 62.9851 3597.48 1856.35 5636.02 5636.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 900 0.000128 512 180 600 115200 7.76598 3.40381 30.2694 168.999 210.623 210.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1460 0.000128 512 340 440 128000 6.40013 3.39744 24.7722 103.395 138.121 138.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1470 0.000128 2048 360 1200 131200 18.1104 14.3565 247.176 417.329 697.077 697.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1610 0.000512 4096 350 1296 34336 6.63757 162.804 209.648 379.142 379.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 6.4e-05 2048 240 5040 272640 44.1522 28.3038 3219.36 837.926 4129.88 4130
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1840 3.2e-05 2048 410 4032 556544 118.151 63.0347 5541.77 1858.81 7582.09 7582.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 900 0.000128 512 180 624 120832 7.59936 3.40739 47.2222 176.354 234.77 234.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1460 0.000128 512 340 432 129024 6.54266 3.40973 37.1338 104.889 152.131 152.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1470 0.000128 2048 360 1200 132736 18.1237 14.3575 378.614 418.996 830.194 830.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1610 0.000512 4096 350 1296 34304 6.63888 104.227 209.643 320.561 320.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 6.4e-05 2048 240 5040 272384 44.2188 28.3197 2073.63 837.831 2984.14 2984.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1840 3.2e-05 2048 410 4032 556032 118.477 63.1008 3572.96 1859.7 5614.56 5614.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 900 0.000128 512 180 624 120832 7.60941 3.40883 30.8327 174.56 216.599 216.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1460 0.000128 512 340 432 128000 6.5607 3.40787 24.0803 104.565 138.772 138.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1470 0.000128 2048 360 1200 132608 18.1946 14.3501 582.597 419.078 1034.32 1034.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1610 0.000512 4096 350 1296 34272 6.63606 86.4444 209.816 302.947 303.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1280 6.4e-05 2048 240 5040 271872 44.1641 28.2911 1713.74 837.264 2623.6 2623.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1840 3.2e-05 2048 410 4032 554496 118.453 63.3388 2944.02 1861.84 4987.97 4988.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 900 0.000128 512 180 624 116736 7.65318 3.39683 24.678 171.388 207.298 207.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1460 0.000128 512 340 432 127488 6.5177 3.40502 19.9271 104.328 134.333 134.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1470 0.000128 2048 360 1200 132480 18.1482 14.336 572.132 418.835 1023.56 1023.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1610 0.000512 4096 350 1296 34320 6.64179 156.281 209.799 372.772 372.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 6.4e-05 2048 240 5040 272640 44.3567 28.4652 3138.92 838.75 4050.63 4050.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 3.2e-05 2048 410 4032 556160 118.882 63.1627 5402.83 1861.53 7446.72 7446.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 900 0.000128 512 180 624 121600 7.63984 3.4201 45.9458 171.282 228.473 228.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1460 0.000128 512 340 432 129280 6.56131 3.41798 36.0708 104.989 151.193 151.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1470 0.000128 2048 360 1200 132800 18.2215 14.4056 363.691 419.424 815.843 815.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1610 0.000512 4096 350 1296 34240 6.63648 102.767 209.379 318.831 318.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 6.4e-05 2048 240 5040 272640 44.2062 28.33 2052.12 837.884 2962.68 2962.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1840 3.2e-05 2048 410 4032 555520 118.808 63.3196 3521.7 1861.16 5565.29 5565.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 900 0.000128 512 180 624 120320 7.68486 3.4119 30.054 174.788 216.126 216.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1460 0.000128 512 340 432 129280 6.54541 3.41606 23.8388 104.917 138.87 139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1470 0.000128 2048 360 1200 132800 18.1596 14.3789 238.36 419.121 690.122 690.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1610 0.000512 4096 350 1296 34200 6.6273 83.5943 209.381 299.654 299.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 6.4e-05 2048 240 5040 271680 44.4462 28.3505 1670.23 837.133 2580.3 2580.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1840 3.2e-05 2048 410 4032 554880 119.042 63.2201 2887.37 1859.66 4929.61 4929.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 900 0.000128 512 180 624 119040 7.54858 3.40317 25.0635 169.963 206.164 206.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1460 0.000128 512 340 432 128640 6.5296 3.42016 19.8178 104.523 134.446 134.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1470 0.000128 2048 360 1200 132480 18.2016 14.3614 196.05 418.808 647.526 647.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1610 0.000512 4096 350 1296 34320 6.63341 216.601 209.591 432.878 432.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 6.4e-05 2048 240 5040 272256 44.1719 28.3196 4367.46 837.25 5277.34 5277.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 3.2e-05 2048 410 4032 556032 118.372 63.382 7522.38 1859.69 9564.16 9564.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 900 0.000128 512 180 624 119808 7.60342 3.4129 62.8009 171.216 245.221 245.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1460 0.000128 512 340 432 129024 6.53542 3.41488 49.8565 104.699 164.66 164.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1470 0.000128 2048 360 1200 132672 18.141 14.4712 506.731 418.778 958.223 958.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1610 0.000512 4096 350 1296 34272 6.63299 137.005 209.596 353.287 353.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 6.4e-05 2048 240 5040 271872 44.1821 28.3034 2738.08 836.388 3647.1 3647.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 3.2e-05 2048 410 4032 554496 118.369 63.1012 4708.8 1858.21 6748.81 6749.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 900 0.000128 512 180 624 116736 7.64176 3.39866 39.6995 168.133 219.058 219.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1460 0.000128 512 340 432 127488 6.52221 3.40787 32.0066 104.219 146.309 146.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1470 0.000128 2048 360 1200 132480 18.1237 14.3357 318.395 421.929 772.892 772.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1610 0.000512 4096 350 1296 34128 6.62941 110.422 209.163 326.267 326.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 6.4e-05 2048 240 5040 271872 44.276 28.3663 2208 837.86 3118.64 3118.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1840 3.2e-05 2048 410 4032 555264 118.768 63.1856 3821.86 1861.13 5865.27 5865.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 900 0.000128 512 180 624 115200 7.62512 3.38378 32.1235 171.417 214.733 214.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1460 0.000128 512 340 432 126720 6.4992 3.40938 26.1217 103.774 139.961 140.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1470 0.000128 2048 360 1200 132480 18.1637 14.364 258.809 419.204 710.645 710.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1610 0.000512 4096 350 1296 34176 6.64435 93.5535 209.611 309.862 309.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 6.4e-05 2048 240 5040 271872 44.2012 28.2993 1868.15 836.67 2777.45 2777.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1840 3.2e-05 2048 410 4032 552960 119.409 63.2832 3212.84 1864.7 5260.57 5260.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 900 0.000128 512 180 624 116736 7.6705 3.39651 27.716 169.753 208.724 208.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1460 0.000128 512 340 432 125952 6.47978 3.39965 22.1075 103.258 135.402 135.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1470 0.000128 2048 360 1200 132096 18.1493 14.3617 217.86 418.665 669.137 669.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1610 0.000512 4096 350 1296 34272 6.63126 200.897 209.583 417.163 417.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 6.4e-05 2048 240 5040 272384 44.381 28.4242 4031.31 838.28 4942.54 4942.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 3.2e-05 2048 410 4032 556416 118.583 63.1169 6939.84 1862.69 8984.56 8984.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 900 0.000128 512 180 624 121856 7.59446 3.4175 59.3403 172.769 243.304 243.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1460 0.000128 512 340 432 129024 6.55878 3.41478 46.6143 104.802 161.544 161.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1470 0.000128 2048 360 1200 132608 18.1983 14.377 468.451 419.281 920.41 920.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1610 0.000512 4096 350 1296 34160 6.6351 127.052 209.135 342.872 342.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 6.4e-05 2048 240 5040 271488 44.3193 28.3593 2542.11 836.638 3451.57 3451.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1840 3.2e-05 2048 410 4032 555520 118.147 63.3546 4392.03 1857.92 6431.77 6432.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 900 0.000128 512 180 624 118272 7.60877 3.40378 38.0722 173.644 222.91 223.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1460 0.000128 512 340 432 129024 6.53898 3.41811 30.7436 104.77 145.627 145.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1470 0.000128 2048 360 1200 132160 18.1586 14.3844 297.133 418.748 748.525 748.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1610 0.000512 4096 350 1296 34104 6.62051 104.397 209.125 320.194 320.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 6.4e-05 2048 240 5040 271488 44.4722 28.5614 2090.34 836.741 3000.26 3000.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 3.2e-05 2048 410 4032 553728 119.298 63.2217 3598.59 1861.37 5642.8 5643.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 900 0.000128 512 180 624 118272 7.79395 3.41427 31.19 170.397 212.984 213.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1460 0.000128 512 340 432 129024 6.56371 3.42016 25.2902 104.804 140.237 140.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1470 0.000128 2048 360 1200 132384 18.2028 14.3976 245.016 418.672 696.391 696.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1610 0.000512 4096 350 1296 34048 6.63549 94.2879 209.125 310.1 310.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 6.4e-05 2048 240 5040 270592 44.3919 28.4255 1872.4 836.891 2782.24 2782.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 3.2e-05 2048 410 4032 555520 118.28 63.012 3255.21 1856.41 5293.22 5293.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 900 0.000128 512 180 624 114688 7.49114 3.36435 27.4092 170.71 209.163 209.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1460 0.000128 512 340 432 125440 6.53962 3.39635 22.3239 103.638 136.056 136.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1470 0.000128 2048 360 1200 131712 18.1426 14.3524 221.724 418.813 673.131 673.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1610 0.000512 4096 350 1296 34304 6.63862 192.985 209.648 409.32 409.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 6.4e-05 2048 240 5040 272384 44.2087 28.4221 3824.68 837.859 4735.3 4735.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 3.2e-05 2048 410 4032 556032 118.482 63.1547 6634.13 1864.74 8680.83 8681.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 900 0.000128 512 180 624 120832 7.60592 3.40477 57.9813 173.502 242.673 242.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1460 0.000128 512 340 432 128000 6.55261 3.408 45.6748 104.573 160.369 160.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1470 0.000128 2048 360 1200 132608 18.1495 14.3514 454.065 419.085 905.751 905.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1610 0.000512 4096 350 1296 34176 6.6295 125.569 209.307 341.557 341.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 6.4e-05 2048 240 5040 272384 44.2167 28.3197 2438.09 838.066 3348.83 3348.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 3.2e-05 2048 410 4032 555008 118.846 63.2455 4243.11 1862.86 6288.38 6288.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 900 0.000128 512 180 624 118784 7.73373 3.40746 37.0139 174.606 222.943 223.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1460 0.000128 512 340 432 126976 6.58883 3.40541 29.4835 104.612 144.247 144.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1470 0.000128 2048 360 1200 132096 18.1307 14.3409 293.851 417.897 744.321 744.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1610 0.000512 4096 350 1296 34176 6.6367 104.507 209.631 320.827 320.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 6.4e-05 2048 240 5040 271872 44.2085 28.3705 1990.82 836.763 2900.3 2900.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 3.2e-05 2048 410 4032 552960 119.402 63.4181 3489.34 1863.04 5535.51 5535.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 900 0.000128 512 180 624 116736 7.6616 3.3937 30.829 169.764 211.833 211.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1460 0.000128 512 340 432 125952 6.4727 3.39824 24.7678 103.275 138.067 138.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1470 0.000128 2048 360 1200 132096 18.1537 14.3404 248.116 418.704 699.417 699.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1610 0.000512 4096 350 1296 34048 6.63376 92.0388 209.306 308.032 308.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 6.4e-05 2048 240 5040 270336 44.2717 28.2832 1747.78 835.635 2656.11 2656.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 3.2e-05 2048 410 4032 552960 118.729 62.9838 3065.27 1858.05 5105.36 5105.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 900 0.000128 512 180 624 114688 7.97011 3.41552 26.7709 171.574 209.914 210.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1460 0.000128 512 340 432 126976 6.60323 3.4169 22.0326 104.697 136.904 137.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1470 0.000128 2048 360 1200 132096 18.1371 14.4851 218.05 418.245 669.019 669.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1610 0.000512 4096 350 1296 34272 6.64067 192.332 209.678 408.702 408.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 6.4e-05 2048 240 5040 272448 44.3282 28.3368 3840.99 838.376 4752.16 4752.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 3.2e-05 2048 410 4032 556416 118.553 63.2815 6618.61 1858.89 8659.66 8659.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 900 0.000128 512 180 624 119808 7.55174 3.41078 56.8116 173.98 241.938 242.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1460 0.000128 512 340 432 127872 6.5489 3.42016 44.6284 104.567 159.321 159.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1470 0.000128 2048 360 1200 132480 18.1944 14.5287 445.081 419.319 897.221 897.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1610 0.000512 4096 350 1296 34128 6.63533 133.871 209.134 349.693 349.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 6.4e-05 2048 240 5040 271872 44.2633 28.3947 2657.13 837.746 3567.67 3567.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 3.2e-05 2048 410 4032 555264 118.751 63.2298 4570.38 1860.86 6613.55 6613.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 900 0.000128 512 180 624 115200 7.62362 3.38141 38.0787 169.314 218.583 218.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1460 0.000128 512 340 432 126720 6.50058 3.40954 30.8965 103.761 144.72 144.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1470 0.000128 2048 360 1200 132480 18.153 14.3585 308.328 419.139 760.081 760.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1610 0.000512 4096 350 1296 34128 6.6368 113.148 209.511 329.346 329.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 6.4e-05 2048 240 5040 271296 44.3322 28.3358 2244.86 834.831 3152.5 3152.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 3.2e-05 2048 410 4032 552960 118.848 62.9821 3869.34 1855.23 5906.72 5906.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 900 0.000128 512 180 624 117504 7.52256 3.38592 33.0336 168.924 213.049 213.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1460 0.000128 512 340 432 127872 6.58627 3.41405 26.5369 104.579 141.272 141.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1470 0.000128 2048 360 1200 131328 18.1908 14.3957 259.628 417.781 710.098 710.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1610 0.000512 4096 350 1296 33984 6.62858 113.437 209.132 329.246 329.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 6.4e-05 2048 240 5040 269568 44.2874 28.279 2236.41 835.023 3144.13 3144.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 3.2e-05 2048 410 4032 552960 118.338 62.9864 3883.76 1855.43 5920.84 5921.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 900 0.000128 512 180 624 110592 7.4697 3.34717 31.5427 167.428 209.973 210.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1460 0.000128 512 340 432 124416 6.4424 3.38102 25.8395 102.311 138.129 138.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1470 0.000128 2048 360 1200 131328 18.1276 14.331 262.226 417.98 712.766 712.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1610 0.000512 4096 350 1296 34240 6.62781 190.628 209.583 406.891 406.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 6.4e-05 2048 240 5040 272640 44.1911 28.3718 3799.75 838.689 4711.14 4711.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1840 3.2e-05 2048 410 4032 555520 118.842 63.2092 6525.24 1863.1 8570.72 8570.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 900 0.000128 512 180 624 120320 7.68355 3.42026 55.6403 173.839 240.768 240.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1460 0.000128 512 340 432 129280 6.55053 3.42035 44.3087 105.016 159.453 159.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1470 0.000128 2048 360 1200 132800 18.1562 14.4015 440.693 432.078 905.433 905.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1610 0.000512 4096 350 1296 34080 6.61296 135.471 208.987 351.123 351.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 6.4e-05 2048 240 5040 272640 44.1393 28.3169 2718.86 838.236 3629.69 3629.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 3.2e-05 2048 410 4032 555520 118.767 63.1884 4674.4 1861.91 6718.59 6718.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 900 0.000128 512 180 624 117760 7.58368 3.39354 39.5741 169.572 220.304 220.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1460 0.000128 512 340 432 125440 6.48432 3.39558 31.2075 103.272 144.517 144.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1470 0.000128 2048 360 1200 131840 18.0913 14.3545 314.88 417.692 765.12 765.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1610 0.000512 4096 350 1296 34080 6.63302 112.548 209.588 328.823 328.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 6.4e-05 2048 240 5040 270720 44.2299 28.3055 2221.48 835.679 3129.83 3129.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 3.2e-05 2048 410 4032 552960 118.514 63.0439 3837.39 1856.94 5876.23 5876.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 900 0.000128 512 180 624 115200 7.75773 3.40173 32.3019 171.232 214.877 215.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1460 0.000128 512 340 432 126720 6.45274 3.40611 26.1271 103.409 139.555 139.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1470 0.000128 2048 360 1200 131520 18.15 14.3652 259.268 418.249 710.139 710.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1610 0.000512 4096 350 1296 33920 6.61085 106.082 208.955 321.699 321.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 6.4e-05 2048 240 5040 268800 44.1124 28.133 2060.8 831.657 2964.83 2964.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 3.2e-05 2048 410 4032 552960 120.119 63.835 3571.2 1869.37 5624.84 5625.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 900 0.000128 512 180 624 112640 7.89834 3.39382 29.5758 169.779 210.828 210.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1460 0.000128 512 340 432 122880 6.59683 3.3953 23.9935 103.361 137.504 137.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1470 0.000128 2048 360 1200 130560 18.0836 14.3026 239.148 416.332 687.968 688.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1610 0.000512 4096 350 1300 34304 6.63962 168.71 209.49 384.889 384.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 6.4e-05 2048 240 5000 272128 44.2014 28.2829 3361.19 837.545 4271.35 4271.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1840 3.2e-05 2048 410 4000 556032 118.358 63.2538 5780.53 1859.04 7821.51 7821.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 900 0.000128 512 180 600 119808 7.65526 3.40618 48.4396 170.922 230.605 230.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1460 0.000128 512 340 450 130560 6.45658 3.41107 39.5759 104.862 154.459 154.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1470 0.000128 2048 360 1200 132736 18.1245 14.3421 394.885 418.892 846.343 846.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1610 0.000512 4096 350 1300 34240 6.63002 107.861 209.38 323.921 323.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 6.4e-05 2048 240 5000 271872 44.2999 28.3452 2139.71 837.844 3050.34 3050.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1840 3.2e-05 2048 410 4000 556032 118.488 63.2137 3690.34 1859.72 5732.07 5732.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 900 0.000128 512 180 600 118784 7.71536 3.4121 31.0854 174.785 217.186 217.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1460 0.000128 512 340 450 130048 6.45146 3.41402 25.6977 104.565 140.281 140.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1470 0.000128 2048 360 1200 132608 18.1969 14.3321 588.763 421.962 1043.36 1043.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1610 0.000512 4096 350 1300 34176 6.62733 88.669 209.194 304.543 304.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1280 6.4e-05 2048 240 5000 271104 44.2732 28.2767 1747.59 836.508 2656.78 2656.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1840 3.2e-05 2048 410 4000 554496 118.428 63.2028 3014.11 1858.38 5054.43 5054.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 900 0.000128 512 180 600 116736 7.6489 3.39549 25.2877 174.333 210.847 210.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1460 0.000128 512 340 450 129024 6.4495 3.40147 21.1155 104.233 135.357 135.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1470 0.000128 2048 360 1200 132480 18.1719 14.346 577.944 418.462 1029.03 1029.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1610 0.000512 4096 350 1300 34280 6.63773 157.829 209.656 374.174 374.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 6.4e-05 2048 240 5000 272320 44.4117 28.3808 3142.01 838.81 4053.75 4053.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 3.2e-05 2048 410 4000 556160 118.871 63.4451 5406.01 1860.97 7449.61 7449.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 900 0.000128 512 180 600 120320 7.71078 3.41779 45.1571 176.713 233.184 233.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1460 0.000128 512 340 450 130560 6.48778 3.42352 37.1269 104.99 152.183 152.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1470 0.000128 2048 360 1200 132640 18.2105 14.3739 363.18 419.417 815.281 815.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1610 0.000512 4096 350 1300 34240 6.62963 101.699 209.476 317.853 317.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 6.4e-05 2048 240 5000 272000 44.2844 28.357 2014.14 837.903 2924.82 2924.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1840 3.2e-05 2048 410 4000 555520 118.788 63.4102 3467.01 1861.21 5510.74 5511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 900 0.000128 512 180 600 120320 7.68509 3.41834 29.3156 171.779 212.379 212.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1460 0.000128 512 340 450 130560 6.48384 3.41434 24.1256 104.922 139.103 139.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1470 0.000128 2048 360 1200 132480 18.1618 14.4182 233.766 419.133 685.582 685.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1610 0.000512 4096 350 1300 34200 6.62938 84.8096 209.64 301.131 301.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 6.4e-05 2048 240 5000 271680 44.4223 28.3629 1674.78 837.844 2585.55 2585.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1840 3.2e-05 2048 410 4000 554880 119.04 63.2906 2890.67 1861.41 4934.72 4934.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 900 0.000128 512 180 600 115200 7.75475 3.40378 23.8637 173.457 208.664 208.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1460 0.000128 512 340 450 128640 6.53789 3.41811 20.0844 104.613 134.804 134.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1470 0.000128 2048 360 1200 132480 18.1976 14.3585 196.16 419.16 647.977 648.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1610 0.000512 4096 350 1300 34080 6.61514 72.8042 209.031 288.501 288.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 6.4e-05 2048 240 5000 271360 44.3263 28.2904 1442.71 838.09 2353.55 2353.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1840 3.2e-05 2048 410 4000 555520 118.619 63.321 2487.96 1861.84 4532.07 4532.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 900 0.000128 512 180 600 117760 7.58864 3.39472 21.1692 174.381 206.72 206.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1460 0.000128 512 340 450 128000 6.38762 3.39504 17.3724 103.253 130.565 130.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1470 0.000128 2048 360 1200 131840 18.1512 14.3483 514.352 417.618 964.572 964.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1610 0.000512 4096 350 1300 34272 6.63782 213.501 209.487 429.679 429.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 6.4e-05 2048 240 5000 271872 44.278 28.3156 4276.09 837.571 5186.39 5186.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 3.2e-05 2048 410 4000 556032 118.324 63.2868 7370.97 1858.6 9411.51 9411.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 900 0.000128 512 180 600 119808 7.62378 3.41034 60.675 175.297 247.19 247.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1460 0.000128 512 340 450 129792 6.49555 3.41754 49.8471 104.74 164.658 164.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1470 0.000128 2048 360 1200 132672 18.142 14.3704 495.316 418.975 946.906 947.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1610 0.000512 4096 350 1300 34176 6.63494 134.705 209.365 350.756 350.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 6.4e-05 2048 240 5000 271104 44.2866 28.3054 2645.03 837.191 3554.95 3555.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 3.2e-05 2048 410 4000 554496 118.411 63.2157 4550.43 1860.13 6592.49 6592.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 900 0.000128 512 180 600 116736 7.6457 3.39763 37.9307 173.365 222.519 222.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1460 0.000128 512 340 450 129024 6.4464 3.40378 31.6259 104.324 145.96 146.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1470 0.000128 2048 360 1200 132480 18.1152 14.4373 307.636 418.802 759.092 759.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1610 0.000512 4096 350 1300 34128 6.63213 109.038 209.234 324.955 325.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 6.4e-05 2048 240 5000 271872 44.2561 28.3116 2163.92 838.047 3074.68 3074.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1840 3.2e-05 2048 410 4000 555264 118.737 63.3283 3732.17 1861.08 5775.64 5775.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 900 0.000128 512 180 600 115200 7.63117 3.38701 30.8602 167.79 209.854 209.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1460 0.000128 512 340 450 126720 6.50736 3.40915 25.6319 103.776 139.48 139.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1470 0.000128 2048 360 1200 132480 18.1487 14.3813 251.967 419.2 703.799 703.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1610 0.000512 4096 350 1300 33984 6.59046 92.5184 208.888 308.047 308.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 6.4e-05 2048 240 5000 270336 44.4999 28.3116 1831.15 837.618 2741.73 2741.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1840 3.2e-05 2048 410 4000 552960 119.337 63.3735 3167.03 1865.15 5215.2 5215.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 900 0.000128 512 180 600 116736 7.66138 3.39763 26.9398 172.896 211.076 211.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1460 0.000128 512 340 450 125952 6.47194 3.39594 21.9094 105.011 136.942 137.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1470 0.000128 2048 360 1200 132096 18.1412 14.4087 214.392 419.148 666.193 666.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1610 0.000512 4096 350 1300 34272 6.6257 195.136 209.51 411.326 411.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 6.4e-05 2048 240 5000 271936 44.4286 28.3537 3928.04 837.668 4838.63 4838.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 3.2e-05 2048 410 4000 555520 119.06 63.3918 6764.67 1861.36 8808.8 8809.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 900 0.000128 512 180 600 120064 7.70038 3.42426 56.0685 172.728 240.104 240.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1460 0.000128 512 340 450 129920 6.50272 3.42016 46.242 104.731 161.054 161.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1470 0.000128 2048 360 1200 132608 18.191 14.3587 456.123 418.978 907.756 907.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1610 0.000512 4096 350 1300 34160 6.62208 124.966 209.363 341 341.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 6.4e-05 2048 240 5000 271488 44.3221 28.3703 2486.24 837.436 3396.5 3396.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 3.2e-05 2048 410 4000 553728 119.039 63.3901 4276.91 1862.04 6321.69 6321.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 900 0.000128 512 180 600 118272 7.60662 3.4016 36.819 172.74 220.747 220.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1460 0.000128 512 340 450 129024 6.53818 3.4121 30.4799 104.843 145.429 145.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1470 0.000128 2048 360 1200 132160 18.1554 14.3534 289.439 418.834 740.882 740.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1610 0.000512 4096 350 1300 34104 6.63322 102.393 209.204 318.279 318.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 6.4e-05 2048 240 5000 271488 44.4655 28.3549 2039.97 836.755 2949.69 2949.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 3.2e-05 2048 410 4000 553728 119.279 63.3252 3509.22 1860.95 5553.08 5553.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 900 0.000128 512 180 600 118272 7.79766 3.41418 30.0456 174.283 215.724 215.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1460 0.000128 512 340 450 129024 6.56563 3.41795 24.9604 104.805 139.904 140.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1470 0.000128 2048 360 1200 132384 18.2002 14.3708 239.003 418.667 690.342 690.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1610 0.000512 4096 350 1300 34048 6.62605 93.0148 209.198 308.889 308.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 6.4e-05 2048 240 5000 270592 44.4052 28.2843 1827.56 836.883 2737.27 2737.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 3.2e-05 2048 410 4000 551936 119.721 63.7363 3151.15 1866.44 5201.37 5201.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 900 0.000128 512 180 600 114688 7.49197 3.3665 26.3466 170.776 208.163 208.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1460 0.000128 512 340 450 125440 6.53562 3.39763 22.0388 103.64 135.765 135.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1470 0.000128 2048 360 1200 131712 18.141 14.3395 214.158 418.819 665.561 665.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1610 0.000512 4096 350 1300 34240 6.62624 194.108 209.546 410.333 410.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 6.4e-05 2048 240 5000 271872 44.2826 28.4816 3805.25 838.566 4716.72 4716.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 3.2e-05 2048 410 4000 556032 118.439 63.2573 6606.59 1862.08 8650.69 8650.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 900 0.000128 512 180 600 118784 7.72557 3.40704 55.9146 171.718 238.947 239.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1460 0.000128 512 340 450 130048 6.4511 3.41155 46.5416 104.661 161.217 161.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1470 0.000128 2048 360 1200 132608 18.1444 14.3442 450.103 419.439 902.135 902.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1610 0.000512 4096 350 1300 34176 6.63338 126.989 209.532 343.205 343.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 6.4e-05 2048 240 5000 271360 44.3935 28.334 2459.41 838.657 3370.94 3371.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 3.2e-05 2048 410 4000 555008 118.856 63.3859 4269.18 1864.19 6315.93 6316.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 900 0.000128 512 180 600 118784 7.72582 3.4081 36.7411 174.943 223.001 223.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1460 0.000128 512 340 450 129024 6.51536 3.40874 30.3848 104.686 145.151 145.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1470 0.000128 2048 360 1200 132096 18.13 14.5575 292.105 418.199 743.092 743.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1610 0.000512 4096 350 1300 33984 6.59075 106.219 208.722 321.584 321.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 6.4e-05 2048 240 5000 270336 44.4983 28.2749 2028.41 836.949 2938.28 2938.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 3.2e-05 2048 410 4000 552960 119.336 63.322 3550.92 1863.41 5597.32 5597.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 900 0.000128 512 180 600 116736 7.66218 3.39354 30.6215 172.818 214.68 214.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1460 0.000128 512 340 450 125952 6.46986 3.4001 25.0908 103.297 138.417 138.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1470 0.000128 2048 360 1200 132096 18.131 14.3688 248.43 419.036 700.072 700.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1610 0.000512 4096 350 1300 34048 6.62822 93.7697 209.555 310.007 310.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 6.4e-05 2048 240 5000 270336 44.2722 28.3772 1771.65 836.532 2680.97 2681.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 3.2e-05 2048 410 4000 552960 118.622 63.3697 3119.07 1859.57 5160.97 5161.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 900 0.000128 512 180 600 114688 7.96947 3.41402 26.9975 174.025 212.596 212.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1460 0.000128 512 340 450 126976 6.59808 3.41226 22.6945 104.782 137.645 137.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1470 0.000128 2048 360 1200 132096 18.157 14.3523 221.276 418.579 672.468 672.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1610 0.000512 4096 350 1300 34272 6.64371 201.565 209.763 418.026 418.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 6.4e-05 2048 240 5000 271872 44.4365 28.3483 3973.23 838.216 4884.37 4884.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 3.2e-05 2048 410 4000 555264 119.082 63.3276 6825.26 1862.21 8870.2 8870.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 900 0.000128 512 180 600 117504 7.69658 3.40774 56.4732 175.392 243.153 243.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1460 0.000128 512 340 450 129024 6.51136 3.41379 47.2309 104.566 161.88 162.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1470 0.000128 2048 360 1200 132480 18.1855 14.3916 459.208 419.345 911.236 911.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1610 0.000512 4096 350 1300 34128 6.63126 143.222 209.382 359.283 359.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 6.4e-05 2048 240 5000 271872 44.2697 28.3236 2827.91 838.435 3739.08 3739.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 3.2e-05 2048 410 4000 555264 118.734 63.4258 4860.99 1865.16 6908.62 6908.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 900 0.000128 512 180 600 115200 7.6249 3.38534 39.8458 167.859 218.896 219.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1460 0.000128 512 340 450 126720 6.50496 3.40621 33.1119 103.849 147.026 147.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1470 0.000128 2048 360 1200 132480 18.1517 14.3524 327.276 419.482 779.361 779.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1610 0.000512 4096 350 1300 34128 6.64589 117.946 209.746 334.388 334.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 6.4e-05 2048 240 5000 269568 44.5276 28.8865 2308.69 836.148 3218.39 3218.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 3.2e-05 2048 410 4000 552960 118.659 63.1957 4004.86 1856.86 6043.89 6044.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 900 0.000128 512 180 600 110592 7.90659 3.39171 31.9379 172.784 216.202 216.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1460 0.000128 512 340 450 127872 6.58634 3.41773 27.8921 104.657 142.711 142.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1470 0.000128 2048 360 1200 131328 18.195 14.4185 268.408 418.089 719.21 719.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1610 0.000512 4096 350 1300 33984 6.63117 113.38 209.378 329.439 329.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 6.4e-05 2048 240 5000 269568 44.2976 28.3361 2188.93 835.709 3097.42 3097.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 3.2e-05 2048 410 4000 552960 118.376 62.8659 3775.1 1856.97 5813.63 5813.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 900 0.000128 512 180 600 110592 7.47434 3.34848 30.3394 165.155 206.502 206.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1460 0.000128 512 340 450 124416 6.4375 3.38438 26.024 102.396 138.398 138.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1470 0.000128 2048 360 1200 131328 18.133 14.3321 254.275 420.786 707.632 707.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1610 0.000512 4096 350 1300 33840 6.60275 102.234 208.856 317.741 317.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 6.4e-05 2048 240 5000 270720 44.3346 28.3554 2013.44 835.357 2921.62 2921.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 3.2e-05 2048 410 4000 552960 118.902 63.2748 3468.86 1856.33 5507.69 5507.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 900 0.000128 512 180 600 103680 8.08611 3.3656 26.5185 164.995 203.148 203.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1460 0.000128 512 340 450 126720 6.63056 3.41978 24.4408 104.696 139.344 139.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1470 0.000128 2048 360 1200 131040 18.2582 14.3893 233.778 418.236 684.763 684.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1610 0.000512 4096 350 1300 34240 6.63757 194.07 209.41 410.169 410.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 6.4e-05 2048 240 5000 272000 44.2996 28.3177 3858.87 837.885 4769.51 4769.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 3.2e-05 2048 410 4000 555520 118.758 63.3608 6633.31 1860.81 8676.57 8676.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 900 0.000128 512 180 600 120320 7.68566 3.42179 56.5426 169.654 237.484 237.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1460 0.000128 512 340 450 130560 6.47571 3.41763 46.4832 104.892 161.422 161.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1470 0.000128 2048 360 1200 132480 18.1626 14.4469 447.871 419.116 899.702 899.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1610 0.000512 4096 350 1300 34080 6.61174 134.476 209.06 350.199 350.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 6.4e-05 2048 240 5000 271360 44.3427 28.3016 2644.46 838.236 3555.48 3555.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 3.2e-05 2048 410 4000 555520 118.587 63.4084 4550.97 1861.86 6595.16 6595.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 900 0.000128 512 180 600 117760 7.57578 3.40077 37.9849 169.14 218.289 218.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1460 0.000128 512 340 450 128000 6.38358 3.3961 31.2688 103.277 144.485 144.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1470 0.000128 2048 360 1200 131840 18.1089 14.3606 305.433 422.666 760.669 760.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1610 0.000512 4096 350 1300 34080 6.63552 114.016 209.635 330.339 330.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 6.4e-05 2048 240 5000 270720 44.2306 28.314 2236.74 835.601 3145.03 3145.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 3.2e-05 2048 410 4000 552960 118.396 63.1255 3860.03 1856.94 5898.82 5899.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 900 0.000128 512 180 600 115200 7.75251 3.39968 32.1263 170.355 213.816 213.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1460 0.000128 512 340 450 126720 6.44886 3.40154 26.6438 103.396 140.047 140.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1470 0.000128 2048 360 1200 131520 18.1347 14.5399 260.692 418.203 711.669 711.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1610 0.000512 4096 350 1300 33920 6.61536 104.787 209.208 320.664 320.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 6.4e-05 2048 240 5000 268800 44.1279 28.1805 2049.19 832.384 2954.03 2954.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 3.2e-05 2048 410 4000 552960 120.027 63.6946 3565.12 1870.93 5620.11 5620.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 900 0.000128 512 180 600 112640 7.8976 3.39968 29.2729 170.52 211.272 211.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1460 0.000128 512 340 450 128000 6.40685 3.3976 24.9145 103.45 138.321 138.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1470 0.000128 2048 360 1200 130560 18.091 14.3123 238.371 416.692 687.57 687.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1610 0.000512 4096 350 1300 33600 6.55216 100.682 207.94 315.226 315.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 6.4e-05 2048 240 5000 268800 44.344 28.2635 1964.45 834.395 2871.59 2871.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 3.2e-05 2048 410 4000 550400 118.875 62.9307 3405.27 1857.79 5445.18 5445.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 900 0.000128 512 180 600 115200 7.77219 3.39968 28.9468 169.108 209.411 209.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1460 0.000128 512 340 450 128000 6.40611 3.39763 24.2963 103.515 137.775 137.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1470 0.000128 2048 360 1200 131200 18.1193 14.3909 230.817 417.986 681.412 681.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1610 0.000512 4096 350 1260 34464 6.64166 151.863 209.669 368.226 368.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 6.4e-05 2048 240 5040 271872 44.2424 28.3628 3124.71 838.032 4035.48 4035.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1840 3.2e-05 2048 410 4020 556032 125.279 63.086 5353.76 1869.06 7411.53 7411.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 900 0.000128 512 180 600 119808 7.65696 3.40896 43.8537 176.316 231.418 231.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1460 0.000128 512 340 420 131072 6.43613 3.40378 35.1612 104.91 150.063 150.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1470 0.000128 2048 360 1200 131840 18.1527 14.3803 364.112 419.06 815.805 815.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1610 0.000512 4096 350 1260 34432 6.63725 100.2 209.775 316.661 316.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 6.4e-05 2048 240 5040 271872 44.2921 28.3624 2041.55 838.413 2952.75 2952.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1840 3.2e-05 2048 410 4020 556032 118.626 63.1036 3492.08 1860.94 5535.08 5535.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 900 0.000128 512 180 600 118784 7.72253 3.41142 28.7607 172.83 212.908 213.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1460 0.000128 512 340 420 130048 6.45184 3.4056 23.0915 104.635 137.738 137.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1470 0.000128 2048 360 1200 131840 18.2443 14.4132 533.413 419.355 985.532 985.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1610 0.000512 4096 350 1260 34368 6.63347 80.5109 209.462 296.658 296.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1280 6.4e-05 2048 240 5040 271104 44.2552 28.3034 1652.41 836.575 2561.68 2561.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1840 3.2e-05 2048 410 4020 554496 118.433 63.4061 2831.41 1858.72 4872.29 4872.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 900 0.000128 512 180 600 116736 7.65395 3.3952 23.5592 170.84 205.634 205.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1460 0.000128 512 340 420 129024 6.45136 3.40787 19.1783 104.24 133.43 133.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1470 0.000128 2048 360 1200 131328 18.2152 14.3405 523.26 420.15 976.074 976.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1610 0.000512 4096 350 1260 34304 6.62733 69.8622 211.343 287.884 287.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1280 6.4e-05 2048 240 5040 271360 44.3744 28.4303 1429.28 846.238 2348.46 2348.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1840 3.2e-05 2048 410 4020 555008 118.906 63.2481 2451.52 1881.1 4515.1 4515.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 900 0.000128 512 180 600 118784 7.73773 3.41014 20.82 173.057 205.212 205.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1460 0.000128 512 340 420 129024 6.52224 3.41197 16.5684 105.632 132.292 132.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1470 0.000128 2048 360 1200 131072 18.2244 14.3366 581.305 422.034 1036 1036.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1610 0.000512 4096 350 1260 34440 6.6295 208.376 209.553 424.61 424.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 6.4e-05 2048 240 5040 272000 44.4304 28.3648 4310.8 837.787 5221.53 5221.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 3.2e-05 2048 410 4020 556160 118.774 63.2343 7372.23 1876.5 9431.08 9431.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 900 0.000128 512 180 600 120320 7.70195 3.4168 60.0756 173.981 245.359 245.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1460 0.000128 512 340 420 131200 6.45802 3.42016 48.162 104.888 163.082 163.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1470 0.000128 2048 360 1200 131840 18.2321 14.4433 499.251 419.017 951.043 951.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1610 0.000512 4096 350 1260 34400 6.62448 131.477 209.572 347.726 347.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 6.4e-05 2048 240 5040 272000 44.302 28.3271 2677.11 838.316 3588.19 3588.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1840 3.2e-05 2048 410 4020 555520 118.846 63.4271 4565.5 1861.69 6609.78 6610.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 900 0.000128 512 180 600 120320 7.68739 3.41734 38.8153 173.794 223.899 224.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1460 0.000128 512 340 420 130560 6.47872 3.41709 30.5387 104.938 145.523 145.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1470 0.000128 2048 360 1200 131840 18.1858 14.3767 309.5 419.189 761.357 761.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1610 0.000512 4096 350 1260 34320 6.6328 106.4 209.525 322.608 322.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 6.4e-05 2048 240 5040 271680 44.4431 28.3382 2178.9 838.346 3090.17 3090.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1840 3.2e-05 2048 410 4020 554880 118.968 63.281 3731.75 1861.69 5776.01 5776.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 900 0.000128 512 180 600 115200 7.76563 3.40134 30.7009 171.373 213.423 213.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1460 0.000128 512 340 420 130560 6.44995 3.42016 25.0828 104.611 139.719 139.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1470 0.000128 2048 360 1200 131520 18.2443 14.3831 253.724 419.201 705.654 705.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1610 0.000512 4096 350 1260 34240 6.6272 90.1593 209.152 305.988 306.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 6.4e-05 2048 240 5040 271360 44.3394 28.2972 1843.62 838.249 2754.65 2754.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1840 3.2e-05 2048 410 4020 555520 118.674 63.1492 3169 1861.85 5213 5213.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 900 0.000128 512 180 600 117760 7.58019 3.39334 26.7938 171.124 209.073 209.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1460 0.000128 512 340 420 128000 6.38288 3.39382 21.3471 103.271 134.552 134.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1470 0.000128 2048 360 1200 131200 18.1202 14.3564 214.792 417.699 665.07 665.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1610 0.000512 4096 350 1260 34416 6.63181 190.407 209.461 406.555 406.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 6.4e-05 2048 240 5040 271872 44.2804 28.3638 3962.83 837.47 4873.09 4873.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 3.2e-05 2048 410 4020 556032 118.491 63.2376 6768.04 1858.43 8808.54 8808.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 900 0.000128 512 180 600 119808 7.61552 3.40582 54.9571 173.455 239.621 239.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1460 0.000128 512 340 420 130560 6.46099 3.41725 43.843 104.726 158.605 158.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1470 0.000128 2048 360 1200 131712 18.1676 14.3872 457.704 418.873 909.24 909.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1610 0.000512 4096 350 1260 34368 6.6368 120.715 209.663 337.066 337.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 6.4e-05 2048 240 5040 271104 44.2462 28.3145 2474.93 837.364 3384.99 3385.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 3.2e-05 2048 410 4020 554496 118.417 63.304 4236.24 1860.3 6278.59 6278.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 900 0.000128 512 180 600 116736 7.65094 3.39418 35.5833 171.986 218.806 218.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1460 0.000128 512 340 420 129024 6.45523 3.40378 28.9761 104.342 143.334 143.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1470 0.000128 2048 360 1200 131328 18.1508 14.3824 286.635 418.891 738.167 738.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1610 0.000512 4096 350 1260 34272 6.63046 99.0024 209.378 315.063 315.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 6.4e-05 2048 240 5040 271872 44.2519 28.3422 2040.6 838.437 2951.77 2951.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 3.2e-05 2048 410 4020 555264 118.749 63.3605 3489.61 1864.21 5536.26 5536.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 900 0.000128 512 180 600 115200 7.63789 3.38394 28.5849 167.862 207.65 207.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1460 0.000128 512 340 420 129024 6.39936 3.40544 23.6767 103.847 137.484 137.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1470 0.000128 2048 360 1200 131328 18.2227 14.3611 235.99 419.483 688.157 688.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1610 0.000512 4096 350 1260 34176 6.61914 89.6992 209.108 305.479 305.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 6.4e-05 2048 240 5040 270336 44.4961 28.2849 1824.37 837.433 2734.72 2734.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1840 3.2e-05 2048 410 4020 552960 119.39 63.3446 3126.3 1864.52 5173.88 5174.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 900 0.000128 512 180 600 116736 7.66422 3.39654 26.0402 172.533 209.82 209.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1460 0.000128 512 340 420 125952 6.47069 3.39408 20.6527 103.353 134.025 134.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1470 0.000128 2048 360 1200 131328 18.1924 14.3289 213.561 419.054 665.239 665.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1610 0.000512 4096 350 1260 34080 6.58822 76.3986 208.679 291.716 291.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 6.4e-05 2048 240 5040 270720 44.2212 28.3495 1585.07 834.86 2492.64 2492.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1840 3.2e-05 2048 410 4020 552960 118.504 63.107 2717.6 1855.2 4754.74 4755.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 900 0.000128 512 180 600 115200 7.75792 3.39968 22.7972 169.649 203.785 203.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1460 0.000128 512 340 420 126720 6.45341 3.40531 18.071 103.346 131.433 131.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1470 0.000128 2048 360 1200 130560 18.1989 14.3775 183.354 417.836 633.872 633.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1610 0.000512 4096 350 1260 34440 6.63843 182.802 209.834 399.327 399.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 6.4e-05 2048 240 5040 271936 44.4326 28.3732 3774.66 838.452 4686.06 4686.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 3.2e-05 2048 410 4020 555520 118.965 63.3157 6445.89 1863.06 8491.55 8491.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 900 0.000128 512 180 600 120064 7.7024 3.41862 54.024 173.03 238.359 238.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1460 0.000128 512 340 420 130816 6.47133 3.4167 43.3577 104.831 158.231 158.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1470 0.000128 2048 360 1200 131712 18.2336 14.3744 437.141 419.371 889.223 889.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1610 0.000512 4096 350 1260 34384 6.64166 117.366 209.836 333.894 333.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 6.4e-05 2048 240 5040 271488 44.3244 28.3071 2389.35 837.394 3299.51 3299.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 3.2e-05 2048 410 4020 553728 118.926 63.207 4065.58 1862.41 6110.46 6110.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 900 0.000128 512 180 600 118272 7.62112 3.39792 34.3351 172.253 217.796 217.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1460 0.000128 512 340 420 130816 6.45277 3.41197 27.9988 104.866 142.888 143.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1470 0.000128 2048 360 1200 131264 18.1954 14.3673 277.389 418.914 728.97 729.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1610 0.000512 4096 350 1260 34272 6.6353 97.1385 209.336 313.164 313.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 6.4e-05 2048 240 5040 271488 44.451 28.3651 2005.94 836.76 2915.65 2915.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 3.2e-05 2048 410 4020 553728 119.319 63.7169 3432.73 1862.08 5478.17 5478.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 900 0.000128 512 180 600 118272 7.80032 3.41562 29.2743 173.075 213.747 213.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1460 0.000128 512 340 420 129024 6.56266 3.41395 23.4667 104.811 138.414 138.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1470 0.000128 2048 360 1200 131040 18.261 14.3729 234.719 418.678 686.132 686.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1610 0.000512 4096 350 1260 34272 6.63395 86.5492 209.627 302.864 302.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 6.4e-05 2048 240 5040 270592 44.3923 28.3013 1756.44 836.898 2666.16 2666.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 3.2e-05 2048 410 4020 551936 119.78 63.487 3006.07 1866.05 5055.71 5055.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 900 0.000128 512 180 600 114688 7.4967 3.36691 24.9553 170.275 206.277 206.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1460 0.000128 512 340 420 129024 6.39869 3.39725 20.7588 103.641 134.35 134.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1470 0.000128 2048 360 1200 130816 18.1803 14.3427 206.441 418.82 657.887 657.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1610 0.000512 4096 350 1260 34160 6.62938 75.5038 209.533 291.717 291.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 6.4e-05 2048 240 5040 271040 44.396 28.4898 1552.76 836.638 2462.42 2462.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 3.2e-05 2048 410 4020 551040 120.159 63.4717 2651.49 1866.69 4702.14 4702.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 900 0.000128 512 180 600 116480 7.60579 3.39114 22.9425 168.445 202.565 202.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1460 0.000128 512 340 420 125440 6.44134 3.38739 17.7847 102.573 130.339 130.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1470 0.000128 2048 360 1200 131040 18.2764 14.422 184.752 418.785 636.339 636.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1610 0.000512 4096 350 1260 34432 6.63952 171.695 209.633 388.016 388.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 6.4e-05 2048 240 5040 271872 44.2647 28.389 3482.95 837.849 4393.59 4393.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 3.2e-05 2048 410 4020 556032 118.56 63.2065 6011.76 1859.83 8053.69 8053.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 900 0.000128 512 180 600 118784 7.72083 3.40845 51.0591 174.906 237.283 237.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1460 0.000128 512 340 420 130048 6.45379 3.41114 40.6975 104.567 155.284 155.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1470 0.000128 2048 360 1200 131840 18.1808 14.3466 417.898 419.187 869.72 869.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1610 0.000512 4096 350 1260 34304 6.63142 117.61 209.291 333.582 333.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 6.4e-05 2048 240 5040 271360 44.3729 28.3144 2315.42 838.037 3226.28 3226.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 3.2e-05 2048 410 4020 555008 118.881 63.5707 4025.71 1862.82 6071.3 6071.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 900 0.000128 512 180 600 118784 7.71683 3.40874 34.7647 174.158 220.236 220.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1460 0.000128 512 340 420 129024 6.51885 3.40986 27.8921 104.611 142.587 142.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1470 0.000128 2048 360 1200 131072 18.1438 14.334 283.438 417.879 733.896 733.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1610 0.000512 4096 350 1260 34176 6.62118 97.3895 208.949 313.012 313.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 6.4e-05 2048 240 5040 270336 44.5137 28.289 1909.5 836.823 2819.26 2819.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 3.2e-05 2048 410 4020 552960 119.361 63.4267 3330.53 1863.15 5376.8 5377.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 900 0.000128 512 180 600 116736 7.66317 3.39638 28.4625 171.404 211.107 211.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1460 0.000128 512 340 420 125952 6.46982 3.4007 22.8592 103.279 136.167 136.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1470 0.000128 2048 360 1200 131328 18.1869 14.3359 236.53 418.744 687.902 688.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1610 0.000512 4096 350 1260 34048 6.58842 89.7768 208.8 305.216 305.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 6.4e-05 2048 240 5040 270336 44.2272 28.334 1710.72 836.403 2619.83 2619.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 3.2e-05 2048 410 4020 552960 118.693 63.2859 3020.01 1859.76 5062.07 5062.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 900 0.000128 512 180 600 114688 7.9616 3.41229 25.9999 174.393 211.953 212.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1460 0.000128 512 340 420 126976 6.59501 3.41075 21.2989 104.795 136.257 136.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1470 0.000128 2048 360 1200 131072 18.1789 14.3485 219.808 418.621 671.056 671.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1610 0.000512 4096 350 1260 33920 6.57507 81.0479 208.458 296.133 296.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 6.4e-05 2048 240 5040 268800 44.1265 28.1631 1566.24 832.461 2471.13 2471.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 3.2e-05 2048 410 4020 552960 120.115 63.6755 2762.71 1871.43 4818.25 4818.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 900 0.000128 512 180 600 112640 7.89933 3.39354 23.6946 171.35 206.521 206.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1460 0.000128 512 340 420 128000 6.40016 3.39843 19.6179 103.459 133.031 133.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1470 0.000128 2048 360 1200 130560 18.0927 14.3196 198.617 418.462 649.592 649.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1610 0.000512 4096 350 1280 34368 6.63034 151.863 209.702 368.243 368.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 6.4e-05 2048 240 5056 272128 44.2101 28.2942 3085.24 838.573 3996.45 3996.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1840 3.2e-05 2048 410 4032 556032 118.47 63.0694 5291.08 1862.19 7335.14 7335.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 900 0.000128 512 180 640 117760 7.76397 3.40794 45.5212 173.165 230.036 230.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1460 0.000128 512 340 448 129536 6.5191 3.41242 36.5983 104.986 151.671 151.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1470 0.000128 2048 360 1216 132992 18.1212 14.3684 359.198 419.394 811.181 811.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1610 0.000512 4096 350 1280 34304 6.63155 97.6042 209.366 313.655 313.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 6.4e-05 2048 240 5056 271872 44.2848 28.2981 1977.65 837.976 2888.34 2888.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1840 3.2e-05 2048 410 4032 556032 118.515 63.1609 3394.58 1860.59 5437.17 5437.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 900 0.000128 512 180 640 116736 7.84198 3.40646 29.2251 169.276 209.93 210.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1460 0.000128 512 340 448 129024 6.50973 3.41133 23.7459 104.728 138.548 138.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1470 0.000128 2048 360 1216 132864 18.2021 14.3652 523.795 419.146 975.613 975.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1610 0.000512 4096 350 1280 34272 6.63181 80.2038 209.483 296.37 296.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 6.4e-05 2048 240 5056 271104 44.3044 28.2795 1622.76 837.331 2532.82 2532.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1840 3.2e-05 2048 410 4032 554496 118.423 63.103 2802.65 1859.92 4844.42 4844.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 900 0.000128 512 180 640 113664 7.81981 3.39805 24.0955 172.409 207.911 208.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1460 0.000128 512 340 448 127488 6.5248 3.40477 19.8571 104.322 134.261 134.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1470 0.000128 2048 360 1216 132480 18.1886 14.4425 513.16 418.795 964.694 964.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1610 0.000512 4096 350 1280 34176 6.61485 69.4825 209.021 285.174 285.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1280 6.4e-05 2048 240 5056 271360 44.3877 28.2931 1407.41 838.136 2318.36 2318.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1840 3.2e-05 2048 410 4032 555008 118.864 63.427 2420.99 1863.16 4466.76 4467.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 900 0.000128 512 180 640 114688 7.96554 3.41075 21.0701 173.024 205.653 205.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1460 0.000128 512 340 448 129024 6.5169 3.40784 17.313 104.623 132.019 132.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1470 0.000128 2048 360 1216 132096 18.2005 14.3595 507.693 418.057 958.414 958.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1610 0.000512 4096 350 1280 34360 6.63091 204.349 209.447 420.479 420.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 6.4e-05 2048 240 5056 272000 44.4427 28.4823 4148.91 837.575 5059.55 5059.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 3.2e-05 2048 410 4032 555520 118.965 63.3026 7105.85 1860.65 9149.1 9149.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 900 0.000128 512 180 640 117760 7.84192 3.41606 60.1407 174.962 246.551 246.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1460 0.000128 512 340 448 129280 6.55542 3.4169 48.5018 104.865 163.5 163.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1470 0.000128 2048 360 1216 132960 18.2046 14.3992 481.079 418.915 932.7 932.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1610 0.000512 4096 350 1280 34320 6.63088 125.839 209.506 342.027 342.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 6.4e-05 2048 240 5056 272000 44.3023 28.3177 2527.83 837.909 3438.5 3438.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1840 3.2e-05 2048 410 4032 555520 118.81 63.2402 4327.56 1861.19 6371.13 6371.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 900 0.000128 512 180 640 117760 7.82755 3.41744 38.6461 170.556 220.633 220.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1460 0.000128 512 340 448 129280 6.54957 3.41811 31.1299 104.921 146.173 146.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1470 0.000128 2048 360 1216 132800 18.1512 14.4773 292.641 419.126 744.496 744.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1610 0.000512 4096 350 1280 34200 6.61453 103.064 211.116 320.845 320.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 6.4e-05 2048 240 5056 271680 44.4142 28.3513 2087.93 845.338 3006.18 3006.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1840 3.2e-05 2048 410 4032 554880 118.972 63.2443 3573.54 1877.85 5633.92 5634.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 900 0.000128 512 180 640 115200 7.76384 3.39917 31.1774 173.021 215.542 215.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1460 0.000128 512 340 448 128640 6.5369 3.41606 25.2515 105.535 140.896 141.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1470 0.000128 2048 360 1216 132480 18.1933 14.3548 241.859 422.897 697.4 697.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1610 0.000512 4096 350 1280 34240 6.63171 88.6134 209.698 304.995 305.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 6.4e-05 2048 240 5056 271360 44.3226 28.3088 1789.44 838.898 2701.11 2701.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1840 3.2e-05 2048 410 4032 555520 118.854 63.3316 3075.17 1863.37 5121.06 5121.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 900 0.000128 512 180 640 112640 7.88029 3.39558 26.7102 171.749 209.92 210.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1460 0.000128 512 340 448 125440 6.48675 3.3993 21.7656 103.359 135.162 135.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1470 0.000128 2048 360 1216 131840 18.1108 14.4157 208.136 418.024 658.791 658.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1610 0.000512 4096 350 1280 34200 6.62726 81.1576 209.646 297.482 297.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 6.4e-05 2048 240 5056 270400 44.6674 28.334 1629.13 837.931 2540.2 2540.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1840 3.2e-05 2048 410 4032 553600 119.644 63.3503 2805.45 1864.81 4853.57 4853.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 900 0.000128 512 180 640 115200 7.77565 3.41056 24.7081 174.308 210.388 210.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1460 0.000128 512 340 448 124800 6.56365 3.40646 19.7479 103.349 133.239 133.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1470 0.000128 2048 360 1216 132800 18.2164 14.3708 711.532 419.315 1163.54 1163.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1610 0.000512 4096 350 1280 34368 6.63466 187.463 209.746 403.897 403.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 6.4e-05 2048 240 5056 271872 44.2838 28.4426 3830.77 838.286 4741.92 4742.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 3.2e-05 2048 410 4032 555264 118.753 63.2946 6561.8 1866.08 8610.25 8610.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 900 0.000128 512 180 640 116736 7.79366 3.40486 55.2156 171.434 238.03 238.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1460 0.000128 512 340 448 129024 6.53898 3.41402 44.8955 104.809 159.811 159.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1470 0.000128 2048 360 1216 132864 18.1471 14.406 443.405 419.176 895.24 895.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1610 0.000512 4096 350 1280 34272 6.63072 117.449 209.336 333.463 333.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 6.4e-05 2048 240 5056 271104 44.2866 28.2941 2388.11 836.574 3297.4 3297.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 3.2e-05 2048 410 4032 554496 118.433 63.2586 4110.12 1858.55 6150.69 6150.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 900 0.000128 512 180 640 113664 7.82349 3.39386 35.9325 169.184 216.515 216.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1460 0.000128 512 340 448 127488 6.5176 3.40426 29.541 104.251 143.869 143.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1470 0.000128 2048 360 1216 132480 18.1212 14.5747 277.331 418.496 728.628 728.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1610 0.000512 4096 350 1280 34272 6.64528 96.5079 209.872 313.078 313.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 6.4e-05 2048 240 5056 271872 44.273 28.34 1962.35 838.422 2873.52 2873.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 3.2e-05 2048 410 4032 555264 118.784 63.3343 3374.61 1862.65 5419.69 5419.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 900 0.000128 512 180 640 110592 7.87491 3.38125 28.2629 173.57 213.271 213.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1460 0.000128 512 340 448 126720 6.50285 3.40806 23.7955 103.847 137.705 137.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1470 0.000128 2048 360 1216 132480 18.1576 14.3586 228.44 419.476 680.535 680.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1610 0.000512 4096 350 1280 34176 6.63171 87.1978 209.332 303.213 303.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 6.4e-05 2048 240 5056 270336 44.4933 28.324 1732.81 836.801 2642.56 2642.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1840 3.2e-05 2048 410 4032 552960 119.406 63.4851 2968.11 1863.13 5014.45 5014.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 900 0.000128 512 180 640 110592 8.01891 3.39558 25.0631 172.905 209.568 209.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1460 0.000128 512 340 448 125952 6.47094 3.3991 20.8916 103.277 134.195 134.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1470 0.000128 2048 360 1216 132096 18.1462 14.3304 202.036 418.741 653.358 653.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1610 0.000512 4096 350 1280 34080 6.61859 74.7069 209.235 290.614 290.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 6.4e-05 2048 240 5056 270720 44.2314 28.3689 1528.2 835.509 2436.45 2436.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1840 3.2e-05 2048 410 4032 552960 118.498 62.9577 2627.2 1856.61 4665.59 4665.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 900 0.000128 512 180 640 115200 7.75885 4.07661 23.4306 172.239 207.695 207.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1460 0.000128 512 340 448 126720 6.45341 3.39821 18.5658 103.387 131.966 132.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1470 0.000128 2048 360 1216 131520 18.1427 14.4691 178.208 418.154 629.077 629.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1610 0.000512 4096 350 1280 34328 6.62733 178.084 209.592 394.353 394.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 6.4e-05 2048 240 5056 271936 44.4533 28.3744 3590.7 838.354 4502.02 4502.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 3.2e-05 2048 410 4032 555520 118.889 63.2666 6138.13 1862.87 8183.47 8183.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 900 0.000128 512 180 640 118272 7.78525 3.4183 53.8973 170.651 235.932 236.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1460 0.000128 512 340 448 129024 6.55475 3.41603 43.1326 104.816 158.071 158.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1470 0.000128 2048 360 1216 132832 18.2012 14.377 415.773 419.327 867.779 867.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1610 0.000512 4096 350 1280 34272 6.63146 112.282 209.417 328.383 328.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 6.4e-05 2048 240 5056 271488 44.2916 28.3335 2275.96 836.599 3185.32 3185.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1840 3.2e-05 2048 410 4032 553728 118.888 63.6155 3896.1 1860.63 5939.55 5939.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 900 0.000128 512 180 640 114688 7.81466 3.40506 34.1386 173.626 219.168 219.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1460 0.000128 512 340 448 129024 6.53955 3.41226 28.1639 104.767 143.035 143.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1470 0.000128 2048 360 1216 132608 18.1455 14.3565 266.24 418.531 717.372 717.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1610 0.000512 4096 350 1280 34104 6.60298 94.4742 208.764 309.895 309.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 6.4e-05 2048 240 5056 271488 44.4483 28.337 1923.68 836.533 2833.14 2833.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 3.2e-05 2048 410 4032 553728 119.326 63.2855 3309.92 1860.93 5353.78 5354.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 900 0.000128 512 180 640 118272 7.80205 3.41853 29.7969 173.49 214.69 214.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1460 0.000128 512 340 448 129024 6.56506 3.41402 23.8947 104.78 138.808 138.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1470 0.000128 2048 360 1216 132384 18.1995 14.3667 225.817 420.017 678.505 678.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1610 0.000512 4096 350 1280 34048 6.60192 82.993 208.966 298.609 298.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 6.4e-05 2048 240 5056 270592 44.3772 28.2972 1683.93 837.508 2594.25 2594.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 3.2e-05 2048 410 4032 551936 119.78 63.4958 2886.28 1867.58 4937.45 4937.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 900 0.000128 512 180 640 107520 7.89645 3.36496 24.0547 170.763 206.262 206.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1460 0.000128 512 340 448 125440 6.53795 3.39779 20.7302 103.724 134.542 134.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1470 0.000128 2048 360 1216 132608 18.1256 14.3831 199.056 419.127 650.792 650.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1610 0.000512 4096 350 1280 33880 6.57178 73.0345 208.363 288.019 288.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 6.4e-05 2048 240 5056 271040 44.3908 28.3461 1494.14 836.431 2403.45 2403.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 3.2e-05 2048 410 4032 551040 120.108 63.4265 2561.66 1865.44 4610.96 4611.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 900 0.000128 512 180 640 107520 8.10541 3.39149 21.4158 173.081 206.181 206.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1460 0.000128 512 340 448 125440 6.43568 3.39056 18.2248 102.553 130.757 130.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1470 0.000128 2048 360 1216 132160 18.2194 14.3813 178.717 418.739 630.155 630.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1610 0.000512 4096 350 1280 34304 6.63347 172.574 209.486 388.745 388.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 6.4e-05 2048 240 5056 271872 44.294 28.3044 3460.13 838.47 4371.34 4371.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 3.2e-05 2048 410 4032 556032 118.49 63.2305 5983.11 1861.17 8026.33 8026.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 900 0.000128 512 180 640 116736 7.8311 3.41251 53.0482 175.399 239.871 240.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1460 0.000128 512 340 448 129024 6.50634 3.40627 43.4309 104.641 158.142 158.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1470 0.000128 2048 360 1216 132864 18.1436 14.3406 413.959 419.443 865.992 866.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1610 0.000512 4096 350 1280 34176 6.60688 116.322 209.16 332.14 332.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 6.4e-05 2048 240 5056 271360 44.3788 28.3356 2253.5 838.722 3165.07 3165.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 3.2e-05 2048 410 4032 555008 118.873 63.2739 3944.43 1864.5 5991.4 5991.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 900 0.000128 512 180 640 114688 7.9529 3.40746 35.07 174.66 221.278 221.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1460 0.000128 512 340 448 129024 6.52765 3.40803 29.0987 104.697 143.889 144.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1470 0.000128 2048 360 1216 132096 18.1371 14.422 277.846 421.202 731.708 731.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1610 0.000512 4096 350 1280 34176 6.63091 96.7352 209.367 312.784 312.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 6.4e-05 2048 240 5056 270336 44.5187 28.33 1852.33 836.955 2762.27 2762.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 3.2e-05 2048 410 4032 552960 119.358 63.4352 3250.88 1863.46 5297.47 5297.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 900 0.000128 512 180 640 110592 8.01325 3.39763 28.182 170.818 210.59 210.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1460 0.000128 512 340 448 125952 6.47213 3.3991 23.7676 103.298 137.095 137.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1470 0.000128 2048 360 1216 132096 18.1436 14.3316 231.387 418.814 682.78 682.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1610 0.000512 4096 350 1280 34048 6.6064 88.6777 208.992 304.327 304.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 6.4e-05 2048 240 5056 270336 44.2585 28.3177 1669.83 835.612 2578.15 2578.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 3.2e-05 2048 410 4032 552960 118.701 63.0548 2946.65 1858.02 4986.75 4987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 900 0.000128 512 180 640 114688 7.96755 3.41373 26.8073 174.697 213.073 213.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1460 0.000128 512 340 448 126976 6.59744 3.40992 22.06 104.704 136.92 137.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1470 0.000128 2048 360 1216 132096 18.147 14.3466 213.717 418.216 664.525 664.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1610 0.000512 4096 350 1280 33920 6.58842 81.9221 208.825 297.384 297.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 6.4e-05 2048 240 5056 268800 44.1318 28.1805 1523.54 832.37 2428.36 2428.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 3.2e-05 2048 410 4032 552960 120.105 63.4799 2707.9 1870.89 4762.69 4762.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 900 0.000128 512 180 640 112640 7.90461 3.39146 24.6122 173.004 209.094 209.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1460 0.000128 512 340 448 122880 6.60378 3.39504 19.7835 103.451 133.391 133.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1470 0.000128 2048 360 1216 130560 18.0988 14.4141 193.048 416.688 642.351 642.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1610 0.000512 4096 350 1280 33792 6.58022 75.4244 208.503 290.559 290.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 6.4e-05 2048 240 5056 267264 44.6402 28.3484 1403.32 834.291 2310.73 2310.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 3.2e-05 2048 410 4032 546816 120.488 63.3381 2502.12 1866.15 4552.41 4552.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 900 0.000128 512 180 640 98304 8.1976 3.34538 20.0692 169.005 200.799 200.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1460 0.000128 512 340 448 122880 6.61862 3.39488 19.0299 103.505 132.697 132.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1470 0.000128 2048 360 1216 130560 18.1377 14.4167 184.063 417.591 634.308 634.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1610 0.000512 4096 350 1280 34400 6.64781 152.24 209.765 368.703 368.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1280 6.4e-05 2048 240 5120 271488 44.4353 28.3199 3110.68 838.773 4022.34 4022.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1840 3.2e-05 2048 410 4096 551680 121.42 63.7104 5336.69 1874.67 7396.83 7397.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 900 0.000128 512 180 640 112640 8.13101 3.41197 45.0804 172.611 229.418 229.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1460 0.000128 512 340 512 128768 6.59219 3.41389 69.074 104.972 184.212 184.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1470 0.000128 2048 360 1280 131904 18.2825 14.374 637.351 419.479 1089.59 1089.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1610 0.000512 4096 350 1280 34368 6.63264 168.404 209.534 384.622 384.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 6.4e-05 2048 240 5120 271360 44.2998 28.3312 3491.49 837.907 4402.16 4402.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1840 3.2e-05 2048 410 4096 551424 121.051 63.7139 5991.9 1872.44 8049.42 8049.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 900 0.000128 512 180 640 111616 8.12272 3.41005 47.2081 172.56 231.485 231.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1460 0.000128 512 340 512 128512 6.56013 3.40749 45.9568 104.905 160.985 161.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1470 0.000128 2048 360 1280 131840 18.1424 14.422 423.535 419.158 875.359 875.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1610 0.000512 4096 350 1280 34304 6.63744 109.442 209.615 325.743 325.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 6.4e-05 2048 240 5120 271360 44.3811 28.377 2258.7 838.57 3170.16 3170.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1840 3.2e-05 2048 410 4096 550912 121.254 64.0489 3863.35 1875.49 5924.46 5924.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 900 0.000128 512 180 640 110592 8.20707 3.40992 32.1599 174.546 218.503 218.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1460 0.000128 512 340 512 128000 6.55421 3.40595 31.0838 104.651 145.852 145.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1470 0.000128 2048 360 1280 131840 18.1665 14.3381 273.744 419.452 725.8 725.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1610 0.000512 4096 350 1280 34272 6.63002 89.5288 209.302 305.513 305.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 6.4e-05 2048 240 5120 270336 44.4456 28.3386 1829.63 836.447 2739 2739.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1840 3.2e-05 2048 410 4096 549888 121.016 63.7666 3149.86 1871.23 5206.2 5206.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 900 0.000128 512 180 640 107520 8.1825 3.39763 26.0035 172.055 209.825 209.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1460 0.000128 512 340 512 127488 6.52288 3.40582 25.5977 104.232 139.916 140.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1470 0.000128 2048 360 1280 131328 18.1612 14.334 225.303 420.408 678.312 678.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1610 0.000512 4096 350 1280 34176 6.61584 80.1955 209.165 296.027 296.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 6.4e-05 2048 240 5120 271360 44.3836 28.2931 1641.27 838.703 2552.8 2552.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1840 3.2e-05 2048 410 4096 550912 121.067 63.5651 2821.68 1875.41 4882.05 4882.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 900 0.000128 512 180 640 110592 8.22816 3.41011 23.7073 173.136 208.667 208.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1460 0.000128 512 340 512 126976 6.59773 3.40922 22.6828 104.693 137.539 137.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1470 0.000128 2048 360 1280 131072 18.2111 14.3544 562.742 418.228 1013.64 1013.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1610 0.000512 4096 350 1280 34240 6.62144 73.6154 209.506 289.796 289.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1280 6.4e-05 2048 240 5120 271360 44.3412 28.2946 1504.24 838.123 2415.13 2415.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1840 3.2e-05 2048 410 4096 550400 121.402 63.6027 2582.91 1875.77 4644 4644.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 900 0.000128 512 180 640 107520 8.18806 3.39558 21.3836 172.351 205.499 205.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1460 0.000128 512 340 512 125440 6.49507 3.39763 20.7728 103.257 134.079 134.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1470 0.000128 2048 360 1280 131200 18.1549 14.3498 561.459 417.64 1011.71 1011.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1610 0.000512 4096 350 1280 34176 6.63773 68.8984 209.367 284.956 285.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1280 6.4e-05 2048 240 5120 270336 44.4927 28.4938 1386.51 836.962 2296.6 2296.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1840 3.2e-05 2048 410 4096 549888 121.258 63.6442 2384.12 1871.69 4441.03 4441.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 900 0.000128 512 180 640 104448 8.37091 3.39827 18.5967 172.196 202.744 202.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1460 0.000128 512 340 512 125952 6.47674 3.40122 19.1715 103.299 132.505 132.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1470 0.000128 2048 360 1280 131328 18.245 14.3401 557.738 426.801 1017.23 1017.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1610 0.000512 4096 350 1280 34048 6.60198 64.861 208.771 280.285 280.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1280 6.4e-05 2048 240 5120 270592 44.4062 28.2793 1303.39 836.724 2212.94 2213.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1840 3.2e-05 2048 410 4096 548352 121.771 63.5563 2231.34 1875.37 4292.36 4292.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 900 0.000128 512 180 640 100352 8.31062 3.36419 17.446 170.604 199.912 200.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1460 0.000128 512 340 512 125440 6.53702 3.39754 18.5222 103.62 132.231 132.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1470 0.000128 2048 360 1280 130816 18.2393 14.3771 552.339 420.477 1005.54 1005.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1610 0.000512 4096 350 1280 34048 6.61504 60.8192 208.993 276.478 276.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1280 6.4e-05 2048 240 5120 270336 44.2565 28.4017 1242.33 835.633 2150.76 2150.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1840 3.2e-05 2048 410 4096 548864 120.888 63.4204 2128.94 1868.99 4182.55 4182.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 900 0.000128 512 180 640 106496 8.44563 3.41238 18.0771 172.132 202.258 202.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1460 0.000128 512 340 512 126976 6.60093 3.41376 17.7213 104.69 132.584 132.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1470 0.000128 2048 360 1280 131072 18.2545 14.3365 627.138 418.347 1078.19 1078.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1610 0.000512 4096 350 1260 34272 6.63552 59.1886 209.668 275.541 275.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1280 6.4e-05 2048 240 5040 270592 44.4119 28.3071 1186.36 837.043 2096.26 2096.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1840 3.2e-05 2048 410 4020 551936 119.793 63.4042 2023.75 1866.52 4073.79 4074.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 900 0.000128 512 180 600 114688 7.49757 3.36486 16.9044 168.181 196.132 196.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1460 0.000128 512 340 420 129024 6.41376 3.3968 43.4857 103.66 157.114 157.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1470 0.000128 2048 360 1200 130816 18.2531 14.3401 614.641 419.026 1066.37 1066.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1610 0.000512 4096 350 1280 34048 6.60448 57.5918 208.816 273.063 273.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1280 6.4e-05 2048 240 5056 270592 44.4124 28.283 1162.53 836.908 2072.27 2072.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1840 3.2e-05 2048 410 4032 551936 119.806 63.3873 1992.12 1866.75 4042.38 4042.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 900 0.000128 512 180 640 107520 7.90026 3.36285 16.766 170.689 198.904 199.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1460 0.000128 512 340 448 125440 6.56573 3.39558 44.9678 103.639 158.727 158.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1470 0.000128 2048 360 1216 132608 18.1823 14.4794 599.425 418.924 1051.12 1051.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1610 0.000512 4096 350 1300 33880 6.58797 60.2193 208.636 275.494 275.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1280 6.4e-05 2048 240 5000 271040 44.3936 28.332 1186.66 835.982 2095.5 2095.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1840 3.2e-05 2048 410 4000 551040 120.117 63.5683 2037.19 1864.88 4086.08 4086.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 900 0.000128 512 180 600 116480 7.6024 3.38794 17.5418 169.22 197.939 198.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1460 0.000128 512 340 450 125440 6.45962 3.38957 47.5205 102.496 160.021 160.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1470 0.000128 2048 360 1200 132160 18.3129 14.393 620.94 420.524 1074.28 1074.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1610 0.000512 4096 350 1296 33880 6.58989 60.1953 208.557 275.394 275.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1280 6.4e-05 2048 240 5040 271040 44.3676 28.3909 1183.51 835.971 2092.38 2092.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1840 3.2e-05 2048 410 4032 551040 120.158 63.3591 2030.58 1864.24 4078.67 4078.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 900 0.000128 512 180 624 116480 7.6024 3.39226 17.6154 169.888 198.678 198.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1460 0.000128 512 340 432 125440 6.46608 3.39053 46.2996 102.495 158.805 158.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1470 0.000128 2048 360 1200 132160 18.3147 14.3786 627.953 418.555 1079.31 1079.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1610 0.000512 4096 350 1280 34176 6.6089 67.6065 208.993 283.258 283.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1280 6.4e-05 2048 240 5024 272384 44.2394 28.3671 1365.96 838.038 2276.74 2276.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1840 3.2e-05 2048 410 4000 557056 117.952 63.2411 2347.67 1857.33 4386.52 4386.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 900 0.000128 512 180 608 118784 7.73507 3.41136 19.5065 174.902 205.736 205.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1460 0.000128 512 340 448 129024 6.56022 3.40928 47.6045 104.612 162.343 162.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1470 0.000128 2048 360 1184 132608 18.1812 14.3372 598.093 417.992 1048.71 1048.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1610 0.000512 4096 350 1280 33600 6.55155 102.708 207.821 317.129 317.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1280 6.4e-05 2048 240 5024 268800 44.4924 28.3034 2036.28 835.656 2944.85 2944.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1840 3.2e-05 2048 410 4000 552960 118.219 63.0965 3511.77 1857.32 5550.72 5550.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 900 0.000128 512 180 608 107520 8.20282 3.39859 27.1593 173.408 212.354 212.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1460 0.000128 512 340 448 122880 6.60003 3.39866 23.852 103.489 137.491 137.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1470 0.000128 2048 360 1184 132480 18.1352 14.4174 853.06 418.547 1304.27 1304.36
