
---------- Begin Simulation Statistics ----------
final_tick                               1771671518000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  19578                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886908                       # Number of bytes of host memory used
host_op_rate                                    36903                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   510.78                       # Real time elapsed on the host
host_tick_rate                               37292974                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019049                       # Number of seconds simulated
sim_ticks                                 19048659250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued           148875                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              148875                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 61745                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       248347                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        501417                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3669485                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7593                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4019373                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3143038                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3669485                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       526447                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5013057                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493188                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1674                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14265520                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14325968                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7644                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545675                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     32491483                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     33851769                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.556816                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.807711                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     29838818     88.15%     88.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       794527      2.35%     90.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       393161      1.16%     91.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       563640      1.67%     93.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       445960      1.32%     94.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       195763      0.58%     95.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        70203      0.21%     95.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4022      0.01%     95.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545675      4.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     33851769                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.809729                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.809729                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      24719756                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64664150                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3620200                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8556639                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389575                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        783111                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12258941                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2076                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10589024                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5013057                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6290450                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              31123221                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         44833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35366619                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          480                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          779150                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.131586                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6555963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3636226                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.928324                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     38069290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.005385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.166671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         25535218     67.08%     67.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           681830      1.79%     68.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           730817      1.92%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           990112      2.60%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1228222      3.23%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           780185      2.05%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           910288      2.39%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           746700      1.96%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6465918     16.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     38069290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16020869                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12160234                       # number of floating regfile writes
system.switch_cpus.idleCycles                   28008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9979                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3467725                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.487657                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23015879                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10589024                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         5364855                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12507239                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          199                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13753275                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     60875836                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12426855                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       503047                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56675703                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          15866                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1379235                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389575                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1267882                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29229                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       256415                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9164886                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11802974                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3459                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          41529429                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52333917                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.724691                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30096002                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.373691                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55787992                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         75677732                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26192867                       # number of integer regfile writes
system.switch_cpus.ipc                       0.262486                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.262486                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3300435      5.77%      5.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27415768     47.95%     53.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.19%     53.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.12%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216766      0.38%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2972      0.01%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269086      0.47%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.67%     57.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.49%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3526156      6.17%     65.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3730882      6.52%     72.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9092192     15.90%     88.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6859724     12.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57178755                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22605437                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43035584                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19290656                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38268649                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3068364                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053663                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          185898      6.06%      6.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            437      0.01%      6.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         183512      5.98%     12.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        468402     15.27%     27.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1629012     53.09%     80.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       600781     19.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34341247                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    112517245                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33043261                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64634093                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60589541                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57178755                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286295                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42026576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        57670                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262443                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     17447827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     38069290                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.501965                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.477787                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     25562908     67.15%     67.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1204764      3.16%     70.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1627086      4.27%     74.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1171834      3.08%     77.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2003058      5.26%     82.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1842253      4.84%     87.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2170308      5.70%     93.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       937660      2.46%     95.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1549419      4.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     38069290                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.500861                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6290532                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        15140                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3403249                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12507239                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13753275                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        30769835                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 38097298                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         6734047                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         128567                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4029233                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         256526                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2612                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155340171                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62273095                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56524981                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8794735                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       17850554                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389575                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      18121691                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36152701                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18831947                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86071699                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5272769                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             78685557                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           106899044                       # The number of ROB writes
system.switch_cpus.timesIdled                     415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252377                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       125222                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506136                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         125222                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             153931                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       123130                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125217                       # Transaction distribution
system.membus.trans_dist::ReadExReq             99139                       # Transaction distribution
system.membus.trans_dist::ReadExResp            99139                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        153931                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       754487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       754487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 754487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24076800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24076800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24076800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            253070                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  253070    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              253070                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1026284439                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1312181497                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  19048659250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       248672                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          613                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          306426                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           117308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           971                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126847                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24314496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          420642                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7880320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           674401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.185679                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.388848                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 549179     81.43%     81.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 125222     18.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             674401                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379221000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379179000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1453500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          572                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        75073                       # number of demand (read+write) hits
system.l2.demand_hits::total                    75645                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          572                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        75073                       # number of overall hits
system.l2.overall_hits::total                   75645                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          397                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       177713                       # number of demand (read+write) misses
system.l2.demand_misses::total                 178114                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          397                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       177713                       # number of overall misses
system.l2.overall_misses::total                178114                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     33904500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14985404000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15019308500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     33904500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14985404000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15019308500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          969                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252786                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253759                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          969                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252786                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253759                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.409701                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.703018                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.701902                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.409701                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.703018                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.701902                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85401.763224                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84323.622920                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84324.132297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85401.763224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84323.622920                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84324.132297                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       128                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              123130                       # number of writebacks
system.l2.writebacks::total                    123130                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       177713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            178110                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        76904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       177713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           255014                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     29934500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13208274000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13238208500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   5020483246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     29934500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13208274000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18258691746                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.409701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.703018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.701886                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.409701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.703018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.004946                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75401.763224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74323.622920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74326.026051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 65282.472251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75401.763224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74323.622920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71598.781816                       # average overall mshr miss latency
system.l2.replacements                         303334                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125542                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125542                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          613                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              613                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          613                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          613                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        68287                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         68287                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        76904                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          76904                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   5020483246                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5020483246                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 65282.472251                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 65282.472251                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        26802                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26802                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        99139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               99139                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7837179500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7837179500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.787186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.787186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79052.436478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79052.436478                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        99139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          99139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6845789500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6845789500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.787186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.787186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69052.436478                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69052.436478                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     33904500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33904500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          969                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.409701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.410917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85401.763224                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84973.684211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     29934500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29934500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.409701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.408857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75401.763224                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75401.763224                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        48271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             48271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        78574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           78576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7148224500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7148224500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.619449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.619455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90974.425382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90972.109805                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        78574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        78574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6362484500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6362484500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.619449                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.619439                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80974.425382                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80974.425382                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4041.609736                       # Cycle average of tags in use
system.l2.tags.total_refs                      503225                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    303334                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.658980                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     235.450133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.048300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.038618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2242.941683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.270689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1559.860314                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.057483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.547593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.380825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986721                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2100                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1996                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1714                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          500                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1399                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.512695                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.487305                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2331974                       # Number of tag accesses
system.l2.tags.data_accesses                  2331974                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      4797184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11373632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16196480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7880320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7880320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        74956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       177713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              253070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       123130                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123130                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              6720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              6720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    251838407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1333847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    597083073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850268766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         6720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1333847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1340567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      413694208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            413694208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      413694208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             6720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             6720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    251838407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1333847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    597083073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1263962974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    123130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     74956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    177713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000117038500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7170                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7170                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              599323                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116139                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      253066                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123130                       # Number of write requests accepted
system.mem_ctrls.readBursts                    253066                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123130                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7532                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3879074169                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1265330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8624061669                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15328.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34078.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   227612                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   96564                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                253066                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123130                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        51987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    463.063458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.159548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.154282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11087     21.33%     21.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10683     20.55%     41.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5708     10.98%     52.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3461      6.66%     59.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2775      5.34%     64.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2322      4.47%     69.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2177      4.19%     73.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1904      3.66%     77.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11870     22.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        51987                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.290098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.990069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.155578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7167     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7170                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.168619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.111364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.447319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3762     52.47%     52.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              264      3.68%     56.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2021     28.19%     84.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              772     10.77%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              185      2.58%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               78      1.09%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               38      0.53%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.28%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               16      0.22%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.14%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7170                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16196224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7878336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16196224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7880320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       850.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       413.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    413.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19048460000                       # Total gap between requests
system.mem_ctrls.avgGap                      50634.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      4797184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11373632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7878336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 251838406.947197616100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1333847.157773059560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 597083072.920210957527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 413590053.588679790497                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        74956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       177713                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123130                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   2694115809                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     13598750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5916347110                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 449851893750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     35942.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34253.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33291.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3653471.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            184747500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             98195625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898733220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          319417020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1503409440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7822539210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        727258080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11554300095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        606.567630                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1793468749                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    635960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16619220501                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            186453960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             99095040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           908158020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          323159760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1503409440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7878270960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        680325600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11578872780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.857625                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1671502252                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    635960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16741186998                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    19048649250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6289374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6289384                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6289374                       # number of overall hits
system.cpu.icache.overall_hits::total         6289384                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1076                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1078                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1076                       # number of overall misses
system.cpu.icache.overall_misses::total          1078                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     47925500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47925500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     47925500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47925500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6290450                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6290462                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6290450                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6290462                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000171                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 44540.427509                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44457.792208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 44540.427509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44457.792208                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          613                       # number of writebacks
system.cpu.icache.writebacks::total               613                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          969                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          969                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          969                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          969                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41391500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41391500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41391500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41391500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 42715.686275                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42715.686275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 42715.686275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42715.686275                       # average overall mshr miss latency
system.cpu.icache.replacements                    613                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6289374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6289384                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1076                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1078                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     47925500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47925500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6290450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6290462                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 44540.427509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44457.792208                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          969                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          969                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41391500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41391500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 42715.686275                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42715.686275                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.318185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486680                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            793.931485                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002015                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.316170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.006477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.006481                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12581895                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12581895                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11766859                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11766860                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13231005                       # number of overall hits
system.cpu.dcache.overall_hits::total        13231006                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       597943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         597945                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       668411                       # number of overall misses
system.cpu.dcache.overall_misses::total        668413                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  29581107845                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29581107845                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  29581107845                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29581107845                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12364802                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12364805                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13899416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13899419                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.048358                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048359                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.048089                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048089                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49471.451033                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49471.285561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 44255.866293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44255.733873                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1497911                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       403437                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             25100                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            4148                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.677729                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.260608                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125542                       # number of writebacks
system.cpu.dcache.writebacks::total            125542                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       392916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       392916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       392916                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       392916                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252787                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252787                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11728045345                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11728045345                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16171441845                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16171441845                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016581                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018187                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018187                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57202.443312                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57202.443312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63972.600826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63972.600826                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251764                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9942510                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9942511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       472001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        472003                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  21147186500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21147186500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10414511                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10414514                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.045321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44803.266307                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44803.076463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       392916                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       392916                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   3420065000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3420065000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 43245.432130                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43245.432130                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824349                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824349                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8433921345                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8433921345                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 66966.709636                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66966.709636                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8307980345                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8307980345                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 65966.717576                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65966.717576                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1464146                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1464146                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        70468                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        70468                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1534614                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1534614                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.045919                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.045919                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47760                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47760                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4443396500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4443396500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031122                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031122                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 93035.940117                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93035.940117                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1771671518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            10.977360                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12318126                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251764                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.927273                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002038                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    10.975322                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.010718                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.010720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28051626                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28051626                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1798451242000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55439                       # Simulator instruction rate (inst/s)
host_mem_usage                                 911336                       # Number of bytes of host memory used
host_op_rate                                   118051                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   721.51                       # Real time elapsed on the host
host_tick_rate                               37116060                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000008                       # Number of instructions simulated
sim_ops                                      85175110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026780                       # Number of seconds simulated
sim_ticks                                 26779724000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued           172652                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    6                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              172668                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 35116                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       404440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        809019                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1377951                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18952                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1401495                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1132069                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1377951                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       245882                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1627677                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118403                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7461                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5360945                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5132091                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19188                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4588790                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8611927                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325899                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     52260925                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.269130                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.527519                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     38069761     72.85%     72.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2398043      4.59%     77.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2319803      4.44%     81.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1088662      2.08%     83.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1632390      3.12%     87.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       728216      1.39%     88.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       905516      1.73%     90.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       529744      1.01%     91.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4588790      8.78%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     52260925                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045065                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951063                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173192                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575714     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113154     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325899                       # Class of committed instruction
system.switch_cpus.commit.refs               28017699                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325899                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.785315                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.785315                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      39840492                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78409434                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2757483                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8665324                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         114325                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2009689                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23489700                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5549                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8991772                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2922                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1627677                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4232964                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              48859704                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9435                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          173                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37196571                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          275                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1598                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          228650                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.030390                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4411238                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1250472                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.694491                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     53387313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.530488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.964147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         40789144     76.40%     76.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           426968      0.80%     77.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           754151      1.41%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           933174      1.75%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           816771      1.53%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           568499      1.06%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           779361      1.46%     84.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           365853      0.69%     85.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7953392     14.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     53387313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99733751                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53957647                       # number of floating regfile writes
system.switch_cpus.idleCycles                  172135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        27625                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1205019                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.425523                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32882286                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8991766                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2037851                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23559584                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           97                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9810595                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77221991                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23890520                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       155679                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76350243                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          13824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10367255                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         114325                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10368134                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        80708                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1563937                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          915                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2386384                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2966081                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          915                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        12067                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15558                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88154633                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              74912963                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.622156                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54845898                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.398688                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75762246                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         75983788                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10794518                       # number of integer regfile writes
system.switch_cpus.ipc                       0.560125                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.560125                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       820495      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16702124     21.83%     22.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14795      0.02%     22.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           449      0.00%     22.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       288630      0.38%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          991      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139880      0.18%     23.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6187      0.01%     23.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74402      0.10%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          106      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576336     19.05%     42.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           23      0.00%     42.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     43.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663335     13.94%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2889631      3.78%     60.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1008917      1.32%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21047669     27.51%     89.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7985547     10.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76505920                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65418347                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127872767                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61910443                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66640594                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3443173                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045005                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           66893      1.94%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            783      0.02%      1.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             34      0.00%      1.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           389      0.01%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       322702      9.37%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       702118     20.39%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         264429      7.68%     39.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        134386      3.90%     43.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1679522     48.78%     92.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       271916      7.90%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13710251                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     81988314                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13002520                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21478390                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77150831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76505920                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10896103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        18753                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65213                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4928559                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     53387313                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.433036                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.382524                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     35348515     66.21%     66.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2675947      5.01%     71.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2340624      4.38%     75.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1917758      3.59%     79.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2892045      5.42%     84.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2409652      4.51%     89.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2571150      4.82%     93.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1500865      2.81%     96.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1730757      3.24%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     53387313                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.428430                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4233233                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   383                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        74083                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       988867                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23559584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9810595                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        35940574                       # number of misc regfile reads
system.switch_cpus.numCycles                 53559448                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13636688                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448336                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         352220                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3685570                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6045184                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        169205                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221508068                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77714605                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71214807                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9684995                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       19504672                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         114325                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      26265494                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9766509                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100568471                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78347464                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          241                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           43                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12439825                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           45                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            121381097                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151002584                       # The number of ROB writes
system.switch_cpus.timesIdled                    1985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       219170                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887124                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         219173                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  26779724000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             294164                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       159278                       # Transaction distribution
system.membus.trans_dist::CleanEvict           245156                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110421                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110421                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        294164                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1213604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1213604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1213604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36087232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36087232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36087232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            404585                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  404585    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              404585                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1513306247                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2146054346                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26779724000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26779724000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  26779724000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  26779724000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280756                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       348103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3477                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          591514                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           220515                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162883                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3631                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1320024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       454912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40245312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40700224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          720124                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10193792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1163763                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.188341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.390991                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 944582     81.17%     81.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 219178     18.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1163763                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          635864000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         660012000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5446500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  26779724000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1430                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       164322                       # number of demand (read+write) hits
system.l2.demand_hits::total                   165752                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1430                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       164322                       # number of overall hits
system.l2.overall_hits::total                  165752                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2201                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       275686                       # number of demand (read+write) misses
system.l2.demand_misses::total                 277887                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2201                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       275686                       # number of overall misses
system.l2.overall_misses::total                277887                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    184397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  26750074500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26934471500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    184397000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  26750074500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26934471500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3631                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       440008                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443639                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3631                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       440008                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443639                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.606169                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.626548                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.626381                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.606169                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.626548                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.626381                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83778.736938                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97030.950066                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96925.986102                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83778.736938                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97030.950066                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96925.986102                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     18205                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              159278                       # number of writebacks
system.l2.writebacks::total                    159278                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         2079                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2079                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         2079                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2079                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         2201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       273607                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            275808                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       129722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       273607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           405530                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    162387000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  23888581000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24050968000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  10563788546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    162387000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  23888581000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34614756546                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.606169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.621823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.621695                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.606169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.621823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.914099                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73778.736938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87309.831254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87201.850563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81434.055488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73778.736938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87309.831254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85356.833147                       # average overall mshr miss latency
system.l2.replacements                         499609                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       188825                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           188825                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       188825                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       188825                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3472                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3472                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3472                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3472                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       123053                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        123053                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       129722                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         129722                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  10563788546                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  10563788546                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81434.055488                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81434.055488                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        52462                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52462                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       110421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              110421                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9997678000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9997678000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.677916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.677916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 90541.454977                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90541.454977                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       110421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         110421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8893468000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8893468000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.677916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.677916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80541.454977                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80541.454977                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2201                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2201                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    184397000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    184397000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.606169                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.606169                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83778.736938                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83778.736938                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    162387000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    162387000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.606169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.606169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73778.736938                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73778.736938                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       111860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            111860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       165265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          165265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  16752396500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16752396500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.596355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.596355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101366.874414                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101366.874414                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         2079                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2079                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       163186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       163186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  14995113000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14995113000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.588853                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.588853                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91889.702548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91889.702548                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  26779724000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  26779724000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      900341                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    503705                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.787437                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     317.358121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2320.821399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.103229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1450.717251                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.077480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.566607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.354179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2434                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1662                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1423                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          704                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.594238                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.405762                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4048073                       # Number of tag accesses
system.l2.tags.data_accesses                  4048073                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26779724000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      8241728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       140864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     17510848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25893440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       140864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        140864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10193792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10193792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher       128777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       273607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              404585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       159278                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             159278                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher    307760005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5260099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    653884558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             966904663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5260099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5260099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      380653363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            380653363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      380653363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    307760005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5260099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    653884558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1347558026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    159276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    128678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    273442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001029198500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9550                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9550                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              839878                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             149951                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      404585                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     159278                       # Number of write requests accepted
system.mem_ctrls.readBursts                    404585                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   159278                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    264                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9968                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11586454073                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2021605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19167472823                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28656.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47406.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   232957                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  110051                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                404585                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               159278                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   48636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   39047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   23564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   12610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       220581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    163.525961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.645150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.308567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       140261     63.59%     63.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        34796     15.77%     79.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25854     11.72%     91.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5858      2.66%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2835      1.29%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1498      0.68%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1364      0.62%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1510      0.68%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6605      2.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       220581                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.339162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.002522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    108.780350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9533     99.82%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           10      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9550                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.678639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.637468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.220172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6909     72.35%     72.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              220      2.30%     74.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1484     15.54%     90.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              651      6.82%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              168      1.76%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               70      0.73%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.34%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9550                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25876544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10193984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25893440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10193792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       966.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       380.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    966.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    380.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26779855500                       # Total gap between requests
system.mem_ctrls.avgGap                      47493.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      8235392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       140864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     17500288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10193984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 307523408.381654679775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5260099.021184833720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 653490230.145762443542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 380660532.573076546192                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       128777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       273607                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       159278                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   6507500159                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     71684000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12588288664                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 652446081956                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50533.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32568.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46008.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4096272.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            823784640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            437821560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1483649160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          426583620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2113746960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11500480170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        598799040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17384865150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.180147                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1418477031                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    894140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24467106969                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            751256520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            399283335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1403202780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          404863200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2113746960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11510887230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        590035200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17173275225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.279022                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1396778016                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    894140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24488805984                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    45828373250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1798451242000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10518089                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10518099                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10518089                       # number of overall hits
system.cpu.icache.overall_hits::total        10518099                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5324                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5326                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5324                       # number of overall misses
system.cpu.icache.overall_misses::total          5326                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    288204500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    288204500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    288204500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    288204500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10523413                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10523425                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10523413                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10523425                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000506                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000506                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000506                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000506                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54133.076634                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54112.748780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54133.076634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54112.748780                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          778                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.826087                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4090                       # number of writebacks
system.cpu.icache.writebacks::total              4090                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          724                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          724                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          724                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          724                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4600                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4600                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4600                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4600                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    246365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    246365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    246365000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    246365000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 53557.608696                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53557.608696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 53557.608696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53557.608696                       # average overall mshr miss latency
system.cpu.icache.replacements                   4090                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10518089                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10518099                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5324                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5326                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    288204500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    288204500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10523413                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10523425                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000506                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000506                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54133.076634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54112.748780                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          724                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          724                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    246365000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    246365000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 53557.608696                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53557.608696                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1798451242000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            10.296289                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10522701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4602                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2286.549544                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    10.294304                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.020106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.020110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21051452                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21051452                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1798451242000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1798451242000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1798451242000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1798451242000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1798451242000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1798451242000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1798451242000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39315075                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39315076                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41125647                       # number of overall hits
system.cpu.dcache.overall_hits::total        41125648                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1435773                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1435775                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1531023                       # number of overall misses
system.cpu.dcache.overall_misses::total       1531025                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  77702365067                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77702365067                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  77702365067                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77702365067                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40750848                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40750851                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42656670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42656673                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.035233                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035233                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035892                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 54118.837077                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54118.761691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 50751.925390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50751.859092                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5478117                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       496675                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            108285                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            5009                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.589805                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    99.156518                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       314367                       # number of writebacks
system.cpu.dcache.writebacks::total            314367                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       804492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       804492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       804492                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       804492                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692794                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692794                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  39615646567                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39615646567                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  45337868067                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45337868067                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015491                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015491                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016241                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016241                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 62754.378109                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62754.378109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65442.062239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65442.062239                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691772                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30809182                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30809183                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1146871                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1146873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  58306574500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58306574500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     31956053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31956056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035889                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035889                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 50839.697316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50839.608658                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       804413                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       804413                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  20509935000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20509935000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 59890.366118                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59890.366118                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  19395790567                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19395790567                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 67136.228088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67136.228088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           79                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           79                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288823                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288823                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  19105711567                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19105711567                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 66150.242768                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66150.242768                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1810572                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1810572                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        95250                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        95250                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1905822                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1905822                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.049978                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.049978                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61513                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61513                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5722221500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5722221500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.032276                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032276                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 93024.588298                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93024.588298                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1798451242000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            26.061709                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41818444                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692796                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.361844                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002008                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    26.059702                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.025449                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.025451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86006142                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86006142                       # Number of data accesses

---------- End Simulation Statistics   ----------
