I 000051 55 1713          1700503540360 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version vef)
	(_time 1700503540361 2023.11.20 13:05:40)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 30343035316660263335766a353635366436663732)
	(_ent
		(_time 1700503540349)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(7)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(7)(8)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1258          1700503540425 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 27))
	(_version vef)
	(_time 1700503540426 2023.11.20 13:05:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6e6a6b6e68383f786d6e2d353a686f683d696b686f)
	(_ent
		(_time 1700503540422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__50(_arch 1 0 50(_assignment(_trgt(4))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 883           1700503540458 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 25))
	(_version vef)
	(_time 1700503540459 2023.11.20 13:05:40)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 9d9998929acbcc88cac98ec79a9bc89a999a9f9bcb)
	(_ent
		(_time 1700503540454)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 2067          1700503540490 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version vef)
	(_time 1700503540491 2023.11.20 13:05:40)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code bcb9bae8eaebefaab7eaafe7e9bab9bbbeb9eababa)
	(_ent
		(_time 1700503540486)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(9)(5))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(9)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1278          1700503540523 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version vef)
	(_time 1700503540524 2023.11.20 13:05:40)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code dcd8db8ed98bddcbd0dece86dbda8fd98adbd9da89)
	(_ent
		(_time 1700503540518)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1773          1700503540558 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version vef)
	(_time 1700503540559 2023.11.20 13:05:40)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code fbfff6abfcadacecfdafe9a0affdf8fcfffdf2fdad)
	(_ent
		(_time 1700503540554)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 6717          1700503595172 Behavioral
(_unit VHDL(processor 0 21(behavioral 0 29))
	(_version vef)
	(_time 1700503595173 2023.11.20 13:06:35)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 4c1d1d4f1d1b4e5a1e4a59171e4b4f4a1a4b4e4b4c)
	(_ent
		(_time 1700503540584)
	)
	(_inst Instruction_Memory 0 68(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 78(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 100(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 123(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 134(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 161(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 24(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 30(_arch(_uni))))
		(_sig(_int pc_next 1 0 31(_arch(_uni))))
		(_sig(_int pc2 1 0 31(_arch(_uni))))
		(_sig(_int instr 1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 33(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 33(_arch(_uni))))
		(_sig(_int alu_op 2 0 33(_arch(_uni))))
		(_sig(_int jump -1 0 34(_arch(_uni))))
		(_sig(_int branch -1 0 34(_arch(_uni))))
		(_sig(_int mem_read -1 0 34(_arch(_uni))))
		(_sig(_int mem_write -1 0 34(_arch(_uni))))
		(_sig(_int alu_src -1 0 34(_arch(_uni))))
		(_sig(_int reg_write -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 35(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 36(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 37(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 40(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 41(_arch(_uni))))
		(_sig(_int read_data2 1 0 41(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 41(_arch(_uni))))
		(_sig(_int imm_ext 1 0 41(_arch(_uni))))
		(_sig(_int JRControl -1 0 42(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 43(_arch(_uni))))
		(_sig(_int ALU_out 1 0 44(_arch(_uni))))
		(_sig(_int zero_flag -1 0 45(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 46(_arch(_uni))))
		(_sig(_int PC_j 1 0 46(_arch(_uni))))
		(_sig(_int PC_beq 1 0 46(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 46(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 46(_arch(_uni))))
		(_sig(_int PC_jr 1 0 46(_arch(_uni))))
		(_sig(_int beq_control -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 48(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 48(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 49(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 50(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 52(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__65(_arch 1 0 65(_assignment(_trgt(6))(_sens(4)))))
			(line__75(_arch 2 0 75(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__94(_arch 3 0 94(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__98(_arch 4 0 98(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__99(_arch 5 0 99(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__114(_arch 6 0 114(_assignment(_trgt(42))(_sens(7(6))))))
			(line__115(_arch 7 0 115(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__116(_arch 8 0 116(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__117(_arch 9 0 117(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__120(_arch 10 0 120(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__131(_arch 11 0 131(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__143(_arch 12 0 143(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__144(_arch 13 0 144(_assignment(_trgt(40))(_sens(31)))))
			(line__146(_arch 14 0 146(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__148(_arch 15 0 148(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__150(_arch 16 0 150(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__152(_arch 17 0 152(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__154(_arch 18 0 154(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__156(_arch 19 0 156(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__158(_arch 20 0 158(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__172(_arch 21 0 172(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__175(_arch 22 0 175(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__176(_arch 23 0 176(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
V 000051 55 6717          1700503703791 Behavioral
(_unit VHDL(processor 0 21(behavioral 0 29))
	(_version vef)
	(_time 1700503703792 2023.11.20 13:08:23)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 9dcb9f93cbca9f8bcf9b88c6cf9a9e9bcb9a9f9a9d)
	(_ent
		(_time 1700503540584)
	)
	(_inst Instruction_Memory 0 68(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 78(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 100(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 123(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 134(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 161(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 24(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 30(_arch(_uni))))
		(_sig(_int pc_next 1 0 31(_arch(_uni))))
		(_sig(_int pc2 1 0 31(_arch(_uni))))
		(_sig(_int instr 1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 33(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 33(_arch(_uni))))
		(_sig(_int alu_op 2 0 33(_arch(_uni))))
		(_sig(_int jump -1 0 34(_arch(_uni))))
		(_sig(_int branch -1 0 34(_arch(_uni))))
		(_sig(_int mem_read -1 0 34(_arch(_uni))))
		(_sig(_int mem_write -1 0 34(_arch(_uni))))
		(_sig(_int alu_src -1 0 34(_arch(_uni))))
		(_sig(_int reg_write -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 35(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 36(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 37(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 40(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 41(_arch(_uni))))
		(_sig(_int read_data2 1 0 41(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 41(_arch(_uni))))
		(_sig(_int imm_ext 1 0 41(_arch(_uni))))
		(_sig(_int JRControl -1 0 42(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 43(_arch(_uni))))
		(_sig(_int ALU_out 1 0 44(_arch(_uni))))
		(_sig(_int zero_flag -1 0 45(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 46(_arch(_uni))))
		(_sig(_int PC_j 1 0 46(_arch(_uni))))
		(_sig(_int PC_beq 1 0 46(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 46(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 46(_arch(_uni))))
		(_sig(_int PC_jr 1 0 46(_arch(_uni))))
		(_sig(_int beq_control -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 48(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 48(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 49(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 50(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 52(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__65(_arch 1 0 65(_assignment(_trgt(6))(_sens(4)))))
			(line__75(_arch 2 0 75(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__94(_arch 3 0 94(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__98(_arch 4 0 98(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__99(_arch 5 0 99(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__114(_arch 6 0 114(_assignment(_trgt(42))(_sens(7(6))))))
			(line__115(_arch 7 0 115(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__116(_arch 8 0 116(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__117(_arch 9 0 117(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__120(_arch 10 0 120(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__131(_arch 11 0 131(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__143(_arch 12 0 143(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__144(_arch 13 0 144(_assignment(_trgt(40))(_sens(31)))))
			(line__146(_arch 14 0 146(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__148(_arch 15 0 148(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__150(_arch 16 0 150(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__152(_arch 17 0 152(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__154(_arch 18 0 154(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__156(_arch 19 0 156(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__158(_arch 20 0 158(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__172(_arch 21 0 172(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__175(_arch 22 0 175(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__176(_arch 23 0 176(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000049 55 1577          1700503779929 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version vef)
	(_time 1700503779930 2023.11.20 13:09:39)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 0a5e5d0c595c5a1c0b0e1e50590d0e0c080d0e0c08)
	(_ent
		(_time 1700503779924)
	)
	(_comp
		(MIPS_VHDL
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp MIPS_VHDL)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
V 000049 55 1471          1700503809301 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version vef)
	(_time 1700503809302 2023.11.20 13:10:09)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code c9cd989cc29f99dfc8cddd939acecdcfcbcecdcfcb)
	(_ent
		(_time 1700503779923)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 1729          1700759515300 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700759515301 2023.11.23 12:11:55)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 7d7c2c7c282b2d6b7e783b27787b787b297b2b7a7f)
	(_ent
		(_time 1700759515296)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1262          1700759515345 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1700759515346 2023.11.23 12:11:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code acadf8fbacfafdbaafaceff7f8aaadaaffaba9aaad)
	(_ent
		(_time 1700759515340)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__50(_arch 1 0 50(_assignment(_trgt(4))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1700759515385 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 25))
	(_version ve8)
	(_time 1700759515386 2023.11.23 12:11:55)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code cbca9f9eca9d9ade9c9fd891cccd9ecccfccc9cd9d)
	(_ent
		(_time 1700759515380)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2079          1700759515417 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700759515418 2023.11.23 12:11:55)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code eaeabdb9bebdb9fce1bcf9b1bfecefede8efbcecec)
	(_ent
		(_time 1700759515412)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1700759515458 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700759515459 2023.11.23 12:11:55)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 19184c1e464e180e151b0b431e1f4a1c4f1e1c1f4c)
	(_ent
		(_time 1700759515452)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1781          1700759515502 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700759515503 2023.11.23 12:11:55)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 4849174a151e1f5f4e1c5a131c4e4b4f4c4e414e1e)
	(_ent
		(_time 1700759515498)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 6729          1700759515542 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700759515543 2023.11.23 12:11:55)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 67673166623065713561723c356064613160656067)
	(_ent
		(_time 1700759515535)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000049 55 1479          1700759515583 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700759515584 2023.11.23 12:11:55)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 9696c49992c0c680979282ccc59192909491929094)
	(_ent
		(_time 1700759515577)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 1729          1700951870250 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700951870251 2023.11.25 17:37:50)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 545a0357510204425751120e515251520052025356)
	(_ent
		(_time 1700759515295)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1262          1700951870298 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 26))
	(_version ve8)
	(_time 1700951870299 2023.11.25 17:37:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 838dd18dd3d5d295808dc0d8d7858285d084868582)
	(_ent
		(_time 1700759515339)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(5)))))
			(line__52(_arch 2 0 52(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1700951870344 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 35))
	(_version ve8)
	(_time 1700951870345 2023.11.25 17:37:50)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code b2bce0e6e3e4e3a7e5e6a1e8b5b4e7b5b6b5b0b4e4)
	(_ent
		(_time 1700759515379)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2079          1700951870386 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700951870387 2023.11.25 17:37:50)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code e1eeb0b2e5b6b2f7eab7f2bab4e7e4e6e3e4b7e7e7)
	(_ent
		(_time 1700759515411)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1700951870434 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700951870435 2023.11.25 17:37:50)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 101e4717464711071c12024a171643154617151645)
	(_ent
		(_time 1700759515451)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1781          1700951870483 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700951870484 2023.11.25 17:37:50)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 3e30633b3e686929386a2c656a383d393a38373868)
	(_ent
		(_time 1700759515497)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 6729          1700951870529 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700951870530 2023.11.25 17:37:50)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 6d62396c3b3a6f7b3f6b78363f6a6e6b3b6a6f6a6d)
	(_ent
		(_time 1700759515534)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000049 55 1479          1700951870586 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700951870587 2023.11.25 17:37:50)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code aca3fcfbfdfafcbaada8b8f6ffaba8aaaeaba8aaae)
	(_ent
		(_time 1700759515576)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 1729          1700951911978 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700951911979 2023.11.25 17:38:31)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 5a5e08590a0c0a4c595f1c005f5c5f5c0e5c0c5d58)
	(_ent
		(_time 1700759515295)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1262          1700951911996 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 26))
	(_version ve8)
	(_time 1700951911997 2023.11.25 17:38:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6a6e3d6a683c3b7c696429313e6c6b6c396d6f6c6b)
	(_ent
		(_time 1700759515339)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(5)))))
			(line__52(_arch 2 0 52(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1700951912013 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 35))
	(_version ve8)
	(_time 1700951912014 2023.11.25 17:38:32)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 7a7e2d7b782c2b6f2d2e69207d7c2f7d7e7d787c2c)
	(_ent
		(_time 1700759515379)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2079          1700951912028 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700951912029 2023.11.25 17:38:32)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 898cdd8785deda9f82df9ad2dc8f8c8e8b8cdf8f8f)
	(_ent
		(_time 1700759515411)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1700951912044 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700951912045 2023.11.25 17:38:32)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 999dcc96c6ce988e959b8bc39e9fca9ccf9e9c9fcc)
	(_ent
		(_time 1700759515451)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1781          1700951912072 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700951912073 2023.11.25 17:38:32)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b8bce7ece5eeefafbeecaae3ecbebbbfbcbeb1beee)
	(_ent
		(_time 1700759515497)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 6729          1700951912093 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700951912094 2023.11.25 17:38:32)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code c8cd9e9cc29fcade9acedd939acfcbce9ecfcacfc8)
	(_ent
		(_time 1700759515534)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000049 55 1479          1700951912125 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700951912126 2023.11.25 17:38:32)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code e7e2b5b4e2b1b7f1e6e3f3bdb4e0e3e1e5e0e3e1e5)
	(_ent
		(_time 1700759515576)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 6729          1700951978463 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700951978464 2023.11.25 17:39:38)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 0f0b0c085b580d195d091a545d080c0959080d080f)
	(_ent
		(_time 1700759515534)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000051 55 1729          1700952320990 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700952320991 2023.11.25 17:45:20)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 121242151144420411175448171417144614441510)
	(_ent
		(_time 1700759515295)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1262          1700952321009 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 26))
	(_version ve8)
	(_time 1700952321010 2023.11.25 17:45:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2222772673747334212c6179762423247125272423)
	(_ent
		(_time 1700759515339)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(5)))))
			(line__52(_arch 2 0 52(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1700952321029 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 35))
	(_version ve8)
	(_time 1700952321030 2023.11.25 17:45:21)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 31316434636760246665226b363764363536333767)
	(_ent
		(_time 1700759515379)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2079          1700952321050 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700952321051 2023.11.25 17:45:21)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 41401743451612574a17521a144744464344174747)
	(_ent
		(_time 1700759515411)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1700952321070 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700952321071 2023.11.25 17:45:21)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 60603760363761776c62723a676633653667656635)
	(_ent
		(_time 1700759515451)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1781          1700952321100 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700952321101 2023.11.25 17:45:21)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 7f7f227e7c292868792b6d242b797c787b79767929)
	(_ent
		(_time 1700759515497)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 6729          1700952321133 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700952321134 2023.11.25 17:45:21)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 9f9ecb91cbc89d89cd998ac4cd989c99c9989d989f)
	(_ent
		(_time 1700759515534)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000051 55 605           1700952321176 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1700952321177 2023.11.25 17:45:21)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code cece9b9bce999edb989cd9949ec9cac8cbc8cfc89b)
	(_ent
		(_time 1700952321168)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1700952321195 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1700952321196 2023.11.25 17:45:21)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code dddc818fdf8b8bc88b88ca878ddad9dbd8dad5db8b)
	(_ent
		(_time 1700952321187)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1700952321211 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1700952321212 2023.11.25 17:45:21)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ededb1beb8baeafbe9beabb7bdebe9ebe9ebe8eaef)
	(_ent
		(_time 1700952321204)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1700952321279 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1700952321280 2023.11.25 17:45:21)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 2b2b782e7c7c2c3d7a7f6d717b2d2f2d2f2d2e2c29)
	(_ent
		(_time 1700952321272)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1700952321325 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1700952321326 2023.11.25 17:45:21)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5a5b0c59020c064d5c0d4f000e5c0f5f0c5c585c53)
	(_ent
		(_time 1700952321318)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1700952321369 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1700952321370 2023.11.25 17:45:21)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 8988df8789dfd59e8edb9cd3dd8fdc8cdf8f8b8f80)
	(_ent
		(_time 1700952321361)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1700952321411 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1700952321412 2023.11.25 17:45:21)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code b8b9eeecb9eee4afbebdade2ecbeedbdeebebabeb1)
	(_ent
		(_time 1700952321405)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1700952321460 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1700952321461 2023.11.25 17:45:21)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e7e7e6b5e5b1bbf2b3e3f6b8b0e1e5e1eee0e3e1b3)
	(_ent
		(_time 1700952321454)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000049 55 1479          1700952321508 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700952321509 2023.11.25 17:45:21)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 16174411124046001712024c451112101411121014)
	(_ent
		(_time 1700759515576)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
V 000051 55 1729          1700955137057 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700955137058 2023.11.25 18:32:17)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 51515052510701475254170b545754570557075653)
	(_ent
		(_time 1700759515295)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 4018          1700955137077 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1700955137078 2023.11.25 18:32:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 60606460333631766664233b346661663367656661)
	(_ent
		(_time 1700955137075)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 887           1700955137127 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 35))
	(_version ve8)
	(_time 1700955137128 2023.11.25 18:32:17)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 8f8f8b818ad9de9ad8db9cd58889da888b888d89d9)
	(_ent
		(_time 1700759515379)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 2079          1700955137156 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700955137157 2023.11.25 18:32:17)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code aeafa9f9fef9fdb8a5f8bdf5fba8aba9acabf8a8a8)
	(_ent
		(_time 1700759515411)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1282          1700955137199 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700955137200 2023.11.25 18:32:17)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code dddddb8fdf8adccad1dfcf87dadb8ed88bdad8db88)
	(_ent
		(_time 1700759515451)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1781          1700955137241 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700955137242 2023.11.25 18:32:17)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 0c0c030a0a5a5b1b0a581e57580a0f0b080a050a5a)
	(_ent
		(_time 1700759515497)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 605           1700955137315 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1700955137316 2023.11.25 18:32:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4b4b4c494c1c1b5e1d195c111b4c4f4d4e4d4a4d1e)
	(_ent
		(_time 1700952321167)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 605           1700955137331 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1700955137332 2023.11.25 18:32:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 5a5b54595d0c0c4f0c0f4d000a5d5e5c5f5d525c0c)
	(_ent
		(_time 1700952321186)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1484          1700955137348 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1700955137349 2023.11.25 18:32:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 79797778712e7e6f7d2a3f23297f7d7f7d7f7c7e7b)
	(_ent
		(_time 1700952321203)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1067          1700955137391 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1700955137392 2023.11.25 18:32:17)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 9999999795ce9e8fc8cddfc3c99f9d9f9d9f9c9e9b)
	(_ent
		(_time 1700952321271)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2213          1700955137422 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1700955137423 2023.11.25 18:32:17)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code b8b9bdecb9eee4afbeefade2ecbeedbdeebebabeb1)
	(_ent
		(_time 1700952321317)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 2107          1700955137454 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1700955137455 2023.11.25 18:32:17)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code d7d6d285d9818bc0d085c28d83d182d281d1d5d1de)
	(_ent
		(_time 1700952321360)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
V 000051 55 1418          1700955137494 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1700955137495 2023.11.25 18:32:17)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 0607020009505a110003135c52005303500004000f)
	(_ent
		(_time 1700952321404)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
V 000051 55 1142          1700955137533 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1700955137534 2023.11.25 18:32:17)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 25257620257379307121347a722327232c22212371)
	(_ent
		(_time 1700952321453)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000049 55 1479          1700955137567 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700955137568 2023.11.25 18:32:17)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 54555757520204425550400e075350525653505256)
	(_ent
		(_time 1700759515576)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
V 000051 55 601           1701401349740 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version vef)
	(_time 1701401349741 2023.11.30 22:29:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code f2f4f2a2a5a5a2e7a4a0e5a8a2f5f6f4f7f4f3f4a7)
	(_ent
		(_time 1701401349736)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 601           1701401349753 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version vef)
	(_time 1701401349754 2023.11.30 22:29:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 0205080456545417545715585205060407050a0454)
	(_ent
		(_time 1701401349748)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1480          1701401349767 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version vef)
	(_time 1701401349768 2023.11.30 22:29:09)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 11171b16114616071542574b411715171517141613)
	(_ent
		(_time 1701401349761)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1063          1701401349812 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version vef)
	(_time 1701401349813 2023.11.30 22:29:09)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 40464443451747561114061a104644464446454742)
	(_ent
		(_time 1701401349807)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2197          1701401349837 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version vef)
	(_time 1701401349838 2023.11.30 22:29:09)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5057515359060c475607450a045605550656525659)
	(_ent
		(_time 1701401349833)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 2103          1701401349867 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version vef)
	(_time 1701401349868 2023.11.30 22:29:09)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 6f686e6f30393378683d7a353b693a6a39696d6966)
	(_ent
		(_time 1701401349862)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
V 000051 55 1414          1701401349896 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version vef)
	(_time 1701401349897 2023.11.30 22:29:09)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 8e898f80d2d8d299888b9bd4da88db8bd8888c8887)
	(_ent
		(_time 1701401349891)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
V 000051 55 1138          1701401349933 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version vef)
	(_time 1701401349934 2023.11.30 22:29:09)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code aea8f8f8fef8f2bbfaaabff1f9a8aca8a7a9aaa8fa)
	(_ent
		(_time 1701401349928)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 4014          1701401349964 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version vef)
	(_time 1701401349965 2023.11.30 22:29:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cdcbce98ca9b9cdbcbc98e9699cbcccb9ecac8cbcc)
	(_ent
		(_time 1701401349958)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 1628          1701401350000 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version vef)
	(_time 1701401350001 2023.11.30 22:29:09)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code fcfafaacaeaaaceafcafbaa6f9faf9faa8faaafbfe)
	(_ent
		(_time 1701401349996)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1934          1701401350036 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version vef)
	(_time 1701401350037 2023.11.30 22:29:10)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 1b1c1a1c4c4c480d101f08404e1d1e1c191d1d1d12)
	(_ent
		(_time 1701401350031)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1278          1701401350073 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version vef)
	(_time 1701401350074 2023.11.30 22:29:10)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 3a3c3a3f3d6d3b2d363828603d3c693f6c3d3f3c6f)
	(_ent
		(_time 1701401350067)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1670          1701401350113 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version vef)
	(_time 1701401350114 2023.11.30 22:29:10)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 696f6369353f3e7e6e6a7b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1701401350108)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1544          1701401350148 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version vef)
	(_time 1701401350149 2023.11.30 22:29:10)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 888e8286d5dedf9f8edc9ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1701401350143)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 883           1701401350210 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version vef)
	(_time 1701401350211 2023.11.30 22:29:10)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code c7c1c592939196d29093d49dc0c192c0c3c0c5c191)
	(_ent
		(_time 1701401350203)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
V 000049 55 1577          1701401350248 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version vef)
	(_time 1701401350249 2023.11.30 22:29:10)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code f6f1f1a6f2a0a6e0f7f2e2aca5f1f2f0f4f1f2f0f4)
	(_ent
		(_time 1701401350240)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701439711342 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701439711343 2023.12.01 09:08:31)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 2b2a7f2f2c7c7b3e7d793c717b2c2f2d2e2d2a2d7e)
	(_ent
		(_time 1701439711340)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701439711356 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701439711357 2023.12.01 09:08:31)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 3b3b663e3f6d6d2e6d6e2c616b3c3f3d3e3c333d6d)
	(_ent
		(_time 1701439711350)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701439711370 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701439711371 2023.12.01 09:08:31)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4b4a1649181c4c5d4f180d111b4d4f4d4f4d4e4c49)
	(_ent
		(_time 1701439711364)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701439711428 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701439711429 2023.12.01 09:08:31)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 7a7b297a2e2d7d6c2b2e3c202a7c7e7c7e7c7f7d78)
	(_ent
		(_time 1701439711423)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701439711468 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701439711469 2023.12.01 09:08:31)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code a8a8feffa9fef4bfaeffbdf2fcaefdadfeaeaaaea1)
	(_ent
		(_time 1701439711463)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701439711509 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701439711510 2023.12.01 09:08:31)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code d7d78185d9818bc0d085c28d83d182d281d1d5d1de)
	(_ent
		(_time 1701439711504)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701439711550 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701439711551 2023.12.01 09:08:31)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f7f7a1a7f9a1abe0f1f2e2ada3f1a2f2a1f1f5f1fe)
	(_ent
		(_time 1701439711545)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701439711590 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701439711591 2023.12.01 09:08:31)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 25242720257379307121347a722327232c22212371)
	(_ent
		(_time 1701439711585)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701439711630 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701439711631 2023.12.01 09:08:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 45441247131314534341061e114344431642404344)
	(_ent
		(_time 1701439711624)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701439711676 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701439711677 2023.12.01 09:08:31)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 74752675712224627427322e717271722072227376)
	(_ent
		(_time 1701439711667)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701439711718 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701439711719 2023.12.01 09:08:31)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code a2a2f6f5a5f5f1b4a9a6b1f9f7a4a7a5a0a4a4a4ab)
	(_ent
		(_time 1701439711711)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701439711761 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701439711762 2023.12.01 09:08:31)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code d1d084838686d0c6ddd3c38bd6d782d487d6d4d784)
	(_ent
		(_time 1701439711755)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701439711806 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701439711807 2023.12.01 09:08:31)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 000e0906555657170703125b540603070406090656)
	(_ent
		(_time 1701439711799)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701439711848 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701439711849 2023.12.01 09:08:31)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 1f1116181c494808194b0d444b191c181b19161949)
	(_ent
		(_time 1701439711841)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701439711918 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701439711919 2023.12.01 09:08:31)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 6e606f6e68383f7b393a7d3469683b696a696c6838)
	(_ent
		(_time 1701439711911)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701439711961 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701439711962 2023.12.01 09:08:31)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 8d828983dbdbdd9b8c8999d7de8a898b8f8a898b8f)
	(_ent
		(_time 1701439711952)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701439712407 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701439712408 2023.12.01 09:08:32)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 525c51510505024704004508025556545754535407)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701439712413 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701439712414 2023.12.01 09:08:32)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 525d585106040447040745080255565457555a5404)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701439712419 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701439712420 2023.12.01 09:08:32)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 525c58515105554456011408025456545654575550)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701439712443 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701439712444 2023.12.01 09:08:32)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 717f7571752676672025372b217775777577747673)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701439712464 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701439712465 2023.12.01 09:08:32)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 909f919f99c6cc8796c785cac496c595c696929699)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701439712478 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701439712479 2023.12.01 09:08:32)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 909f919f99c6cc8797c285cac496c595c696929699)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701439712492 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701439712493 2023.12.01 09:08:32)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code a0afa1f7a9f6fcb7a6a5b5faf4a6f5a5f6a6a2a6a9)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701439712518 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701439712519 2023.12.01 09:08:32)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code bfb1e9eaece9e3aaebbbaee0e8b9bdb9b6b8bbb9eb)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701439712534 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701439712535 2023.12.01 09:08:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cfc1cc9aca999ed9c9cb8c949bc9cec99cc8cac9ce)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701439712568 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701439712569 2023.12.01 09:08:32)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code eee0e8bdbab8bef8eebda8b4ebe8ebe8bae8b8e9ec)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701439712597 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701439712598 2023.12.01 09:08:32)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 0d020c0b5c5a5e1b06091e56580b080a0f0b0b0b04)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701439712617 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701439712618 2023.12.01 09:08:32)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 1d131d1a1f4a1c0a111f0f471a1b4e184b1a181b48)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701439712642 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701439712643 2023.12.01 09:08:32)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 3c3236393a6a6b2b3b3f2e67683a3f3b383a353a6a)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701439712669 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701439712670 2023.12.01 09:08:32)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 5c52565f5a0a0b4b5a084e07085a5f5b585a555a0a)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701439712707 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701439712708 2023.12.01 09:08:32)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 7b75797a7a2d2a6e2c2f68217c7d2e7c7f7c797d2d)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701439712722 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701439712723 2023.12.01 09:08:32)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 8a858d84d9dcda9c8b8e9ed0d98d8e8c888d8e8c88)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701439870333 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701439870334 2023.12.01 09:11:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 34676731656364216266236e643330323132353261)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701439870342 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701439870343 2023.12.01 09:11:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4311194116151556151654191344474546444b4515)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701439870348 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701439870349 2023.12.01 09:11:10)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 431019414114445547100519134547454745464441)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701439870383 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701439870384 2023.12.01 09:11:10)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 633037626534647532372539336567656765666461)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701439870408 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701439870409 2023.12.01 09:11:10)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 82d0d38c89d4de9584d597d8d684d787d48480848b)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701439870425 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701439870426 2023.12.01 09:11:10)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 92c0c39d99c4ce8595c087c8c694c797c49490949b)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701439870443 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701439870444 2023.12.01 09:11:10)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code a1f3f0f6a9f7fdb6a7a4b4fbf5a7f4a4f7a7a3a7a8)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701439870474 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701439870475 2023.12.01 09:11:10)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code c093c694c5969cd594c4d19f97c6c2c6c9c7c4c694)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701439870491 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701439870492 2023.12.01 09:11:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d0838382838681c6d6d4938b84d6d1d683d7d5d6d1)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701439870516 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701439870517 2023.12.01 09:11:10)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code efbcb9bcb8b9bff9efbca9b5eae9eae9bbe9b9e8ed)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701439870534 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701439870535 2023.12.01 09:11:10)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code ffadafafaca8ace9f4fbeca4aaf9faf8fdf9f9f9f6)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701439870556 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701439870557 2023.12.01 09:11:10)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 1e4d4e191d491f09121c0c4419184d1b48191b184b)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701439870585 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701439870586 2023.12.01 09:11:10)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 2e7d742a2e787939292d3c757a282d292a28272878)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701439870615 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701439870616 2023.12.01 09:11:10)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 4d1e174f4c1b1a5a4b195f16194b4e4a494b444b1b)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1701439870643 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701439870644 2023.12.01 09:11:10)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 6c3f3e6c6c3a3d793b387f366b6a396b686b6e6a3a)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701439870659 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701439870660 2023.12.01 09:11:10)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 7c2e2b7d2d2a2c6a7d7868262f7b787a7e7b787a7e)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701440137189 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701440137190 2023.12.01 09:15:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9fcfca909cc8cf8ac9cd88c5cf989b999a999e99ca)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701440137195 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701440137196 2023.12.01 09:15:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9fcec3909fc9c98ac9ca88c5cf989b999a989799c9)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701440137201 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701440137202 2023.12.01 09:15:37)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code affff3f8f8f8a8b9abfce9f5ffa9aba9aba9aaa8ad)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701440137232 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701440137233 2023.12.01 09:15:37)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code ce9e9c9a9e99c9d89f9a88949ec8cac8cac8cbc9cc)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701440137255 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701440137256 2023.12.01 09:15:37)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code de8f898c828882c9d889cb848ad88bdb88d8dcd8d7)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701440137271 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701440137272 2023.12.01 09:15:37)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code edbcbabeb0bbb1faeabff8b7b9ebb8e8bbebefebe4)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701440137287 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701440137288 2023.12.01 09:15:37)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code fdacaaada0aba1eafbf8e8a7a9fba8f8abfbfffbf4)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701440137316 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701440137317 2023.12.01 09:15:37)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1c4c1d1a4a4a400948180d434b1a1e1a151b181a48)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701440137337 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701440137338 2023.12.01 09:15:37)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3b6b6f3e3a6d6a2d3d3f78606f3d3a3d683c3e3d3a)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701440137359 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701440137360 2023.12.01 09:15:37)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 4b1b1a49181d1b5d4b180d114e4d4e4d1f4d1d4c49)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701440137374 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701440137375 2023.12.01 09:15:37)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 5b0a0c580c0c084d505f48000e5d5e5c595d5d5d52)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701440137392 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701440137393 2023.12.01 09:15:37)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 6a3a3c6a6d3d6b7d666878306d6c396f3c6d6f6c3f)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701440137418 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701440137419 2023.12.01 09:15:37)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 8adad6848edcdd9d8d8998d1de8c898d8e8c838cdc)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701440137443 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701440137444 2023.12.01 09:15:37)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 99c9c596c5cfce8e9fcd8bc2cd9f9a9e9d9f909fcf)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3822          1701440137457 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701440137458 2023.12.01 09:15:37)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code a9f8fcffa2feabbfa2fabcf2fbaeaaafffaeabaea9)
	(_ent
		(_time 1701439711883)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int r_a 2 0 36(_arch(_uni))))
		(_sig(_int r_b 2 0 36(_arch(_uni))))
		(_sig(_int r_c 2 0 36(_arch(_uni))))
		(_sig(_int r_d 2 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 56(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 70(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 70(_arch(_uni))))
		(_sig(_int alu_result 3 0 71(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 72(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__81(_arch 1 0 81(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__82(_arch 2 0 82(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__85(_arch 3 0 85(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__95(_arch 4 0 95(_assignment(_alias((r_a)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__96(_arch 5 0 96(_assignment(_alias((r_b)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__97(_arch 6 0 97(_assignment(_alias((r_c)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__98(_arch 7 0 98(_assignment(_alias((r_d)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__99(_arch 8 0 99(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__133(_arch 9 0 133(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__134(_arch 10 0 134(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__138(_arch 11 0 138(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701440137498 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701440137499 2023.12.01 09:15:37)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code d8888c8a838e89cd8f8ccb82dfde8ddfdcdfdade8e)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701440137524 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701440137525 2023.12.01 09:15:37)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code f7a6a6a7f2a1a7e1f6f3e3ada4f0f3f1f5f0f3f1f5)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701440146713 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701440146714 2023.12.01 09:15:46)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code daded988de8d8acf8c88cd808adddedcdfdcdbdc8f)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701440146720 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701440146721 2023.12.01 09:15:46)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code dadfd088dd8c8ccf8c8fcd808adddedcdfddd2dc8c)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701440146726 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701440146727 2023.12.01 09:15:46)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code daded0888a8dddccde899c808adcdedcdedcdfddd8)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701440146761 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701440146762 2023.12.01 09:15:46)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 090d0c0e055e0e1f585d4f53590f0d0f0d0f0c0e0b)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701440146783 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701440146784 2023.12.01 09:15:46)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 191c191e194f450e1f4e0c434d1f4c1c4f1f1b1f10)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701440146798 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701440146799 2023.12.01 09:15:46)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 292c292d297f753e2e7b3c737d2f7c2c7f2f2b2f20)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701440146812 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701440146813 2023.12.01 09:15:46)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 383d383d396e642f3e3d2d626c3e6d3d6e3e3a3e31)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701440146840 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701440146841 2023.12.01 09:15:46)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5753005555010b4203534608005155515e50535103)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701440146857 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701440146858 2023.12.01 09:15:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 67636567333136716163243c336166613460626166)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701440146879 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701440146880 2023.12.01 09:15:46)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 77737076712127617724312d727172712371217075)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701440146895 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701440146896 2023.12.01 09:15:46)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 8683878885d1d5908d8295ddd3808381848080808f)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701440146914 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701440146915 2023.12.01 09:15:46)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code a6a2a6f1f6f1a7b1aaa4b4fca1a0f5a3f0a1a3a0f3)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701440146940 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701440146941 2023.12.01 09:15:46)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b5b1bfe1e5e3e2a2b2b6a7eee1b3b6b2b1b3bcb3e3)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701440146966 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701440146967 2023.12.01 09:15:46)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code d4d0de86858283c3d280c68f80d2d7d3d0d2ddd282)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3822          1701440146982 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701440146983 2023.12.01 09:15:46)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code e4e1e7b6e2b3e6f2efb7f1bfb6e3e7e2b2e3e6e3e4)
	(_ent
		(_time 1701439711883)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int r_a 2 0 36(_arch(_uni))))
		(_sig(_int r_b 2 0 36(_arch(_uni))))
		(_sig(_int r_c 2 0 36(_arch(_uni))))
		(_sig(_int r_d 2 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 56(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 70(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 70(_arch(_uni))))
		(_sig(_int alu_result 3 0 71(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 72(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__81(_arch 1 0 81(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__82(_arch 2 0 82(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__85(_arch 3 0 85(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__95(_arch 4 0 95(_assignment(_alias((r_a)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__96(_arch 5 0 96(_assignment(_alias((r_b)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__97(_arch 6 0 97(_assignment(_alias((r_c)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__98(_arch 7 0 98(_assignment(_alias((r_d)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__99(_arch 8 0 99(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__133(_arch 9 0 133(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__134(_arch 10 0 134(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__138(_arch 11 0 138(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701440147003 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701440147004 2023.12.01 09:15:47)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code f4f0f6a4a3a2a5e1a3a0e7aef3f2a1f3f0f3f6f2a2)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701440147022 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701440147023 2023.12.01 09:15:47)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 030603050255531502071759500407050104070501)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701440165595 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701440165596 2023.12.01 09:16:05)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9595c79ac5c2c580c3c782cfc592919390939493c0)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701440165601 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701440165602 2023.12.01 09:16:05)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9594ce9ac6c3c380c3c082cfc592919390929d93c3)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701440165607 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701440165608 2023.12.01 09:16:05)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 9595ce9a91c2928391c6d3cfc59391939193909297)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701440165637 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701440165638 2023.12.01 09:16:05)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code c4c49190c593c3d29590829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701440165657 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701440165658 2023.12.01 09:16:05)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code d4d58486d98288c3d283c18e80d281d182d2d6d2dd)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701440165671 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701440165672 2023.12.01 09:16:05)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code e4e5b4b7e9b2b8f3e3b6f1beb0e2b1e1b2e2e6e2ed)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701440165687 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701440165688 2023.12.01 09:16:05)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code f3f2a3a3f9a5afe4f5f6e6a9a7f5a6f6a5f5f1f5fa)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701440165714 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701440165715 2023.12.01 09:16:05)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 1212121415444e074616034d451410141b15161446)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701440165730 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701440165731 2023.12.01 09:16:05)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 222277267374733424266179762423247125272423)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701440165751 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701440165752 2023.12.01 09:16:05)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 323262373164622432617468373437346634643530)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(6)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(6)(7)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701440165767 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701440165768 2023.12.01 09:16:05)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 41401743451612574a45521a144744464347474748)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(9)(5))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(9)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701440165791 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701440165792 2023.12.01 09:16:05)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 61613661363660766d63733b666732643766646734)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701440165816 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701440165817 2023.12.01 09:16:05)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 70702d71252627677773622b247673777476797626)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701440165842 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701440165843 2023.12.01 09:16:05)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 8f8fd2818cd9d89889db9dd4db898c888b898689d9)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3822          1701440165857 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701440165858 2023.12.01 09:16:05)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 9f9ecb91cbc89d8994cc8ac4cd989c99c9989d989f)
	(_ent
		(_time 1701439711883)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int r_a 2 0 36(_arch(_uni))))
		(_sig(_int r_b 2 0 36(_arch(_uni))))
		(_sig(_int r_c 2 0 36(_arch(_uni))))
		(_sig(_int r_d 2 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 56(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 70(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 70(_arch(_uni))))
		(_sig(_int alu_result 3 0 71(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 72(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__81(_arch 1 0 81(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__82(_arch 2 0 82(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__85(_arch 3 0 85(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__95(_arch 4 0 95(_assignment(_alias((r_a)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__96(_arch 5 0 96(_assignment(_alias((r_b)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__97(_arch 6 0 97(_assignment(_alias((r_c)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__98(_arch 7 0 98(_assignment(_alias((r_d)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__99(_arch 8 0 99(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__133(_arch 9 0 133(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__134(_arch 10 0 134(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__138(_arch 11 0 138(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701440165879 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701440165880 2023.12.01 09:16:05)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code afaffaf8aaf9febaf8fbbcf5a8a9faa8aba8ada9f9)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701440165898 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701440165899 2023.12.01 09:16:05)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code bebfeeeae9e8eea8bfbaaae4edb9bab8bcb9bab8bc)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 605           1701440331809 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701440331810 2023.12.01 09:18:51)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e0b0e4b3b5b7b0f5b6b2f7bab0e7e4e6e5e6e1e6b5)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1701440331815 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701440331816 2023.12.01 09:18:51)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e0b1edb3b6b6b6f5b6b5f7bab0e7e4e6e5e7e8e6b6)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1701440331821 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701440331822 2023.12.01 09:18:51)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code e0b0edb3e1b7e7f6e4b3a6bab0e6e4e6e4e6e5e7e2)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1701440331850 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701440331851 2023.12.01 09:18:51)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code ffaffcaeaca8f8e9aeabb9a5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1701440331871 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701440331872 2023.12.01 09:18:51)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 1f4e1a184049430819480a454b194a1a49191d1916)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1701440331891 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701440331892 2023.12.01 09:18:51)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 2e7f2b2a72787239297c3b747a287b2b78282c2827)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1701440331906 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701440331907 2023.12.01 09:18:51)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 3e6f3b3b62686229383b2b646a386b3b68383c3837)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1701440331933 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701440331934 2023.12.01 09:18:51)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 5d0d0f5f0c0b014809594c020a5b5f5b545a595b09)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 4018          1701440331949 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701440331950 2023.12.01 09:18:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6d3d6a6d6a3b3c7b6b692e36396b6c6b3e6a686b6c)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(20)(2)(4(2))(4(1))(4(0))(4))(_sens(5)(6)(8)(3))(_mon)(_read(20)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000051 55 1640          1701440331971 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701440331972 2023.12.01 09:18:51)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 7c2c7e7d2e2a2c6a7c2f3a26797a797a287a2a7b7e)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1946          1701440331985 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701440331986 2023.12.01 09:18:51)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 8cdd8882dadbdf9a87889fd7d98a898b8e8a8a8a85)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1701440332003 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701440332004 2023.12.01 09:18:52)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 9ccc999399cb9d8b909e8ec69b9acf99ca9b999ac9)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1678          1701440332028 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701440332029 2023.12.01 09:18:52)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code bbebb4efbcedecacbcb8a9e0efbdb8bcbfbdb2bded)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1560          1701440332053 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701440332054 2023.12.01 09:18:52)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code cb9bc49ecc9d9cdccd9fd9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3934          1701440332067 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701440332068 2023.12.01 09:18:52)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code da8bdc89898dd8ccd189cf8188ddd9dc8cddd8ddda)
	(_ent
		(_time 1701439711883)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 56(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 64(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 70(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 70(_arch(_uni))))
		(_sig(_int alu_result 3 0 71(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 72(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__81(_arch 1 0 81(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__82(_arch 2 0 82(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__85(_arch 3 0 85(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__95(_arch 4 0 95(_assignment(_alias((source_register)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__96(_arch 5 0 96(_assignment(_alias((destination_register)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__97(_arch 6 0 97(_assignment(_alias((source_operand)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__98(_arch 7 0 98(_assignment(_alias((destination_operand)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__99(_arch 8 0 99(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__133(_arch 9 0 133(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__134(_arch 10 0 134(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__138(_arch 11 0 138(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
I 000051 55 887           1701440332090 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701440332091 2023.12.01 09:18:52)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code f9a9fea9a3afa8ecaeadeaa3feffacfefdfefbffaf)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1585          1701440332109 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701440332110 2023.12.01 09:18:52)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 09580a0f025f591f080d1d535a0e0d0f0b0e0d0f0b)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
V 000051 55 605           1701440499785 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1701440499786 2023.12.01 09:21:39)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 010f0607555651145753165b510605070407000754)
	(_ent
		(_time 1701439711339)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 605           1701440499791 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1701440499792 2023.12.01 09:21:39)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 010e0f07565757145754165b510605070406090757)
	(_ent
		(_time 1701439711349)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1484          1701440499797 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1701440499798 2023.12.01 09:21:39)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 010f0f07015606170552475b510705070507040603)
	(_ent
		(_time 1701439711363)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1067          1701440499830 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1701440499831 2023.12.01 09:21:39)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 303e3034356737266164766a603634363436353732)
	(_ent
		(_time 1701439711422)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2213          1701440499852 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1701440499853 2023.12.01 09:21:39)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 3f303a3a6069632839682a656b396a3a69393d3936)
	(_ent
		(_time 1701439711462)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 2107          1701440499874 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1701440499875 2023.12.01 09:21:39)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 5f505a5c00090348580d4a050b590a5a09595d5956)
	(_ent
		(_time 1701439711503)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
V 000051 55 1418          1701440499889 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1701440499890 2023.12.01 09:21:39)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 6e616b6e32383279686b7b343a683b6b38686c6867)
	(_ent
		(_time 1701439711544)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
V 000051 55 1142          1701440499916 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1701440499917 2023.12.01 09:21:39)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 7e702c7e2e28226b2a7a6f2129787c7877797a782a)
	(_ent
		(_time 1701439711584)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 4018          1701440499932 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1701440499933 2023.12.01 09:21:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9d939a929acbcc8b9b99dec6c99b9c9bce9a989b9c)
	(_ent
		(_time 1701439711623)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 1640          1701440499962 Behavioral
(_unit VHDL(data_memory 0 19(behavioral 0 29))
	(_version ve8)
	(_time 1701440499963 2023.12.01 09:21:39)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code ada3affaf8fbfdbbadfeebf7a8aba8abf9abfbaaaf)
	(_ent
		(_time 1701439711666)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 22(_ent(_in))))
		(_port(_int mem_write_data 0 0 23(_ent(_in))))
		(_port(_int mem_write_en -1 0 24(_ent(_in))))
		(_port(_int mem_read -1 0 24(_ent(_in))))
		(_port(_int mem_read_data 0 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int DataMemType 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(6))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(7))(_sens(0)(2)(3)(6))(_dssslsensitivity 1)(_mon))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(4)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1946          1701440499977 Behavioral
(_unit VHDL(registerfile 0 23(behavioral 0 33))
	(_version ve8)
	(_time 1701440499978 2023.12.01 09:21:39)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code bcb3b8e8eaebefaab7b8afe7e9bab9bbbebababab5)
	(_ent
		(_time 1701439711710)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int rst -1 0 25(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 27(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 28(_ent(_in))))
		(_port(_int reg_read_addr_2 0 0 28(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 29(_ent(_out))))
		(_port(_int reg_read_data_2 1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int RegArrayType 0 34(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 35(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(9))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(7))(_sens(5)(9))(_mon))))
			(line__53(_arch 2 0 53(_assignment(_trgt(8))(_sens(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1282          1701440500004 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1701440500005 2023.12.01 09:21:40)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code dcd2d98ed98bddcbd0dece86dbda8fd98adbd9da89)
	(_ent
		(_time 1701439711754)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1678          1701440500030 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1701440500031 2023.12.01 09:21:40)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code fbf5f4abfcadacecfcf8e9a0affdf8fcfffdf2fdad)
	(_ent
		(_time 1701439711798)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_address 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 42(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 43(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((rom_address)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__64(_arch 1 0 64(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1560          1701440500058 Behavioral
(_unit VHDL(instruction_fetch 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1701440500059 2023.12.01 09:21:40)
	(_source(\../src/Instruction Fetch.vhd\))
	(_parameters tan)
	(_code 1a14141d1e4c4d0d1c4e08414e1c191d1e1c131c4c)
	(_ent
		(_time 1701439711840)
	)
	(_inst Instruction_Memory 0 45(_ent . Instruction_Memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int reset -1 0 21(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 22(_ent(_out))))
		(_port(_int instruction_out 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 29(_arch(_uni))))
		(_sig(_int pc_next 1 0 30(_arch(_uni))))
		(_sig(_int instr 1 0 31(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(4)))))
			(line__51(_arch 2 0 51(_prcs(_wait_for)(_trgt(2)(3))(_read(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 3934          1701440500074 Structural
(_unit VHDL(processor 0 21(structural 0 30))
	(_version ve8)
	(_time 1701440500075 2023.12.01 09:21:40)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 2a252d2f797d283c217e3f71782d292c7c2d282d2a)
	(_ent
		(_time 1701439711883)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 0 0 25(_ent(_in))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 1 0 32(_arch(_uni))))
		(_sig(_int internal_i_type -1 0 33(_arch(_uni))))
		(_sig(_int internal_r_type -1 0 33(_arch(_uni))))
		(_sig(_int i_type_reg -1 0 34(_arch(_uni))))
		(_sig(_int r_type_reg -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_sig(_int source_register 2 0 35(_arch(_uni))))
		(_sig(_int destination_register 2 0 35(_arch(_uni))))
		(_sig(_int source_operand 2 0 35(_arch(_uni))))
		(_sig(_int destination_operand 2 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate_value 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 55(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int regfile_read_data1 3 0 68(_arch(_uni))))
		(_sig(_int regfile_read_data2 3 0 68(_arch(_uni))))
		(_sig(_int alu_result 3 0 69(_arch(_uni))))
		(_sig(_int data_memory_read_data 3 0 70(_arch(_uni))))
		(_sig(_int data_memory_write_data 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1((_dto i 1 i 0)))))
		(_sig(_int instruction_type 9 0 71(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((opcode)(instruction(d_15_13))))(_trgt(4))(_sens(2(d_15_13))))))
			(line__78(_arch 1 0 78(_assignment(_alias((internal_i_type)(instruction(11))))(_simpleassign BUF)(_trgt(5))(_sens(2(11))))))
			(line__79(_arch 2 0 79(_assignment(_alias((internal_r_type)(instruction(12))))(_simpleassign BUF)(_trgt(6))(_sens(2(12))))))
			(line__82(_arch 3 0 82(_prcs(_trgt(7)(8)(19))(_sens(0)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__92(_arch 4 0 92(_assignment(_alias((source_register)(instruction(d_8_5))))(_trgt(9))(_sens(2(d_8_5))))))
			(line__93(_arch 5 0 93(_assignment(_alias((destination_register)(instruction(d_4_1))))(_trgt(10))(_sens(2(d_4_1))))))
			(line__94(_arch 6 0 94(_assignment(_alias((source_operand)(instruction(d_12_9))))(_trgt(11))(_sens(2(d_12_9))))))
			(line__95(_arch 7 0 95(_assignment(_alias((destination_operand)(instruction(d_8_5))))(_trgt(12))(_sens(2(d_8_5))))))
			(line__96(_arch 8 0 96(_assignment(_alias((immediate_value)(instruction(d_15_0))))(_trgt(13))(_sens(2(d_15_0))))))
			(line__130(_arch 9 0 130(_assignment(_alias((i_type_reg)(_string \"0"\)))(_trgt(7)))))
			(line__131(_arch 10 0 131(_assignment(_alias((r_type_reg)(_string \"1"\)))(_trgt(8)))))
			(line__135(_arch 11 0 135(_prcs(_trgt(3)(18))(_sens(0)(13)(14)(16)(17)(19))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_part (2(11))(2(12))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Structural 12 -1)
)
V 000051 55 887           1701440500098 Behavioral
(_unit VHDL(alu_control 0 28(behavioral 0 36))
	(_version ve8)
	(_time 1701440500099 2023.12.01 09:21:40)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 39373f3c636f682c6e6d2a633e3f6c3e3d3e3b3f6f)
	(_ent
		(_time 1701439711910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 31(_ent(_in))))
		(_port(_int ALU_Funct 0 0 32(_ent(_in))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
V 000049 55 1585          1701440500118 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1701440500119 2023.12.01 09:21:40)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 49464a4b421f195f484d5d131a4e4d4f4b4e4d4f4b)
	(_ent
		(_time 1701439711951)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
