
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3809983
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.230 ; gain = 241.801 ; free physical = 126375 ; free virtual = 229610
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.567; parent = 2372.415; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.312; parent = 3039.234; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3132.199 ; gain = 334.770 ; free physical = 126290 ; free virtual = 229525
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.567; parent = 2372.415; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4105.281; parent = 3132.203; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3150.012 ; gain = 352.582 ; free physical = 126290 ; free virtual = 229525
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.567; parent = 2372.415; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4123.094; parent = 3150.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3150.012 ; gain = 352.582 ; free physical = 126290 ; free virtual = 229525
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.567; parent = 2372.415; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4123.094; parent = 3150.016; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3150.012 ; gain = 0.000 ; free physical = 126290 ; free virtual = 229526
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3315.730 ; gain = 0.000 ; free physical = 126318 ; free virtual = 229553
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3315.730 ; gain = 0.000 ; free physical = 126326 ; free virtual = 229561
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3315.730 ; gain = 518.301 ; free physical = 126380 ; free virtual = 229615
Synthesis current peak Physical Memory [PSS] (MB): peak = 2634.286; parent = 2380.134; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.797; parent = 3283.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3315.730 ; gain = 518.301 ; free physical = 126380 ; free virtual = 229615
Synthesis current peak Physical Memory [PSS] (MB): peak = 2634.286; parent = 2380.134; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.797; parent = 3283.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3315.730 ; gain = 518.301 ; free physical = 126380 ; free virtual = 229615
Synthesis current peak Physical Memory [PSS] (MB): peak = 2634.286; parent = 2380.134; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.797; parent = 3283.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3315.730 ; gain = 518.301 ; free physical = 126413 ; free virtual = 229649
Synthesis current peak Physical Memory [PSS] (MB): peak = 2647.966; parent = 2393.845; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.797; parent = 3283.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 249   
+---Registers : 
	               21 Bit    Registers := 251   
	               13 Bit    Registers := 250   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:21 . Memory (MB): peak = 3954.559 ; gain = 1157.129 ; free physical = 126044 ; free virtual = 229300
Synthesis current peak Physical Memory [PSS] (MB): peak = 3508.864; parent = 3254.743; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4927.641; parent = 3954.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:32 . Memory (MB): peak = 4095.238 ; gain = 1297.809 ; free physical = 125609 ; free virtual = 228865
Synthesis current peak Physical Memory [PSS] (MB): peak = 3508.864; parent = 3254.743; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5068.320; parent = 4095.242; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:35 . Memory (MB): peak = 4095.238 ; gain = 1297.809 ; free physical = 125574 ; free virtual = 228830
Synthesis current peak Physical Memory [PSS] (MB): peak = 3508.864; parent = 3254.743; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5068.320; parent = 4095.242; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:02:47 . Memory (MB): peak = 4997.105 ; gain = 2199.676 ; free physical = 125283 ; free virtual = 228539
Synthesis current peak Physical Memory [PSS] (MB): peak = 4433.966; parent = 4179.845; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5970.188; parent = 4997.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:34 ; elapsed = 00:02:51 . Memory (MB): peak = 4997.105 ; gain = 2199.676 ; free physical = 125322 ; free virtual = 228578
Synthesis current peak Physical Memory [PSS] (MB): peak = 4433.966; parent = 4179.845; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5970.188; parent = 4997.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:34 ; elapsed = 00:02:51 . Memory (MB): peak = 4997.105 ; gain = 2199.676 ; free physical = 125327 ; free virtual = 228583
Synthesis current peak Physical Memory [PSS] (MB): peak = 4433.966; parent = 4179.845; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5970.188; parent = 4997.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:02:52 . Memory (MB): peak = 4997.105 ; gain = 2199.676 ; free physical = 125341 ; free virtual = 228597
Synthesis current peak Physical Memory [PSS] (MB): peak = 4433.966; parent = 4179.845; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5970.188; parent = 4997.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:02:52 . Memory (MB): peak = 4997.105 ; gain = 2199.676 ; free physical = 125341 ; free virtual = 228597
Synthesis current peak Physical Memory [PSS] (MB): peak = 4433.966; parent = 4179.845; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5970.188; parent = 4997.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:36 ; elapsed = 00:02:53 . Memory (MB): peak = 4997.105 ; gain = 2199.676 ; free physical = 125346 ; free virtual = 228602
Synthesis current peak Physical Memory [PSS] (MB): peak = 4433.966; parent = 4179.845; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5970.188; parent = 4997.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:36 ; elapsed = 00:02:53 . Memory (MB): peak = 4997.105 ; gain = 2199.676 ; free physical = 125344 ; free virtual = 228600
Synthesis current peak Physical Memory [PSS] (MB): peak = 4433.966; parent = 4179.845; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5970.188; parent = 4997.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2029|
|3     |LUT1   |  1000|
|4     |LUT2   |  9728|
|5     |LUT3   |  1500|
|6     |LUT4   |  4500|
|7     |LUT5   |  6250|
|8     |LUT6   | 10500|
|9     |FDRE   |  7016|
|10    |IBUF   |  6003|
|11    |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:36 ; elapsed = 00:02:53 . Memory (MB): peak = 4997.105 ; gain = 2199.676 ; free physical = 125346 ; free virtual = 228602
Synthesis current peak Physical Memory [PSS] (MB): peak = 4433.966; parent = 4179.845; children = 254.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5970.188; parent = 4997.109; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:32 ; elapsed = 00:02:48 . Memory (MB): peak = 4997.105 ; gain = 2033.957 ; free physical = 125375 ; free virtual = 228631
Synthesis Optimization Complete : Time (s): cpu = 00:02:36 ; elapsed = 00:02:53 . Memory (MB): peak = 4997.113 ; gain = 2199.676 ; free physical = 125375 ; free virtual = 228631
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4997.113 ; gain = 0.000 ; free physical = 125495 ; free virtual = 228751
INFO: [Netlist 29-17] Analyzing 8033 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5021.117 ; gain = 0.000 ; free physical = 125497 ; free virtual = 228753
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6004 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 6003 instances

Synth Design complete, checksum: c2887520
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:03:09 . Memory (MB): peak = 5021.117 ; gain = 3316.508 ; free physical = 125690 ; free virtual = 228946
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 5092.176 ; gain = 71.059 ; free physical = 125232 ; free virtual = 228488
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 23:14:29 2025...
