`timescale 1ns / 1ps

module nlms_int_buff_control(
  input logic clk, 
  input logic nrst, 
  input logic en,
  
  input logic   
);
endmodule
